
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./ICESugarProMinimal.v
Parsing Verilog input from `./ICESugarProMinimal.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1018)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1019)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1020)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1021)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1022)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1023)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1024)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1025)
Storing AST representation for module `$abstract\ICESugarProMinimal'.
Storing AST representation for module `$abstract\BmbUartCtrl'.
Storing AST representation for module `$abstract\BmbGpio2'.
Storing AST representation for module `$abstract\BmbClint'.
Storing AST representation for module `$abstract\BmbDecoder_2'.
Storing AST representation for module `$abstract\BmbUnburstify_2'.
Storing AST representation for module `$abstract\BmbArbiter'.
Storing AST representation for module `$abstract\BmbUnburstify'.
Storing AST representation for module `$abstract\BmbOnChipRam'.
Storing AST representation for module `$abstract\BmbDecoder_1'.
Storing AST representation for module `$abstract\BufferCC_4'.
Storing AST representation for module `$abstract\BmbDecoder'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:83.5-83.18.
Warning: wire '\reset' is assigned in a block at ./top.v:88.7-88.20.
./top.v:74: Warning: Identifier `\clk' is implicitly declared.
./top.v:75: Warning: Identifier `\sdram_clock' is implicitly declared.
./top.v:83: Warning: Identifier `\reset' is implicitly declared.
./top.v:95: Warning: Identifier `\LCD_CLK' is implicitly declared.

4.4.1. Analyzing design hierarchy..
Top module:  \top

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ICESugarProMinimal'.
Generating RTLIL representation for module `\ICESugarProMinimal'.

4.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUartCtrl'.
Generating RTLIL representation for module `\BmbUartCtrl'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbGpio2'.
Generating RTLIL representation for module `\BmbGpio2'.

4.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbClint'.
Generating RTLIL representation for module `\BmbClint'.

4.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_2'.
Generating RTLIL representation for module `\BmbDecoder_2'.

4.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify_2'.
Generating RTLIL representation for module `\BmbUnburstify_2'.

4.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify'.
Generating RTLIL representation for module `\BmbUnburstify'.

4.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter'.
Generating RTLIL representation for module `\BmbArbiter'.

4.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbOnChipRam'.
Generating RTLIL representation for module `\BmbOnChipRam'.

4.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_1'.
Generating RTLIL representation for module `\BmbDecoder_1'.

4.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_4'.
Generating RTLIL representation for module `\BufferCC_4'.

4.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder'.
Generating RTLIL representation for module `\BmbDecoder'.

4.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

4.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

4.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

4.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

4.4.20. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbUartCtrl
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \VexRiscv
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

4.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

4.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

4.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

4.4.27. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

4.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

4.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

4.4.31. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

4.4.33. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2

4.4.34. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify_2
Used module:         \BmbUnburstify
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BufferCC_4
Used module:         \BmbDecoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_3
Used module:         \BufferCC_2
Removing unused module `$abstract\top'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\BmbDecoder'.
Removing unused module `$abstract\BufferCC_4'.
Removing unused module `$abstract\BmbDecoder_1'.
Removing unused module `$abstract\BmbOnChipRam'.
Removing unused module `$abstract\BmbUnburstify'.
Removing unused module `$abstract\BmbArbiter'.
Removing unused module `$abstract\BmbUnburstify_2'.
Removing unused module `$abstract\BmbDecoder_2'.
Removing unused module `$abstract\BmbClint'.
Removing unused module `$abstract\BmbGpio2'.
Removing unused module `$abstract\BmbUartCtrl'.
Removing unused module `$abstract\ICESugarProMinimal'.
Removed 28 unused modules.
Warning: Resizing cell port top.u_saxon.system_gpioA_gpio from 3 bits to 8 bits.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:0$609'.
Cleaned up 1 empty switch.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11838$2113 in module BufferCC.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11726$2104 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11700$2097 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11681$2095 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11670$2093 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11660$2090 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11531$2068 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11452$2055 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11430$2040 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11401$2038 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10045$2032 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10031$2031 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10024$2030 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9910$2027 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9891$2008 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9882$2005 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9875$2004 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9868$2002 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9859$1999 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9852$1998 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9845$1997 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9839$1990 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10135$1984 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10213$1962 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11250$1954 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11211$1930 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11190$1919 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11181$1918 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11174$1917 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11167$1916 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11160$1908 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11148$1899 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10991$1882 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10911$1866 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10901$1863 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10891$1856 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10870$1835 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10854$1831 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10840$1827 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10816$1824 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10804$1812 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10783$1809 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10767$1796 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10736$1791 in module DataCache.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10717$1787 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10698$1773 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10666$1751 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10655$1748 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10641$1745 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10631$1744 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10621$1743 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10611$1742 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10596$1741 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10589$1740 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10582$1737 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10572$1734 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10562$1733 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10552$1732 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10539$1731 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10532$1730 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10525$1729 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10518$1728 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10511$1727 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10493$1720 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10486$1719 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10471$1690 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10453$1677 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9766$1667 in module BufferCC_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9742$1666 in module BufferCC_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9661$1662 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9066$1613 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9056$1603 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9048$1602 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9041$1601 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9032$1600 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9023$1599 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9014$1598 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8994$1588 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8847$1448 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8835$1446 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8820$1445 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8803$1433 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8791$1425 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8784$1422 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8766$1416 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8759$1415 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8750$1414 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8715$1413 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8698$1400 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8687$1399 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8680$1398 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8673$1397 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8661$1393 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8631$1371 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8624$1370 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8614$1369 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8604$1368 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8586$1362 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8530$1354 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8495$1352 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8477$1351 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8460$1348 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8406$1321 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8378$1320 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8347$1298 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8338$1295 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8329$1294 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8305$1289 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8291$1288 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8208$1280 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8191$1279 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8126$1276 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8112$1275 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8098$1271 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8091$1270 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8084$1269 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8077$1267 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8016$1240 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7936$1229 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7917$1228 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7907$1227 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7897$1224 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7889$1221 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7864$1212 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7831$1194 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7821$1193 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7814$1190 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7804$1189 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7707$1168 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7654$1125 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7637$1124 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7496$1101 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7472$1089 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7459$1084 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7444$1080 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7433$1076 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7423$1075 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7414$1069 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7406$1067 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7393$1061 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7379$1059 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7369$1054 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7357$1051 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7342$1044 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7335$1043 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7328$1042 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7321$1041 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7305$1040 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7295$1039 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7288$1038 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7278$1037 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7268$1036 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7244$1035 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7224$1034 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7217$1033 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7207$1032 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7199$1031 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7192$1030 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7184$1029 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7174$1028 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7159$1027 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7150$1026 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7140$1025 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7130$1024 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7118$1023 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7108$1022 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7097$1021 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7084$1020 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7070$1019 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7058$1018 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7051$1017 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7043$1016 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7036$1015 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7029$1014 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:7022$1013 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6990$1012 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6982$1001 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6975$1000 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6937$999 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6894$998 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6864$997 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6852$996 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6104$972 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6087$971 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6070$970 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5960$963 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4318$748 in module JtagBridge.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4300$747 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4246$730 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4073$726 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4047$724 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3964$709 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3952$701 in module BmbDecoder.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3942$700 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3935$696 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3915$676 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3903$674 in module BmbDecoder.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3814$666 in module BufferCC_4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3764$661 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3752$651 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3744$650 in module BmbDecoder_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3731$649 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3723$645 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3703$624 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3688$622 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3672$618 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3644$613 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3519$603 in module BmbOnChipRam.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3492$564 in module BmbOnChipRam.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3184$549 in module BmbArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3403$543 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3386$542 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3379$541 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3365$535 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3357$533 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3349$529 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3340$527 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3332$526 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3320$525 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3312$524 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3301$523 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3045$511 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3029$510 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3022$509 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3009$503 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3001$501 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2993$497 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2984$495 in module BmbUnburstify_2.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2972$494 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2964$493 in module BmbUnburstify_2.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2953$492 in module BmbUnburstify_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2827$482 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2815$470 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2807$469 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2800$468 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2790$462 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2770$439 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2755$437 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2739$433 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2723$429 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2707$425 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2664$416 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2465$408 in module BmbClint.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2439$399 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2415$387 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2283$381 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2211$361 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2187$349 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1974$338 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1959$337 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1945$336 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1931$335 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1915$330 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1901$329 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1885$324 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1877$323 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1870$322 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1854$321 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1821$318 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1797$306 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1526$295 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1518$294 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1338$288 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1329$285 in module ICESugarProMinimal.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1311$282 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1304$281 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1291$280 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1276$278 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1252$266 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1242$262 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1176$257 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1158$254 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1128$253 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1108$249 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1098$248 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1089$246 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1082$245 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1075$244 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1068$243 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1061$242 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1054$241 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1047$240 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1040$239 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1033$238 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1026$237 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./top.v:80$224 in module top.
Removed a total of 0 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 40 redundant assignments.
Promoted 737 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10172$1963'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:5389$1665'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:5388$1664'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\JtagBridge.$proc$./ICESugarProMinimal.v:4134$769'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:244$300'.
  Set init value: \debugCdCtrl_logic_outputReset = 1'1
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:242$299'.
  Set init value: \debugCdCtrl_logic_holdingLogic_resetCounter = 12'000000000000

4.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \debugCdCtrl_external_reset in `\BufferCC_2.$proc$./ICESugarProMinimal.v:9766$1667'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_3.$proc$./ICESugarProMinimal.v:9742$1666'.
Found async reset \system_cpu_debugReset in `\BufferCC_4.$proc$./ICESugarProMinimal.v:3814$666'.

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC.$proc$./ICESugarProMinimal.v:11838$2113'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_1.$proc$./ICESugarProMinimal.v:11819$2112'.
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11772$2108'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11726$2104'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11700$2097'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11681$2095'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11670$2093'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11660$2090'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
     1/9: $2$lookahead\stateMachine_shifter$2067[7:0]$2081
     2/9: $2$bitselwrite$data$./ICESugarProMinimal.v:11558$2035[7:0]$2080
     3/9: $2$bitselwrite$mask$./ICESugarProMinimal.v:11558$2034[7:0]$2079
     4/9: $1$lookahead\stateMachine_shifter$2067[7:0]$2077
     5/9: $1$bitselwrite$data$./ICESugarProMinimal.v:11558$2035[7:0]$2076
     6/9: $1$bitselwrite$mask$./ICESugarProMinimal.v:11558$2034[7:0]$2075
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
     1/8: $0\stateMachine_validReg[0:0]
     2/8: $0\sampler_tick[0:0]
     3/8: $0\sampler_value[0:0]
     4/8: $0\_zz_io_rts[0:0]
     5/8: $0\stateMachine_state[2:0]
     6/8: $0\break_counter[6:0]
     7/8: $0\sampler_samples_2[0:0]
     8/8: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11430$2040'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11401$2038'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:10045$2032'.
     1/2: $0\clockDivider_tickReg[0:0]
     2/2: $0\clockDivider_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:10031$2031'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:10024$2030'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
     1/4: $0\_zz_io_pop_valid[0:0]
     2/4: $0\logic_popPtr_value[3:0]
     3/4: $0\logic_pushPtr_value[3:0]
     4/4: $0\logic_risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9891$2008'.
     1/1: $1\logic_popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9882$2005'.
     1/1: $1\logic_popPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9875$2004'.
     1/1: $1\logic_popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9868$2002'.
     1/1: $1\logic_pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9859$1999'.
     1/1: $1\logic_pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9852$1998'.
     1/1: $1\logic_pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9845$1997'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9839$1990'.
     1/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1996
     2/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_DATA[7:0]$1995
     3/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_ADDR[3:0]$1994
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:9833$1988'.
     1/1: $0\_zz_logic_ram_port0[7:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:10148$1985'.
     1/2: $0\maskLocked_1[0:0]
     2/2: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:10135$1984'.
     1/1: $0\locked[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10172$1963'.
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10213$1962'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10205$1961'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10197$1959'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11288$1956'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11211$1930'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11190$1919'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11181$1918'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11174$1917'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11167$1916'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11160$1908'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1914
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_DATA[21:0]$1913
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_ADDR[6:0]$1912
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11154$1906'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:11148$1899'.
     1/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1905
     2/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_DATA[31:0]$1904
     3/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_ADDR[9:0]$1903
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
     1/9: $0\loader_counter_value[2:0]
     2/9: $0\stageB_flusher_start[0:0]
     3/9: $0\loader_killReg[0:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_flusher_counter[7:0]
     8/9: $0\stageB_flusher_waitDone[0:0]
     9/9: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
     1/28: $0\stageB_mask[3:0]
     2/28: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/28: $0\stageB_unaligned[0:0]
     4/28: $0\stageB_dataColisions[0:0]
     5/28: $0\stageB_wayInvalidate[0:0]
     6/28: $0\stageB_dataReadRsp_0[31:0]
     7/28: $0\stageB_tagsReadRsp_0_address[19:0]
     8/28: $0\stageB_tagsReadRsp_0_error[0:0]
     9/28: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/28: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/28: $0\stageB_mmuRsp_refilling[0:0]
    12/28: $0\stageB_mmuRsp_exception[0:0]
    13/28: $0\stageB_mmuRsp_allowExecute[0:0]
    14/28: $0\stageB_mmuRsp_allowWrite[0:0]
    15/28: $0\stageB_mmuRsp_allowRead[0:0]
    16/28: $0\stageB_mmuRsp_isPaging[0:0]
    17/28: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/28: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/28: $0\stageB_request_totalyConsistent[0:0]
    20/28: $0\stageB_request_size[1:0]
    21/28: $0\stageB_request_wr[0:0]
    22/28: $0\stage0_dataColisions_regNextWhen[0:0]
    23/28: $0\stageA_wayInvalidate[0:0]
    24/28: $0\stageA_mask[3:0]
    25/28: $0\stageA_request_totalyConsistent[0:0]
    26/28: $0\stageA_request_size[1:0]
    27/28: $0\stageA_request_wr[0:0]
    28/28: $0\tagsReadCmd_payload_regNextWhen[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10911$1866'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10901$1863'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10891$1856'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10870$1835'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10854$1831'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10840$1827'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10816$1824'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10804$1812'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10783$1809'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10767$1796'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10736$1791'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10717$1787'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10698$1773'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10666$1751'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10655$1748'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10641$1745'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10631$1744'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10621$1743'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10611$1742'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10596$1741'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10589$1740'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10582$1737'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10572$1734'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10562$1733'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10552$1732'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10539$1731'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10532$1730'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10525$1729'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10518$1728'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10511$1727'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10493$1720'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10486$1719'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
     1/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1718
     2/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_DATA[7:0]$1717
     3/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_ADDR[9:0]$1716
     4/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1714
     5/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_DATA[7:0]$1713
     6/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_ADDR[9:0]$1712
     7/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1710
     8/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_DATA[7:0]$1709
     9/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_ADDR[9:0]$1708
    10/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1706
    11/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_DATA[7:0]$1705
    12/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_ADDR[9:0]$1704
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10459$1684'.
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:10453$1677'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1683
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_DATA[21:0]$1682
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_ADDR[6:0]$1681
Creating decoders for process `\BufferCC_2.$proc$./ICESugarProMinimal.v:9766$1667'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_3.$proc$./ICESugarProMinimal.v:9742$1666'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:5389$1665'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:5388$1664'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
     1/8: $0\_zz_3[0:0]
     2/8: $0\DebugPlugin_disableEbreak[0:0]
     3/8: $0\DebugPlugin_debugUsed[0:0]
     4/8: $0\DebugPlugin_haltedByBreak[0:0]
     5/8: $0\DebugPlugin_godmode[0:0]
     6/8: $0\DebugPlugin_stepIt[0:0]
     7/8: $0\DebugPlugin_haltIt[0:0]
     8/8: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
     1/97: $0\memory_DivPlugin_rs1[32:0] [32]
     2/97: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/97: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/97: $0\execute_CsrPlugin_csr_835[0:0]
     5/97: $0\execute_CsrPlugin_csr_834[0:0]
     6/97: $0\execute_CsrPlugin_csr_833[0:0]
     7/97: $0\execute_CsrPlugin_csr_772[0:0]
     8/97: $0\execute_CsrPlugin_csr_836[0:0]
     9/97: $0\execute_CsrPlugin_csr_768[0:0]
    10/97: $0\memory_to_writeBack_MUL_LOW[51:0]
    11/97: $0\execute_to_memory_BRANCH_CALC[31:0]
    12/97: $0\execute_to_memory_BRANCH_DO[0:0]
    13/97: $0\memory_to_writeBack_MUL_HH[33:0]
    14/97: $0\execute_to_memory_MUL_HH[33:0]
    15/97: $0\execute_to_memory_MUL_HL[33:0]
    16/97: $0\execute_to_memory_MUL_LH[33:0]
    17/97: $0\execute_to_memory_MUL_LL[31:0]
    18/97: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    19/97: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/97: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/97: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    22/97: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    23/97: $0\decode_to_execute_DO_EBREAK[0:0]
    24/97: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/97: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/97: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    27/97: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    28/97: $0\decode_to_execute_RS2[31:0]
    29/97: $0\decode_to_execute_RS1[31:0]
    30/97: $0\memory_to_writeBack_ENV_CTRL[1:0]
    31/97: $0\execute_to_memory_ENV_CTRL[1:0]
    32/97: $0\decode_to_execute_ENV_CTRL[1:0]
    33/97: $0\decode_to_execute_IS_CSR[0:0]
    34/97: $0\decode_to_execute_BRANCH_CTRL[1:0]
    35/97: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    36/97: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    37/97: $0\execute_to_memory_IS_DIV[0:0]
    38/97: $0\decode_to_execute_IS_DIV[0:0]
    39/97: $0\memory_to_writeBack_IS_MUL[0:0]
    40/97: $0\execute_to_memory_IS_MUL[0:0]
    41/97: $0\decode_to_execute_IS_MUL[0:0]
    42/97: $0\execute_to_memory_SHIFT_CTRL[1:0]
    43/97: $0\decode_to_execute_SHIFT_CTRL[1:0]
    44/97: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    45/97: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/97: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    47/97: $0\memory_to_writeBack_MEMORY_WR[0:0]
    48/97: $0\execute_to_memory_MEMORY_WR[0:0]
    49/97: $0\decode_to_execute_MEMORY_WR[0:0]
    50/97: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    51/97: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    52/97: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    53/97: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    54/97: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    55/97: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    56/97: $0\decode_to_execute_SRC2_CTRL[1:0]
    57/97: $0\decode_to_execute_ALU_CTRL[1:0]
    58/97: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    59/97: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    60/97: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    61/97: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    62/97: $0\decode_to_execute_SRC1_CTRL[1:0]
    63/97: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    64/97: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    65/97: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    66/97: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    67/97: $0\decode_to_execute_IS_RVC[0:0]
    68/97: $0\memory_to_writeBack_INSTRUCTION[31:0]
    69/97: $0\execute_to_memory_INSTRUCTION[31:0]
    70/97: $0\decode_to_execute_INSTRUCTION[31:0]
    71/97: $0\memory_to_writeBack_PC[31:0]
    72/97: $0\execute_to_memory_PC[31:0]
    73/97: $0\decode_to_execute_PC[31:0]
    74/97: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/97: $0\CsrPlugin_interrupt_code[3:0]
    76/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/97: $0\CsrPlugin_minstret[63:0]
    79/97: $0\CsrPlugin_mtval[31:0]
    80/97: $0\CsrPlugin_mcause_exceptionCode[3:0]
    81/97: $0\CsrPlugin_mcause_interrupt[0:0]
    82/97: $0\CsrPlugin_mepc[31:0]
    83/97: $0\memory_DivPlugin_div_result[31:0]
    84/97: $0\memory_DivPlugin_div_done[0:0]
    85/97: $0\memory_DivPlugin_div_needRevert[0:0]
    86/97: $0\memory_DivPlugin_rs1[32:0] [31:0]
    87/97: $0\memory_DivPlugin_rs2[31:0]
    88/97: $0\CsrPlugin_mip_MSIP[0:0]
    89/97: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    90/97: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
    91/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
    92/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
    93/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
    94/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
    95/97: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
    96/97: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
    97/97: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
     1/38: $0\execute_CsrPlugin_wfiWake[0:0]
     2/38: $0\CsrPlugin_hadException[0:0]
     3/38: $0\CsrPlugin_interrupt_valid[0:0]
     4/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     5/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     6/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     7/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     8/38: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     9/38: $0\memory_DivPlugin_div_counter_value[5:0]
    10/38: $0\_zz_2[0:0]
    11/38: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    12/38: $0\switch_Fetcher_l362[2:0]
    13/38: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    14/38: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    15/38: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    16/38: $0\CsrPlugin_mie_MSIE[0:0]
    17/38: $0\CsrPlugin_mie_MTIE[0:0]
    18/38: $0\CsrPlugin_mie_MEIE[0:0]
    19/38: $0\CsrPlugin_mstatus_MPP[1:0]
    20/38: $0\CsrPlugin_mstatus_MPIE[0:0]
    21/38: $0\CsrPlugin_mstatus_MIE[0:0]
    22/38: $0\DBusCachedPlugin_rspCounter[31:0]
    23/38: $0\IBusCachedPlugin_rspCounter[31:0]
    24/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    25/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    26/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    27/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    28/38: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    29/38: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    30/38: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    31/38: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    32/38: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    33/38: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    34/38: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    35/38: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    36/38: $0\writeBack_arbitration_isValid[0:0]
    37/38: $0\memory_arbitration_isValid[0:0]
    38/38: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9056$1603'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9048$1602'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[31:31]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9041$1601'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9032$1600'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9023$1599'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_1[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9014$1598'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit[12:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8994$1588'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8847$1448'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8835$1446'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8820$1445'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8803$1433'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1425'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8784$1422'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8766$1416'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8759$1415'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8750$1414'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8715$1413'.
     1/11: $11\execute_CsrPlugin_illegalAccess[0:0]
     2/11: $10\execute_CsrPlugin_illegalAccess[0:0]
     3/11: $9\execute_CsrPlugin_illegalAccess[0:0]
     4/11: $8\execute_CsrPlugin_illegalAccess[0:0]
     5/11: $7\execute_CsrPlugin_illegalAccess[0:0]
     6/11: $6\execute_CsrPlugin_illegalAccess[0:0]
     7/11: $5\execute_CsrPlugin_illegalAccess[0:0]
     8/11: $4\execute_CsrPlugin_illegalAccess[0:0]
     9/11: $3\execute_CsrPlugin_illegalAccess[0:0]
    10/11: $2\execute_CsrPlugin_illegalAccess[0:0]
    11/11: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8698$1400'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8687$1399'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8680$1398'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8673$1397'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8661$1393'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8631$1371'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8624$1370'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8614$1369'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8604$1368'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8586$1362'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8560$1358'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8545$1357'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8530$1354'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8507$1353'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8495$1352'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8477$1351'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8460$1348'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8406$1321'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8378$1320'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8373$1318'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8347$1298'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8338$1295'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8329$1294'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8305$1289'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8291$1288'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8253$1287'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8217$1284'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8208$1280'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8191$1279'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8168$1278'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8144$1277'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8126$1276'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8112$1275'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8098$1271'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8091$1270'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8084$1269'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8077$1267'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8016$1240'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7996$1239'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7967$1236'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7957$1233'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7936$1229'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7917$1228'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7907$1227'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7897$1224'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7889$1221'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7864$1212'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7831$1194'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7821$1193'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7814$1190'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7804$1189'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7786$1180'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7762$1176'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7747$1175'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7722$1169'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7707$1168'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7672$1126'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7654$1125'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7637$1124'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7621$1122'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7606$1121'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7599$1120'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7580$1119'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7565$1118'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7553$1117'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7496$1101'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7472$1089'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7459$1084'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7444$1080'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7433$1076'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7423$1075'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7414$1069'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7406$1067'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7393$1061'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7379$1059'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7369$1054'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7357$1051'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7342$1044'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7335$1043'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7328$1042'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7321$1041'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7305$1040'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7295$1039'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7288$1038'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7278$1037'.
     1/1: $1\_zz_when_DBusCachedPlugin_l390[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7268$1036'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7244$1035'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7224$1034'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7217$1033'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7207$1032'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7199$1031'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7192$1030'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7184$1029'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7174$1028'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7159$1027'.
     1/4: $4\execute_arbitration_flushNext[0:0]
     2/4: $3\execute_arbitration_flushNext[0:0]
     3/4: $2\execute_arbitration_flushNext[0:0]
     4/4: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7150$1026'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7140$1025'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7130$1024'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7118$1023'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7108$1022'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7097$1021'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7084$1020'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7070$1019'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7058$1018'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7051$1017'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7043$1016'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7036$1015'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7029$1014'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7022$1013'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6990$1012'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6982$1001'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6975$1000'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6937$999'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6894$998'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6864$997'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6852$996'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6104$972'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6087$971'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:6070$970'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:5960$963'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$969
     2/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_DATA[31:0]$968
     3/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_ADDR[4:0]$967
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4134$769'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4397$768'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4344$757'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4318$748'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4300$747'.
     1/2: $2\jtag_tap_tdoUnbufferd[0:0]
     2/2: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:4246$730'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4073$726'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4047$724'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3979$711'.
     1/3: $0\logic_rspNoHit_counter[2:0]
     2/3: $0\logic_rspNoHit_singleBeatRsp[0:0]
     3/3: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3964$709'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3952$701'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3942$700'.
     1/2: $2\io_input_rsp_payload_last[0:0]
     2/2: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3935$696'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3915$676'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3903$674'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BufferCC_4.$proc$./ICESugarProMinimal.v:3814$666'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
     1/5: $0\logic_rspNoHit_counter[2:0]
     2/5: $0\logic_rspNoHit_context[0:0]
     3/5: $0\logic_rspNoHit_singleBeatRsp[0:0]
     4/5: $0\logic_rspHits_1[0:0]
     5/5: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3764$661'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3752$651'.
     1/1: $1\io_input_rsp_payload_fragment_context[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3744$650'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3731$649'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3723$645'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3703$624'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3688$622'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3672$618'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[0:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3529$604'.
     1/2: $0\io_bus_cmd_payload_fragment_context_regNextWhen[2:0]
     2/2: $0\io_bus_cmd_payload_fragment_source_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3519$603'.
     1/1: $0\io_bus_cmd_valid_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
     1/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$596
     2/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_DATA[7:0]$595
     3/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_ADDR[13:0]$594
     4/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$591
     5/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_DATA[7:0]$590
     6/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_ADDR[13:0]$589
     7/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$586
     8/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_DATA[7:0]$585
     9/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_ADDR[13:0]$584
    10/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$581
    11/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_DATA[7:0]$580
    12/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_ADDR[13:0]$579
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
     1/4: $0\_zz_ramsymbol_read_3[7:0]
     2/4: $0\_zz_ramsymbol_read_2[7:0]
     3/4: $0\_zz_ramsymbol_read_1[7:0]
     4/4: $0\_zz_ramsymbol_read[7:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3480$558'.
Creating decoders for process `\BmbArbiter.$proc$./ICESugarProMinimal.v:3184$549'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
     1/5: $0\buffer_address[31:0] [31:12]
     2/5: $0\buffer_address[31:0] [11:0]
     3/5: $0\buffer_beat[2:0]
     4/5: $0\buffer_context[0:0]
     5/5: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3403$543'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3386$542'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3379$541'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3365$535'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3357$533'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3349$529'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3340$527'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3332$526'.
     1/1: $1\cmdContext_context[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3320$525'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3312$524'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3301$523'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3060$514'.
     1/4: $0\buffer_address[31:0] [31:12]
     2/4: $0\buffer_address[31:0] [11:0]
     3/4: $0\buffer_beat[2:0]
     4/4: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3045$511'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3029$510'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3022$509'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3009$503'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3001$501'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2993$497'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2984$495'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2972$494'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2964$493'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2953$492'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
     1/18: $0\logic_rspNoHit_context[2:0]
     2/18: $0\logic_rspNoHit_singleBeatRsp[0:0]
     3/18: $0\logic_rspHits_3[0:0]
     4/18: $0\logic_rspHits_2[0:0]
     5/18: $0\logic_rspHits_1[0:0]
     6/18: $0\logic_rspHits_0[0:0]
     7/18: $0\logic_noHitS1[0:0]
     8/18: $0\logic_hitsS1_3[0:0]
     9/18: $0\logic_hitsS1_2[0:0]
    10/18: $0\logic_hitsS1_1[0:0]
    11/18: $0\logic_hitsS1_0[0:0]
    12/18: $0\io_input_cmd_rData_fragment_context[2:0]
    13/18: $0\io_input_cmd_rData_fragment_mask[3:0]
    14/18: $0\io_input_cmd_rData_fragment_data[31:0]
    15/18: $0\io_input_cmd_rData_fragment_length[1:0]
    16/18: $0\io_input_cmd_rData_fragment_address[23:0]
    17/18: $0\io_input_cmd_rData_fragment_opcode[0:0]
    18/18: $0\io_input_cmd_rData_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2827$482'.
     1/3: $0\logic_rspPendingCounter[3:0]
     2/3: $0\logic_rspNoHit_doIt[0:0]
     3/3: $0\io_input_cmd_rValid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2815$470'.
     1/1: $1\io_input_rsp_payload_fragment_context[2:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2807$469'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2800$468'.
     1/1: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2790$462'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2770$439'.
     1/1: $1\io_input_cmd_input_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2755$437'.
     1/1: $1\io_outputs_3_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2739$433'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2723$429'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2707$425'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[2:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_3[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
     1/6: $0\logic_harts_0_cmp[63:0] [63:32]
     2/6: $0\logic_harts_0_cmp[63:0] [31:0]
     3/6: $0\_zz_io_bus_rsp_payload_fragment_context[2:0]
     4/6: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     5/6: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     6/6: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:2465$408'.
     1/3: $0\logic_time[63:0]
     2/3: $0\logic_harts_0_softwareInterrupt[0:0]
     3/3: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:2439$399'.
     1/3: $3\factory_rsp_payload_fragment_data[31:0]
     2/3: $2\factory_rsp_payload_fragment_data[31:0]
     3/3: $1\factory_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:2415$387'.
     1/1: $1\_zz_factory_rsp_ready[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
     1/12: $0\_zz_io_gpio_write_7[0:0]
     2/12: $0\_zz_io_gpio_write_6[0:0]
     3/12: $0\_zz_io_gpio_write_5[0:0]
     4/12: $0\_zz_io_gpio_write_4[0:0]
     5/12: $0\_zz_io_gpio_write_3[0:0]
     6/12: $0\_zz_io_gpio_write_2[0:0]
     7/12: $0\_zz_io_gpio_write_1[0:0]
     8/12: $0\_zz_io_gpio_write[0:0]
     9/12: $0\_zz_io_bus_rsp_payload_fragment_context[2:0]
    10/12: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
     1/9: $0\_zz_io_gpio_writeEnable_7[0:0]
     2/9: $0\_zz_io_gpio_writeEnable_6[0:0]
     3/9: $0\_zz_io_gpio_writeEnable_5[0:0]
     4/9: $0\_zz_io_gpio_writeEnable_4[0:0]
     5/9: $0\_zz_io_gpio_writeEnable_3[0:0]
     6/9: $0\_zz_io_gpio_writeEnable_2[0:0]
     7/9: $0\_zz_io_gpio_writeEnable_1[0:0]
     8/9: $0\_zz_io_gpio_writeEnable[0:0]
     9/9: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2282$380'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2280$379'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2278$378'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2276$377'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2274$376'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2261$363'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2250$362'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2211$361'.
     1/8: $1\mapper_rsp_payload_fragment_data[7:0] [7]
     2/8: $1\mapper_rsp_payload_fragment_data[7:0] [5]
     3/8: $1\mapper_rsp_payload_fragment_data[7:0] [4]
     4/8: $1\mapper_rsp_payload_fragment_data[7:0] [3]
     5/8: $1\mapper_rsp_payload_fragment_data[7:0] [2]
     6/8: $1\mapper_rsp_payload_fragment_data[7:0] [1]
     7/8: $1\mapper_rsp_payload_fragment_data[7:0] [0]
     8/8: $1\mapper_rsp_payload_fragment_data[7:0] [6]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2187$349'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[2:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1959$337'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1945$336'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1931$335'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1915$330'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1901$329'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1885$324'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1877$323'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1870$322'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1854$321'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1850$320'.
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1821$318'.
     1/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [5:2]
     2/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [7:2]
     3/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [1]
     4/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [8]
     5/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [0]
     6/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [1]
     7/9: $3\busCtrl_rsp_payload_fragment_data[28:24]
     8/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [9]
     9/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1797$306'.
     1/1: $1\_zz_busCtrl_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:244$300'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:242$299'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
     1/22: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_context[2:0]
     2/22: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31:0]
     3/22: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode[0:0]
     4/22: $0\_zz_system_plic_logic_bmb_rsp_payload_last[0:0]
     5/22: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context[2:0]
     6/22: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data[31:0]
     7/22: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode[0:0]
     8/22: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_last[0:0]
     9/22: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_context[2:0]
    10/22: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_mask[3:0]
    11/22: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_data[31:0]
    12/22: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_length[1:0]
    13/22: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_address[23:0]
    14/22: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode[0:0]
    15/22: $0\system_bmbPeripheral_bmb_cmd_rData_last[0:0]
    16/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0:0]
    17/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3:0]
    18/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31:0]
    19/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4:0]
    20/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31:0]
    21/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0:0]
    22/22: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
     1/6: $0\system_plic_logic_bridge_coherencyStall_value[0:0]
     2/6: $0\_zz_system_cpu_externalInterrupt_plic_target_threshold[1:0]
     3/6: $0\_zz_system_plic_logic_bmb_rsp_valid_2[0:0]
     4/6: $0\_zz_system_bmbPeripheral_bmb_rsp_valid_1[0:0]
     5/6: $0\system_bmbPeripheral_bmb_cmd_rValid[0:0]
     6/6: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1518$294'.
     1/1: $0\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1514$293'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1504$291'.
     1/1: $0\systemCdCtrl_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1494$289'.
     1/1: $0\debugCdCtrl_logic_holdingLogic_resetCounter[11:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1338$288'.
     1/2: $2\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
     2/2: $1\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1329$285'.
     1/1: $1\system_plic_logic_bridge_coherencyStall_valueNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1311$282'.
     1/4: $4\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     2/4: $3\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     3/4: $2\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     4/4: $1\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1304$281'.
     1/1: $1\system_plic_logic_bridge_completion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1291$280'.
     1/2: $2\system_plic_logic_bridge_claim_valid[0:0]
     2/2: $1\system_plic_logic_bridge_claim_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1276$278'.
     1/1: $1\system_plic_logic_bus_rsp_payload_fragment_data[1:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1252$266'.
     1/1: $1\_zz_system_plic_logic_bus_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1242$262'.
     1/1: $1\system_plic_logic_bus_readHaltTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1176$257'.
     1/1: $1\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1158$254'.
     1/1: $1\system_cpu_logic_cpu_dBus_rsp_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1128$253'.
     1/1: $1\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1108$249'.
     1/1: $1\systemCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1098$248'.
     1/2: $2\systemCdCtrl_logic_inputResetTrigger[0:0]
     2/2: $1\systemCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1089$246'.
     1/1: $1\debugCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1082$245'.
     1/1: $1\debugCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1075$244'.
     1/1: $1\_zz_system_gpioA_gpio_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1068$243'.
     1/1: $1\_zz_system_gpioA_gpio_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1061$242'.
     1/1: $1\_zz_system_gpioA_gpio_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1054$241'.
     1/1: $1\_zz_system_gpioA_gpio_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1047$240'.
     1/1: $1\_zz_system_gpioA_gpio_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1040$239'.
     1/1: $1\_zz_system_gpioA_gpio_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1033$238'.
     1/1: $1\_zz_system_gpioA_gpio_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1026$237'.
     1/1: $1\_zz_system_gpioA_gpio[0:0]
Creating decoders for process `\top.$proc$./top.v:80$224'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11700$2097'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11681$2095'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11670$2093'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11660$2090'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11430$2040'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11401$2038'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:10031$2031'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:10024$2030'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9891$2008'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9882$2005'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9875$2004'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9868$2002'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9859$1999'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9852$1998'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:9845$1997'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:11211$1930'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:11190$1919'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:11181$1918'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:11174$1917'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:11167$1916'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$./ICESugarProMinimal.v:10911$1866'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$./ICESugarProMinimal.v:10901$1863'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:10891$1856'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$./ICESugarProMinimal.v:10870$1835'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$./ICESugarProMinimal.v:10854$1831'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:10840$1827'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10816$1824'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$./ICESugarProMinimal.v:10804$1812'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$./ICESugarProMinimal.v:10783$1809'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$./ICESugarProMinimal.v:10767$1796'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:10736$1791'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10717$1787'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$./ICESugarProMinimal.v:10698$1773'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:10666$1751'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:10655$1748'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:10641$1745'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:10631$1744'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:10621$1743'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:10611$1742'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10596$1741'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:10589$1740'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$./ICESugarProMinimal.v:10582$1737'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10572$1734'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:10562$1733'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:10552$1732'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10539$1731'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:10532$1730'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10525$1729'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:10518$1728'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:10511$1727'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$./ICESugarProMinimal.v:10493$1720'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$./ICESugarProMinimal.v:10486$1719'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$./ICESugarProMinimal.v:10459$1684'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9056$1603'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9048$1602'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9041$1601'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9032$1600'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9023$1599'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9014$1598'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8994$1588'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8847$1448'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8835$1446'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8820$1445'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8803$1433'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1425'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8784$1422'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8766$1416'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8759$1415'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8750$1414'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8715$1413'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8698$1400'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8687$1399'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8680$1398'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8673$1397'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8661$1393'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8631$1371'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8624$1370'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8614$1369'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8604$1368'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8586$1362'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8560$1358'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8545$1357'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8530$1354'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8507$1353'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8495$1352'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8477$1351'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8460$1348'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8406$1321'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8378$1320'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8373$1318'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8347$1298'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8338$1295'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8329$1294'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8305$1289'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8291$1288'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8253$1287'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8217$1284'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8208$1280'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8191$1279'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8168$1278'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8144$1277'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8126$1276'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8112$1275'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8098$1271'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8091$1270'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8084$1269'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8077$1267'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8016$1240'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7996$1239'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7967$1236'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7957$1233'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7936$1229'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7917$1228'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7907$1227'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7897$1224'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7889$1221'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7864$1212'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7831$1194'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7821$1193'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7814$1190'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7804$1189'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7786$1180'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7762$1176'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7747$1175'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7722$1169'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7707$1168'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7672$1126'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7654$1125'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7637$1124'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7621$1122'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7606$1121'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7599$1120'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7580$1119'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7565$1118'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7553$1117'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7496$1101'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7472$1089'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7459$1084'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7444$1080'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7433$1076'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7423$1075'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7414$1069'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7406$1067'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7393$1061'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7379$1059'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7369$1054'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7357$1051'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7342$1044'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7335$1043'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7328$1042'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7321$1041'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7305$1040'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7295$1039'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7288$1038'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l390' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7278$1037'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7268$1036'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7244$1035'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7224$1034'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7217$1033'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7207$1032'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7199$1031'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7192$1030'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7184$1029'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7174$1028'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7159$1027'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7150$1026'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7140$1025'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7130$1024'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7118$1023'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7108$1022'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7097$1021'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7084$1020'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7070$1019'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7058$1018'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7051$1017'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7043$1016'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7036$1015'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7029$1014'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:7022$1013'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6990$1012'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6982$1001'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6975$1000'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6937$999'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6894$998'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6864$997'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6852$996'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6104$972'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6087$971'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:6070$970'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:4318$748'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:4300$747'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:4246$730'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3952$701'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_payload_last' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3942$700'.
No latch inferred for signal `\BmbDecoder.\io_input_rsp_valid' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3935$696'.
No latch inferred for signal `\BmbDecoder.\logic_input_ready' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3915$676'.
No latch inferred for signal `\BmbDecoder.\io_outputs_0_cmd_valid' from process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3903$674'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3752$651'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3744$650'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_last' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3731$649'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3723$645'.
No latch inferred for signal `\BmbDecoder_1.\logic_input_ready' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3703$624'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_1_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3688$622'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_0_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3672$618'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
No latch inferred for signal `\BmbOnChipRam.\_zz_ram_port0' from process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3480$558'.
No latch inferred for signal `\BmbArbiter.\_zz_io_output_rsp_ready' from process `\BmbArbiter.$proc$./ICESugarProMinimal.v:3184$549'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3386$542'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_thrown_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3379$541'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_drop' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3365$535'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_last' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3357$533'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3349$529'.
No latch inferred for signal `\BmbUnburstify.\io_input_cmd_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3340$527'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_context' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3332$526'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3320$525'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3312$524'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3301$523'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_rsp_ready' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3029$510'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_rsp_thrown_valid' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3022$509'.
No latch inferred for signal `\BmbUnburstify_2.\cmdContext_drop' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3009$503'.
No latch inferred for signal `\BmbUnburstify_2.\cmdContext_last' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3001$501'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_valid' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2993$497'.
No latch inferred for signal `\BmbUnburstify_2.\io_input_cmd_ready' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2984$495'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2972$494'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2964$493'.
No latch inferred for signal `\BmbUnburstify_2.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2953$492'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2815$470'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2807$469'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_last' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2800$468'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2790$462'.
No latch inferred for signal `\BmbDecoder_2.\io_input_cmd_input_ready' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2770$439'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_3_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2755$437'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_2_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2739$433'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_1_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2723$429'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_0_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2707$425'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_last_3' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
No latch inferred for signal `\BmbClint.\factory_rsp_payload_fragment_data' from process `\BmbClint.$proc$./ICESugarProMinimal.v:2439$399'.
No latch inferred for signal `\BmbClint.\_zz_factory_rsp_ready' from process `\BmbClint.$proc$./ICESugarProMinimal.v:2415$387'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_low' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2282$380'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_high' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2280$379'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_fall' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2278$378'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_rise' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2276$377'.
No latch inferred for signal `\BmbGpio2.\io_interrupt' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2274$376'.
No latch inferred for signal `\BmbGpio2.\io_gpio_writeEnable' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2261$363'.
No latch inferred for signal `\BmbGpio2.\io_gpio_write' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2250$362'.
No latch inferred for signal `\BmbGpio2.\mapper_rsp_payload_fragment_data' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2211$361'.
No latch inferred for signal `\BmbGpio2.\_zz_mapper_rsp_ready' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2187$349'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_3' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1959$337'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l366' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1945$336'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_2' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1931$335'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_1' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1915$330'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1901$329'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1885$324'.
No latch inferred for signal `\BmbUartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1877$323'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1870$322'.
No latch inferred for signal `\BmbUartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1854$321'.
No latch inferred for signal `\BmbUartCtrl.\bridge_uartConfigReg_clockDivider' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1850$320'.
No latch inferred for signal `\BmbUartCtrl.\busCtrl_rsp_payload_fragment_data' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1821$318'.
No latch inferred for signal `\BmbUartCtrl.\_zz_busCtrl_rsp_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1797$306'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1338$288'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_valueNext' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1329$285'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_willIncrement' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1311$282'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1304$281'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1291$280'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_rsp_payload_fragment_data' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1276$278'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bus_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1252$266'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_readHaltTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1242$262'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1176$257'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_rsp_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1158$254'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1128$253'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1108$249'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1098$248'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1089$246'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1082$245'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1075$244'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1068$243'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1061$242'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1054$241'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1047$240'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1040$239'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1033$238'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1026$237'.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$5875' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$5876' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$5877' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$5878' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$5879' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$5880' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$5881' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./ICESugarProMinimal.v:11838$2113'.
  created $dff cell `$procdff$5882' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./ICESugarProMinimal.v:11838$2113'.
  created $dff cell `$procdff$5883' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:11819$2112'.
  created $dff cell `$procdff$5884' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:11819$2112'.
  created $dff cell `$procdff$5885' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11772$2108'.
  created $dff cell `$procdff$5886' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11772$2108'.
  created $dff cell `$procdff$5887' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11726$2104'.
  created $dff cell `$procdff$5888' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11726$2104'.
  created $dff cell `$procdff$5889' with positive edge clock.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11726$2104'.
  created $dff cell `$procdff$5890' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5891' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5892' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5893' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5894' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./ICESugarProMinimal.v:11558$2034' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5895' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./ICESugarProMinimal.v:11558$2035' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5896' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$2067' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
  created $dff cell `$procdff$5897' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5898' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5899' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5900' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5901' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5902' with positive edge clock.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5903' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5904' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
  created $dff cell `$procdff$5905' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:10045$2032'.
  created $dff cell `$procdff$5906' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:10045$2032'.
  created $dff cell `$procdff$5907' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_pushPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
  created $dff cell `$procdff$5908' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_popPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
  created $dff cell `$procdff$5909' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_risingOccupancy' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
  created $dff cell `$procdff$5910' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_io_pop_valid' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
  created $dff cell `$procdff$5911' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_ADDR' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9839$1990'.
  created $dff cell `$procdff$5912' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_DATA' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9839$1990'.
  created $dff cell `$procdff$5913' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9839$1990'.
  created $dff cell `$procdff$5914' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_logic_ram_port0' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:9833$1988'.
  created $dff cell `$procdff$5915' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:10148$1985'.
  created $dff cell `$procdff$5916' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:10148$1985'.
  created $dff cell `$procdff$5917' with positive edge clock.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:10135$1984'.
  created $dff cell `$procdff$5918' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10213$1962'.
  created $dff cell `$procdff$5919' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10205$1961'.
  created $dff cell `$procdff$5920' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10205$1961'.
  created $dff cell `$procdff$5921' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10205$1961'.
  created $dff cell `$procdff$5922' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10197$1959'.
  created $dff cell `$procdff$5923' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10197$1959'.
  created $dff cell `$procdff$5924' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10197$1959'.
  created $dff cell `$procdff$5925' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11288$1956'.
  created $dff cell `$procdff$5926' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11288$1956'.
  created $dff cell `$procdff$5927' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11288$1956'.
  created $dff cell `$procdff$5928' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
  created $dff cell `$procdff$5929' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
  created $dff cell `$procdff$5930' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
  created $dff cell `$procdff$5931' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
  created $dff cell `$procdff$5932' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
  created $dff cell `$procdff$5933' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11160$1908'.
  created $dff cell `$procdff$5934' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11160$1908'.
  created $dff cell `$procdff$5935' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11160$1908'.
  created $dff cell `$procdff$5936' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11154$1906'.
  created $dff cell `$procdff$5937' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11148$1899'.
  created $dff cell `$procdff$5938' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11148$1899'.
  created $dff cell `$procdff$5939' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:11148$1899'.
  created $dff cell `$procdff$5940' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5941' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5942' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5943' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5944' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5945' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5946' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5947' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5948' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
  created $dff cell `$procdff$5949' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5950' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5951' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5952' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5953' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5954' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5955' with positive edge clock.
Creating register for signal `\DataCache.\tagsReadCmd_payload_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5956' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5957' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5958' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5959' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5960' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5961' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5962' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5963' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5964' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5965' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5966' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5967' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5968' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5969' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5970' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5971' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5972' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5973' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5974' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5975' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5976' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5977' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5978' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5979' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5980' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5981' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5982' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5983' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
  created $dff cell `$procdff$5984' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5985' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5986' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5987' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5988' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5989' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5990' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5991' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5992' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5993' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5994' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5995' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
  created $dff cell `$procdff$5996' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
  created $dff cell `$procdff$5997' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
  created $dff cell `$procdff$5998' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
  created $dff cell `$procdff$5999' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
  created $dff cell `$procdff$6000' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:10453$1677'.
  created $dff cell `$procdff$6001' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:10453$1677'.
  created $dff cell `$procdff$6002' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:10453$1677'.
  created $dff cell `$procdff$6003' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:9766$1667'.
  created $adff cell `$procdff$6004' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:9766$1667'.
  created $adff cell `$procdff$6005' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:9742$1666'.
  created $adff cell `$procdff$6006' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:9742$1666'.
  created $adff cell `$procdff$6007' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6008' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6009' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6010' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6011' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6012' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6013' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6014' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
  created $dff cell `$procdff$6015' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
  created $dff cell `$procdff$6016' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
  created $dff cell `$procdff$6017' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
  created $dff cell `$procdff$6018' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
  created $dff cell `$procdff$6019' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
  created $dff cell `$procdff$6020' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
  created $dff cell `$procdff$6021' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6022' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6023' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6024' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6025' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6026' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6027' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6028' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6029' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6030' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6031' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6032' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6033' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6034' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6035' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6036' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6037' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6038' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6039' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6040' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6041' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6042' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6043' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6044' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6045' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6046' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6047' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6048' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6049' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6050' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6051' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6052' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6053' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6054' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6055' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6056' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6057' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6058' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6059' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6060' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6061' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6062' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6063' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6064' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6065' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6066' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6067' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6068' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6069' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6070' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6071' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6072' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6073' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6074' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6075' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6076' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6077' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6078' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6079' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6080' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6081' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6082' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6083' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6084' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6085' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6086' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6087' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6088' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6089' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6090' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6091' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6092' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6093' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6094' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6095' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6096' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6097' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6098' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6099' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6100' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6101' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6102' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6103' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6104' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6105' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6106' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6107' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6108' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6109' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6110' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6111' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6112' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6113' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6114' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6115' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6116' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6117' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6118' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6119' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6120' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
  created $dff cell `$procdff$6121' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6122' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6123' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6124' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6125' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6126' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6127' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6128' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6129' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6130' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6131' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6132' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6133' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6134' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6135' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6136' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6137' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6138' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6139' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6140' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6141' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6142' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6143' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6144' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6145' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6146' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6147' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6148' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6149' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6150' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6151' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6152' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6153' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6154' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6155' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6156' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6157' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6158' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
  created $dff cell `$procdff$6159' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_ADDR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:5960$963'.
  created $dff cell `$procdff$6160' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:5960$963'.
  created $dff cell `$procdff$6161' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:5960$963'.
  created $dff cell `$procdff$6162' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4397$768'.
  created $dff cell `$procdff$6163' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6164' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6165' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6166' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6167' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6168' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6169' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6170' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
  created $dff cell `$procdff$6171' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4344$757'.
  created $dff cell `$procdff$6172' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4344$757'.
  created $dff cell `$procdff$6173' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:4344$757'.
  created $dff cell `$procdff$6174' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4073$726'.
  created $dff cell `$procdff$6175' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4073$726'.
  created $dff cell `$procdff$6176' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4047$724'.
  created $dff cell `$procdff$6177' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4047$724'.
  created $dff cell `$procdff$6178' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:4047$724'.
  created $dff cell `$procdff$6179' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspHits_0' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3979$711'.
  created $dff cell `$procdff$6180' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3979$711'.
  created $dff cell `$procdff$6181' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_counter' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3979$711'.
  created $dff cell `$procdff$6182' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspPendingCounter' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3964$709'.
  created $dff cell `$procdff$6183' with positive edge clock.
Creating register for signal `\BmbDecoder.\logic_rspNoHit_doIt' using process `\BmbDecoder.$proc$./ICESugarProMinimal.v:3964$709'.
  created $dff cell `$procdff$6184' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_0' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:3814$666'.
  created $adff cell `$procdff$6185' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_4.\buffers_1' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:3814$666'.
  created $adff cell `$procdff$6186' with positive edge clock and positive level reset.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_0' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
  created $dff cell `$procdff$6187' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_1' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
  created $dff cell `$procdff$6188' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
  created $dff cell `$procdff$6189' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_context' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
  created $dff cell `$procdff$6190' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_counter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
  created $dff cell `$procdff$6191' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspPendingCounter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3764$661'.
  created $dff cell `$procdff$6192' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_doIt' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3764$661'.
  created $dff cell `$procdff$6193' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_source_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3529$604'.
  created $dff cell `$procdff$6194' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_context_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3529$604'.
  created $dff cell `$procdff$6195' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_valid_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3519$603'.
  created $dff cell `$procdff$6196' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6197' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6198' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6199' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6200' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6201' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6202' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6203' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6204' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6205' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6206' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6207' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
  created $dff cell `$procdff$6208' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
  created $dff cell `$procdff$6209' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_1' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
  created $dff cell `$procdff$6210' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_2' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
  created $dff cell `$procdff$6211' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_3' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
  created $dff cell `$procdff$6212' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_opcode' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
  created $dff cell `$procdff$6213' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_address' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
  created $dff cell `$procdff$6214' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_beat' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
  created $dff cell `$procdff$6215' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_context' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
  created $dff cell `$procdff$6216' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_valid' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3403$543'.
  created $dff cell `$procdff$6217' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_opcode' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3060$514'.
  created $dff cell `$procdff$6218' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_address' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3060$514'.
  created $dff cell `$procdff$6219' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_beat' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3060$514'.
  created $dff cell `$procdff$6220' with positive edge clock.
Creating register for signal `\BmbUnburstify_2.\buffer_valid' using process `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3045$511'.
  created $dff cell `$procdff$6221' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_last' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6222' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_opcode' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6223' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_address' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6224' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_length' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6225' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_data' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6226' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_mask' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6227' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6228' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6229' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6230' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6231' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6232' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_noHitS1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6233' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6234' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6235' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6236' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6237' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6238' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
  created $dff cell `$procdff$6239' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rValid' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2827$482'.
  created $dff cell `$procdff$6240' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspPendingCounter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2827$482'.
  created $dff cell `$procdff$6241' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_doIt' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2827$482'.
  created $dff cell `$procdff$6242' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_last' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
  created $dff cell `$procdff$6243' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
  created $dff cell `$procdff$6244' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
  created $dff cell `$procdff$6245' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
  created $dff cell `$procdff$6246' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_cmp' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
  created $dff cell `$procdff$6247' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_timerInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
  created $dff cell `$procdff$6248' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_valid_2' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2465$408'.
  created $dff cell `$procdff$6249' with positive edge clock.
Creating register for signal `\BmbClint.\logic_time' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2465$408'.
  created $dff cell `$procdff$6250' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_softwareInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:2465$408'.
  created $dff cell `$procdff$6251' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6252' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6253' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6254' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6255' with positive edge clock.
Creating register for signal `\BmbGpio2.\io_gpio_read_delay_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6256' with positive edge clock.
Creating register for signal `\BmbGpio2.\syncronized' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6257' with positive edge clock.
Creating register for signal `\BmbGpio2.\last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6258' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6259' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6260' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6261' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6262' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6263' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6264' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6265' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
  created $dff cell `$procdff$6266' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_valid_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6267' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6268' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6269' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6270' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6271' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6272' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6273' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6274' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
  created $dff cell `$procdff$6275' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_last' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
  created $dff cell `$procdff$6276' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
  created $dff cell `$procdff$6277' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
  created $dff cell `$procdff$6278' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
  created $dff cell `$procdff$6279' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
  created $dff cell `$procdff$6280' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_valid_2' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6281' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6282' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6283' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6284' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readOverflowError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6285' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_breakDetected' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6286' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_doBreak' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
  created $dff cell `$procdff$6287' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6288' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6289' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6290' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6291' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6292' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6293' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6294' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6295' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6296' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6297' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6298' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6299' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6300' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6301' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6302' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6303' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6304' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6305' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6306' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6307' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6308' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6309' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6310' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_valid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
  created $dff cell `$procdff$6311' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
  created $dff cell `$procdff$6312' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
  created $dff cell `$procdff$6313' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
  created $dff cell `$procdff$6314' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_valid_2' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
  created $dff cell `$procdff$6315' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_value' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
  created $dff cell `$procdff$6316' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_threshold' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
  created $dff cell `$procdff$6317' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1518$294'.
  created $dff cell `$procdff$6318' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_debugReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1514$293'.
  created $dff cell `$procdff$6319' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1504$291'.
  created $dff cell `$procdff$6320' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1504$291'.
  created $dff cell `$procdff$6321' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1494$289'.
  created $dff cell `$procdff$6322' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1494$289'.
  created $dff cell `$procdff$6323' with positive edge clock.
Creating register for signal `\top.\lcdclk' using process `\top.$proc$./top.v:80$224'.
  created $dff cell `$procdff$6324' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:80$224'.
  created $dff cell `$procdff$6325' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:80$224'.
  created $dff cell `$procdff$6326' with positive edge clock.

4.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\BufferCC.$proc$./ICESugarProMinimal.v:11838$2113'.
Removing empty process `BufferCC.$proc$./ICESugarProMinimal.v:11838$2113'.
Removing empty process `BufferCC_1.$proc$./ICESugarProMinimal.v:11819$2112'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11772$2108'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:11772$2108'.
Found and cleaned up 10 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11726$2104'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:11726$2104'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11700$2097'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:11700$2097'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11681$2095'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:11681$2095'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11670$2093'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:11670$2093'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:11660$2090'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:11660$2090'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:11531$2068'.
Found and cleaned up 17 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:11452$2055'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11430$2040'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:11430$2040'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:11401$2038'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:11401$2038'.
Found and cleaned up 2 empty switches in `\UartCtrl.$proc$./ICESugarProMinimal.v:10045$2032'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:10045$2032'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:10031$2031'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:10031$2031'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:10024$2030'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:10024$2030'.
Found and cleaned up 3 empty switches in `\StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9910$2027'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9891$2008'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9891$2008'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9882$2005'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9882$2005'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9875$2004'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9875$2004'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9868$2002'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9868$2002'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9859$1999'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9859$1999'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9852$1998'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9852$1998'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9845$1997'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9845$1997'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9839$1990'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9839$1990'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:9833$1988'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:9833$1988'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:10148$1985'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:10148$1985'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./ICESugarProMinimal.v:10135$1984'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:10135$1984'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:10172$1963'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10213$1962'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:10213$1962'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10205$1961'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:10205$1961'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:10197$1959'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:10197$1959'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:11288$1956'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11288$1956'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11250$1954'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:11211$1930'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11211$1930'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:11190$1919'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11190$1919'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:11181$1918'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11181$1918'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:11174$1917'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11174$1917'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:11167$1916'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11167$1916'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:11160$1908'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11160$1908'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:11154$1906'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11154$1906'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:11148$1899'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:11148$1899'.
Found and cleaned up 12 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10991$1882'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10925$1874'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10911$1866'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10911$1866'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10901$1863'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10901$1863'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10891$1856'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10891$1856'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10870$1835'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10870$1835'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10854$1831'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10854$1831'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10840$1827'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10840$1827'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10816$1824'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10816$1824'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10804$1812'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10804$1812'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10783$1809'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10783$1809'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10767$1796'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10767$1796'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10736$1791'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10736$1791'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10717$1787'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10717$1787'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10698$1773'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10698$1773'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10666$1751'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10666$1751'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10655$1748'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10655$1748'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10641$1745'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10641$1745'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10631$1744'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10631$1744'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10621$1743'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10621$1743'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10611$1742'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10611$1742'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10596$1741'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10596$1741'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10589$1740'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10589$1740'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10582$1737'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10582$1737'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10572$1734'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10572$1734'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10562$1733'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10562$1733'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10552$1732'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10552$1732'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10539$1731'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10539$1731'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10532$1730'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10532$1730'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10525$1729'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10525$1729'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10518$1728'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10518$1728'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10511$1727'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10511$1727'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10493$1720'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10493$1720'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10486$1719'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10486$1719'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10471$1690'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10462$1685'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10459$1684'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:10453$1677'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:10453$1677'.
Removing empty process `BufferCC_2.$proc$./ICESugarProMinimal.v:9766$1667'.
Removing empty process `BufferCC_3.$proc$./ICESugarProMinimal.v:9742$1666'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:5389$1665'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:5388$1664'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9661$1662'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9644$1659'.
Found and cleaned up 98 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9327$1632'.
Found and cleaned up 59 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9066$1613'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9056$1603'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9056$1603'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9048$1602'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9048$1602'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9041$1601'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9041$1601'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9032$1600'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9032$1600'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9023$1599'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9023$1599'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9014$1598'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9014$1598'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8994$1588'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8994$1588'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8847$1448'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8847$1448'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8835$1446'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8835$1446'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8820$1445'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8820$1445'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8803$1433'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8803$1433'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8791$1425'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8791$1425'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8784$1422'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8784$1422'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8766$1416'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8766$1416'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8759$1415'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8759$1415'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8750$1414'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8750$1414'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8715$1413'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8715$1413'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8698$1400'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8698$1400'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8687$1399'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8687$1399'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8680$1398'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8680$1398'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8673$1397'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8673$1397'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8661$1393'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8661$1393'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8631$1371'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8631$1371'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8624$1370'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8624$1370'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8614$1369'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8614$1369'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8604$1368'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8604$1368'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8586$1362'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8586$1362'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8560$1358'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8545$1357'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8530$1354'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8530$1354'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8507$1353'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8495$1352'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8495$1352'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8477$1351'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8477$1351'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8460$1348'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8460$1348'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8406$1321'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8406$1321'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8378$1320'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8378$1320'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8373$1318'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8347$1298'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8347$1298'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8338$1295'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8338$1295'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:8329$1294'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8329$1294'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8305$1289'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8305$1289'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8291$1288'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8291$1288'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8253$1287'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8217$1284'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8208$1280'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8208$1280'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8191$1279'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8191$1279'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8168$1278'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8144$1277'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8126$1276'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8126$1276'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8112$1275'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8112$1275'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8098$1271'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8098$1271'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8091$1270'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8091$1270'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8084$1269'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8084$1269'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8077$1267'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8077$1267'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8016$1240'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8016$1240'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7996$1239'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7967$1236'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7957$1233'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7936$1229'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7936$1229'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7917$1228'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7917$1228'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7907$1227'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7907$1227'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7897$1224'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7897$1224'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7889$1221'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7889$1221'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7864$1212'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7864$1212'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7831$1194'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7831$1194'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7821$1193'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7821$1193'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7814$1190'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7814$1190'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7804$1189'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7804$1189'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7786$1180'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7762$1176'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7747$1175'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7722$1169'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7707$1168'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7707$1168'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7672$1126'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7654$1125'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7654$1125'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7637$1124'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7637$1124'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7621$1122'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7606$1121'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7599$1120'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7580$1119'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7565$1118'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7553$1117'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7496$1101'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7496$1101'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7472$1089'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7472$1089'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7459$1084'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7459$1084'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7444$1080'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7444$1080'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7433$1076'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7433$1076'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7423$1075'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7423$1075'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7414$1069'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7414$1069'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7406$1067'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7406$1067'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7393$1061'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7393$1061'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7379$1059'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7379$1059'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7369$1054'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7369$1054'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7357$1051'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7357$1051'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7342$1044'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7342$1044'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7335$1043'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7335$1043'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7328$1042'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7328$1042'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7321$1041'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7321$1041'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7305$1040'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7305$1040'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7295$1039'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7295$1039'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7288$1038'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7288$1038'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7278$1037'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7278$1037'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7268$1036'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7268$1036'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7244$1035'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7244$1035'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7224$1034'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7224$1034'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7217$1033'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7217$1033'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7207$1032'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7207$1032'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7199$1031'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7199$1031'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7192$1030'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7192$1030'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7184$1029'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7184$1029'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7174$1028'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7174$1028'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7159$1027'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7159$1027'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7150$1026'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7150$1026'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7140$1025'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7140$1025'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7130$1024'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7130$1024'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7118$1023'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7118$1023'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7108$1022'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7108$1022'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7097$1021'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7097$1021'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7084$1020'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7084$1020'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:7070$1019'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7070$1019'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7058$1018'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7058$1018'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7051$1017'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7051$1017'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7043$1016'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7043$1016'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7036$1015'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7036$1015'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7029$1014'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7029$1014'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:7022$1013'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7022$1013'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:6990$1012'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6990$1012'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:6982$1001'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6982$1001'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:6975$1000'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6975$1000'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:6937$999'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6937$999'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:6894$998'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6894$998'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:6864$997'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6864$997'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:6852$996'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6852$996'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:6104$972'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6104$972'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:6087$971'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6087$971'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:6070$970'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:6070$970'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:5960$963'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:5960$963'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4134$769'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4397$768'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4355$758'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:4344$757'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4344$757'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:4318$748'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4318$748'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:4300$747'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4300$747'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./ICESugarProMinimal.v:4246$730'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:4246$730'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:4073$726'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:4073$726'.
Found and cleaned up 6 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:4047$724'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:4047$724'.
Found and cleaned up 5 empty switches in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3979$711'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3979$711'.
Found and cleaned up 3 empty switches in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3964$709'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3964$709'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3952$701'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3952$701'.
Found and cleaned up 2 empty switches in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3942$700'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3942$700'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3935$696'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3935$696'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3915$676'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3915$676'.
Found and cleaned up 1 empty switch in `\BmbDecoder.$proc$./ICESugarProMinimal.v:3903$674'.
Removing empty process `BmbDecoder.$proc$./ICESugarProMinimal.v:3903$674'.
Removing empty process `BufferCC_4.$proc$./ICESugarProMinimal.v:3814$666'.
Found and cleaned up 6 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3779$663'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3764$661'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3764$661'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3752$651'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3752$651'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3744$650'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3744$650'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3731$649'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3731$649'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3723$645'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3723$645'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3703$624'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3703$624'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3688$622'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3688$622'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3672$618'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3672$618'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:3644$613'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3529$604'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:3529$604'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3519$603'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:3519$603'.
Found and cleaned up 4 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:3492$564'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:3483$559'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:3480$558'.
Found and cleaned up 1 empty switch in `\BmbArbiter.$proc$./ICESugarProMinimal.v:3184$549'.
Removing empty process `BmbArbiter.$proc$./ICESugarProMinimal.v:3184$549'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3418$546'.
Found and cleaned up 4 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3403$543'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3403$543'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3386$542'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3386$542'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3379$541'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3379$541'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3365$535'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3365$535'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3357$533'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3357$533'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3349$529'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3349$529'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3340$527'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3340$527'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3332$526'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3332$526'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3320$525'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3320$525'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3312$524'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3312$524'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:3301$523'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:3301$523'.
Found and cleaned up 2 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3060$514'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3060$514'.
Found and cleaned up 4 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3045$511'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3045$511'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3029$510'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3029$510'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3022$509'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3022$509'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3009$503'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3009$503'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3001$501'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:3001$501'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2993$497'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2993$497'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2984$495'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2984$495'.
Found and cleaned up 2 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2972$494'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2972$494'.
Found and cleaned up 1 empty switch in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2964$493'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2964$493'.
Found and cleaned up 2 empty switches in `\BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2953$492'.
Removing empty process `BmbUnburstify_2.$proc$./ICESugarProMinimal.v:2953$492'.
Found and cleaned up 6 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2849$484'.
Found and cleaned up 5 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2827$482'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2827$482'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2815$470'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2815$470'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2807$469'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2807$469'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2800$468'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2800$468'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2790$462'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2790$462'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2770$439'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2770$439'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2755$437'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2755$437'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2739$433'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2739$433'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2723$429'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2723$429'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2707$425'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2707$425'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:2664$416'.
Found and cleaned up 5 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:2487$411'.
Found and cleaned up 4 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:2465$408'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:2465$408'.
Found and cleaned up 3 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:2439$399'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:2439$399'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./ICESugarProMinimal.v:2415$387'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:2415$387'.
Found and cleaned up 3 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2317$383'.
Found and cleaned up 4 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2283$381'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2282$380'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2280$379'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2278$378'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2276$377'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2274$376'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2261$363'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2250$362'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:2211$361'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2211$361'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:2187$349'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:2187$349'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:2034$340'.
Found and cleaned up 17 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1974$338'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1959$337'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1959$337'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1945$336'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1945$336'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1931$335'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1931$335'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1915$330'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1915$330'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1901$329'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1901$329'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1885$324'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1885$324'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1877$323'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1877$323'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1870$322'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1870$322'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1854$321'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1854$321'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1850$320'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1821$318'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1821$318'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:1797$306'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:1797$306'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:244$300'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:242$299'.
Found and cleaned up 4 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1566$298'.
Found and cleaned up 9 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1526$295'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1518$294'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1518$294'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1514$293'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1504$291'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1504$291'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1494$289'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1494$289'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1338$288'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1338$288'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1329$285'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1329$285'.
Found and cleaned up 4 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1311$282'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1311$282'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1304$281'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1304$281'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1291$280'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1291$280'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1276$278'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1276$278'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1252$266'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1252$266'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1242$262'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1242$262'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1176$257'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1176$257'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1158$254'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1158$254'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1128$253'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1128$253'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1108$249'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1108$249'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1098$248'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1098$248'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1089$246'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1089$246'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1082$245'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1082$245'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1075$244'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1075$244'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1068$243'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1068$243'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1061$242'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1061$242'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1054$241'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1054$241'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1047$240'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1047$240'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1040$239'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1040$239'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1033$238'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1033$238'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1026$237'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1026$237'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:80$224'.
Removing empty process `top.$proc$./top.v:80$224'.
Cleaned up 854 empty switches.

4.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC.
Optimizing module BufferCC_1.
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~18 debug messages>
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module StreamArbiter.
Optimizing module FlowCCByToggle.
Optimizing module InstructionCache.
<suppressed ~9 debug messages>
Optimizing module DataCache.
<suppressed ~115 debug messages>
Optimizing module BufferCC_2.
Optimizing module BufferCC_3.
Optimizing module VexRiscv.
<suppressed ~261 debug messages>
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module BmbDecoder.
<suppressed ~7 debug messages>
Optimizing module BufferCC_4.
Optimizing module BmbDecoder_1.
<suppressed ~15 debug messages>
Optimizing module BmbOnChipRam.
<suppressed ~5 debug messages>
Optimizing module BmbArbiter.
<suppressed ~4 debug messages>
Optimizing module BmbUnburstify.
<suppressed ~11 debug messages>
Optimizing module BmbUnburstify_2.
<suppressed ~10 debug messages>
Optimizing module BmbDecoder_2.
<suppressed ~18 debug messages>
Optimizing module BmbClint.
<suppressed ~11 debug messages>
Optimizing module BmbGpio2.
<suppressed ~17 debug messages>
Optimizing module BmbUartCtrl.
<suppressed ~18 debug messages>
Optimizing module ICESugarProMinimal.
<suppressed ~27 debug messages>
Optimizing module top.
<suppressed ~2 debug messages>

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC.
Deleting now unused module BufferCC_1.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module StreamArbiter.
Deleting now unused module FlowCCByToggle.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module BufferCC_2.
Deleting now unused module BufferCC_3.
Deleting now unused module VexRiscv.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module BmbDecoder.
Deleting now unused module BufferCC_4.
Deleting now unused module BmbDecoder_1.
Deleting now unused module BmbOnChipRam.
Deleting now unused module BmbArbiter.
Deleting now unused module BmbUnburstify.
Deleting now unused module BmbUnburstify_2.
Deleting now unused module BmbDecoder_2.
Deleting now unused module BmbClint.
Deleting now unused module BmbGpio2.
Deleting now unused module BmbUartCtrl.
Deleting now unused module ICESugarProMinimal.
<suppressed ~29 debug messages>

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~86 debug messages>

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 454 unused cells and 4333 unused wires.
<suppressed ~755 debug messages>

4.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~759 debug messages>
Removed a total of 253 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5091: \u_saxon.system_cpu_dBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5089: \u_saxon.system_cpu_dBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5091: \u_saxon.system_cpu_dBus_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5089: \u_saxon.system_cpu_dBus_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5157: \u_saxon.system_cpu_iBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5155: \u_saxon.system_cpu_iBus_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\systemDebugger_1.$procmux$4889: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\systemDebugger_1.$procmux$4887: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'0
      Replacing known input bits on port A of cell $flatten\u_saxon.$procmux$5729: \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1 -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2520: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2642: \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter -> { 1'1 \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$4984.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$4990.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5135.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5135.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$4936.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5198.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3904.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3906.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3912.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3937.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3939.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3945.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3963.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4064.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4090.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4092.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4098.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4108.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4110.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4116.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4134.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4147.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4149.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4155.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4165.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4167.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4173.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4191.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4209.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4260.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4266.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4272.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4281.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4287.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4293.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4299.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4308.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4475.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4523.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4535.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4547.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4568.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4625.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4647.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4657.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4659.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4665.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4675.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4677.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4683.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4695.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4701.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4710.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4720.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4722.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4728.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4738.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4740.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4746.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4758.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4764.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4773.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2577.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2734.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2738.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2747.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2753.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2764.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2768.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2777.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2783.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2794.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2798.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2807.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2813.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2827.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2830.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2834.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2842.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2845.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2849.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2857.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2861.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2870.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2876.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2897.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2899.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2903.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2911.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2915.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2924.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2930.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2941.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2945.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2954.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2960.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2974.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2977.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2981.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2989.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2993.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3001.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3005.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3014.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3020.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3035.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3037.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3041.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3049.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3053.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3062.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3068.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3091.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3124.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3169.
    dead port 2/2 on $mux $flatten\u_saxon.\jtagBridge_1.$procmux$4845.
    dead port 1/2 on $mux $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procmux$2500.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5562.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5571.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5580.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5589.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5598.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5607.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$5622.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2238.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2387.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2396.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2399.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2399.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2399.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2399.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2408.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2408.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2408.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2408.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2418.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2420.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2426.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2204.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2206.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2213.
Removed 142 multiplexer ports.
<suppressed ~614 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4073: { $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4076_CMP $auto$opt_reduce.cc:134:opt_mux$6341 }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4137: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4194: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4219: $auto$opt_reduce.cc:134:opt_mux$6343
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4345: $auto$opt_reduce.cc:134:opt_mux$6345
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4349: { $auto$opt_reduce.cc:134:opt_mux$6347 $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7521$1108_Y }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4795:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5962$770_EN[31:0]$966 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2589:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:11162$1898_EN[21:0]$1911 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2600:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:11150$1897_EN[31:0]$1902 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3181:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:10482$1673_EN[7:0]$1702 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3190:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:10479$1672_EN[7:0]$1699 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3199:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:10476$1671_EN[7:0]$1696 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3208:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:10473$1670_EN[7:0]$1693 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3225:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:10455$1669_EN[21:0]$1680 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$4815: { $flatten\u_saxon.\jtagBridge_1.$procmux$4818_CMP $auto$opt_reduce.cc:134:opt_mux$6349 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$5029:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:3503$557_EN[7:0]$576 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$5038:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:3500$556_EN[7:0]$573 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$5047:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:3497$555_EN[7:0]$570 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$5056:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:3494$554_EN[7:0]$567 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$2486:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2429: { $auto$opt_reduce.cc:134:opt_mux$6351 $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2281_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$2486:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:9841$1986_EN[7:0]$1993 [0] }
  Optimizing cells in module \top.
Performed a total of 22 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~108 debug messages>
Removed a total of 36 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$6310 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_saxon.$procdff$6310 ($dff) from module top.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 450 unused wires.
<suppressed ~71 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~605 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$4852: { $flatten\u_saxon.\jtagBridge_1.$procmux$4866_CMP $auto$opt_reduce.cc:134:opt_mux$6357 $flatten\u_saxon.\jtagBridge_1.$procmux$4863_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$4862_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$4861_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$4859_CMP $auto$opt_reduce.cc:134:opt_mux$6355 $flatten\u_saxon.\jtagBridge_1.$procmux$4856_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$4855_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$4854_CMP $auto$opt_reduce.cc:134:opt_mux$6353 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2280: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2239_CMP $auto$opt_reduce.cc:134:opt_mux$6359 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2148: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2154_CMP $auto$opt_reduce.cc:134:opt_mux$6361 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~605 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_saxon.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5904
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2281_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2239_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2274_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2302_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
  found state code: 3'000
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2239_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2274_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2281_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2302_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2302_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2281_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2274_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2239_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'0---0-- ->      3'000 7'1000000
  transition:      3'000 7'0---1-- ->      3'001 7'1000001
  transition:      3'000 7'1------ ->      3'000 7'1000000
  transition:      3'100 7'0----0- ->      3'100 7'0000100
  transition:      3'100 7'0----10 ->      3'000 7'0000000
  transition:      3'100 7'00---11 ->      3'100 7'0000100
  transition:      3'100 7'01---11 ->      3'000 7'0000000
  transition:      3'100 7'1------ ->      3'000 7'0000000
  transition:      3'010 7'0----0- ->      3'010 7'0001010
  transition:      3'010 7'0--0-1- ->      3'010 7'0001010
  transition:      3'010 7'0--1-1- ->      3'100 7'0001100
  transition:      3'010 7'1------ ->      3'000 7'0001000
  transition:      3'001 7'0----0- ->      3'001 7'0010001
  transition:      3'001 7'0----10 ->      3'010 7'0010010
  transition:      3'001 7'0----11 ->      3'000 7'0010000
  transition:      3'001 7'1------ ->      3'000 7'0010000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$5888
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2149_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2154_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2157_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2194_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
  found state code: 3'000
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2149_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2154_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2157_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2194_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2194_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2157_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2154_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2149_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'0--0-- ->      3'000 7'1000000
  transition:      3'000 6'0--1-- ->      3'001 7'1000001
  transition:      3'000 6'1----- ->      3'000 7'1000000
  transition:      3'100 6'0---0- ->      3'100 7'0000100
  transition:      3'100 6'00--1- ->      3'100 7'0000100
  transition:      3'100 6'01--10 ->      3'000 7'0000000
  transition:      3'100 6'01--11 ->      3'001 7'0000001
  transition:      3'100 6'1----- ->      3'000 7'0000000
  transition:      3'010 6'0---0- ->      3'010 7'0010010
  transition:      3'010 6'0-0-1- ->      3'010 7'0010010
  transition:      3'010 6'0-1-1- ->      3'100 7'0010100
  transition:      3'010 6'1----- ->      3'000 7'0010000
  transition:      3'001 6'0---0- ->      3'001 7'0100001
  transition:      3'001 6'0---1- ->      3'010 7'0100010
  transition:      3'001 6'1----- ->      3'000 7'0100000

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$6368' from module `\top'.
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$6362' from module `\top'.
  Removing unused input signal \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125.

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 32 unused wires.
<suppressed ~33 debug messages>

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$6362' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$6368' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2194_CMP.

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$6362' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$6368' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$6362' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$6362 (\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
    1: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
    2: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2239_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2274_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2281_CMP
    3: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2302_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 4'1000
      1:     0 6'1-----   ->     0 4'1000
      2:     0 6'0--1--   ->     3 4'1000
      3:     1 6'0---10   ->     0 4'0000
      4:     1 6'01--11   ->     0 4'0000
      5:     1 6'1-----   ->     0 4'0000
      6:     1 6'00--11   ->     1 4'0000
      7:     1 6'0---0-   ->     1 4'0000
      8:     2 6'1-----   ->     0 4'0001
      9:     2 6'0-1-1-   ->     1 4'0001
     10:     2 6'0---0-   ->     2 4'0001
     11:     2 6'0-0-1-   ->     2 4'0001
     12:     3 6'0---11   ->     0 4'0010
     13:     3 6'1-----   ->     0 4'0010
     14:     3 6'0---10   ->     2 4'0010
     15:     3 6'0---0-   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$6368' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$6368 (\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
    1: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
    2: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
    3: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
    4: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2149_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2154_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2157_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 3'000
      1:     0 6'1-----   ->     0 3'000
      2:     0 6'0--1--   ->     3 3'000
      3:     1 6'01--10   ->     0 3'000
      4:     1 6'1-----   ->     0 3'000
      5:     1 6'0---0-   ->     1 3'000
      6:     1 6'00--1-   ->     1 3'000
      7:     1 6'01--11   ->     3 3'000
      8:     2 6'1-----   ->     0 3'010
      9:     2 6'0-1-1-   ->     1 3'010
     10:     2 6'0---0-   ->     2 3'010
     11:     2 6'0-0-1-   ->     2 3'010
     12:     3 6'1-----   ->     0 3'100
     13:     3 6'0---1-   ->     2 3'100
     14:     3 6'0---0-   ->     3 3'100

-------------------------------------

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$6362' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$6368' from module `\top'.

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2305.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2305.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2307.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2307.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2309.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2416.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2416.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2424.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2424.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2429.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$2220.
Removed 11 multiplexer ports.
<suppressed ~603 debug messages>

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$6326 ($dff) from module top (D = $procmux$5864_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6486 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$6325 ($dff) from module top (D = $procmux$5870_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6488 ($sdff) from module top (D = $add$./top.v:86$227_Y, Q = \counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$5911 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:9919$2028_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$5910 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$2457_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6491 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$5909 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$5908 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$5890 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$logic_and$./ICESugarProMinimal.v:11768$2107_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx._zz_io_txd, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$5889 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11674$2094_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$5883 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$5882 ($dff) from module top (D = \serial_rx, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5905 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2314_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5903 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2365_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6510 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11476$2066_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5902 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_tick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5901 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$logic_or$./ICESugarProMinimal.v:11470$2065_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5900 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2373_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$6514 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5899 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$2378_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$6516 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$5894 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$or$./ICESugarProMinimal.v:0$2087_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$5907 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tick, Q = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$5906 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033_Y [11:6] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033_Y [4] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033_Y [2] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033_Y [0] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [11:6] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [4] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [2] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [0] }, rval = 9'000000000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$5906 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$2437_Y [5] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$2437_Y [3] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$2437_Y [1] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [5] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [3] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [1] }, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$5911 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$eq$./ICESugarProMinimal.v:9919$2028_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$5910 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$2457_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6527 ($sdff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$5909 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$5908 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6287 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5507_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_doBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6286 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5516_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_breakDetected, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6285 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5525_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6533 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5525_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6284 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5534_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6541 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5534_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6283 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5541_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6549 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6282 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5548_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6553 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6281 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5553_Y, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6557 ($sdff) from module top (D = \u_saxon.system_uartA_logic.io_bus_cmd_valid, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6279 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6278 ($dff) from module top (D = { 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [28:24] 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [20:15] 5'00000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [9:0] }, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top (D = { \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_full \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ptrDif \u_saxon.system_uartA_logic._zz_busCtrl_rsp_payload_fragment_data [4:1] \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_pop_valid }, Q = { \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [28:24] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [20:17] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [15] }, rval = 10'0000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$6560 ($dffe) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_logic_ram_port0 [7:2], Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [7:2], rval = 6'000000).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6277 ($dff) from module top (D = 1'0, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6563 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$6276 ($dff) from module top (D = 1'1, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$6564 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$6212 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol3$./ICESugarProMinimal.v:3488$563_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$6211 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol2$./ICESugarProMinimal.v:3487$562_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$6210 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol1$./ICESugarProMinimal.v:3486$561_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$6209 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol0$./ICESugarProMinimal.v:3485$560_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$6196 ($dff) from module top (D = \u_saxon.system_ramA_logic.io_bus_cmd_fire, Q = \u_saxon.system_ramA_logic.io_bus_cmd_valid_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$6195 ($dff) from module top (D = \u_saxon.system_cpu_dBus_unburstify_1.cmdContext_context, Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [2], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$5918 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procmux$2502_Y, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6571 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.locked).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6572 ($sdffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$5917 ($dff) from module top (D = \u_saxon.system_cpu_iBus_unburstify.io_output_cmd_ready, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$procdff$5916 ($dff) from module top (D = \u_saxon.system_cpu_dBus_unburstify_1.io_output_cmd_ready, Q = \u_saxon.system_ramA_ctrl_arbiter.memory_arbiter.maskLocked_0).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6275 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5391_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6575 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6274 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5398_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6579 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6273 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5405_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6583 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6272 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5412_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6587 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6271 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5419_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6591 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6270 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5426_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6595 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6269 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5433_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6599 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6268 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5440_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6603 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6267 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5445_Y, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6607 ($sdff) from module top (D = \u_saxon.system_gpioA_logic.io_bus_cmd_valid, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6266 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_7).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6265 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_6).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6264 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_5).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6263 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_4).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6262 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_3).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6261 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6260 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_1).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6259 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6255 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6254 ($dff) from module top (D = { 24'000000000000000000000000 \u_saxon.system_gpioA_logic.mapper_rsp_payload_fragment_data [7:0] }, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$6634 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6253 ($dff) from module top (D = 1'0, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6635 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$6252 ($dff) from module top (D = 1'1, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$6636 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$6000 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol3$./ICESugarProMinimal.v:10467$1689_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5999 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol2$./ICESugarProMinimal.v:10466$1688_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5998 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol1$./ICESugarProMinimal.v:10465$1687_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5997 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol0$./ICESugarProMinimal.v:10464$1686_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5983 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5982 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayHits, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5981 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$ne$./ICESugarProMinimal.v:10980$1881_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5980 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5979 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5978 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read }, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5976 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_tagsReadRsp_valid [1], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5973 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6648 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5972 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6649 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5970 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$6650 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5969 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$6651 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5968 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6652 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5967 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$opt_dff.cc:764:run$6653 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_mmuBus_rsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5966 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5964 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5963 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5962 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5961 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6659 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5960 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5958 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5957 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5956 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_execute_address [11:5], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.tagsReadCmd_payload_regNextWhen).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5949 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2616_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6664 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6665 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5948 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2621_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6668 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_or$./ICESugarProMinimal.v:11039$1896_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5947 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$6670 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5946 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_valueNext, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5945 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2633_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6674 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5944 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_and$./ICESugarProMinimal.v:11017$1895_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5943 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2642_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6679 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:11014$1883_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5942 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2651_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6681 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2651_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$5941 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2656_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6689 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5937 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$memrd$\banks_0$./ICESugarProMinimal.v:11156$1907_DATA, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5933 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2526_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6692 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11280$1955_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5932 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2531_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6696 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5931 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2540_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$6698 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2540_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5930 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2549_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5929 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2556_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6703 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2556_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5927 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2520_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6707 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11293$1957_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$5926 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6159 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3632_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$6710 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3632_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6157 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exception, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6156 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3647_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6723 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6155 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3656_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6731 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6154 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3665_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6739 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6153 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3587_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6152 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:9210$1629_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6151 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3603_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6150 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3609_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6149 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6148 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3674_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6760 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6147 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3681_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6764 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [7], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6146 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3688_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6768 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [11], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6145 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3703_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6144 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3718_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6143 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3733_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6142 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackWrites_valid, Q = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6141 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8351$1299_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6134 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3778_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6781 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3778_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6133 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3783_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6787 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:9141$1619_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6132 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3794_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6131 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3803_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6792 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3803_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6130 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3810_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6796 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3810_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6129 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3817_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6802 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3817_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6126 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3831_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$6806 ($sdff) from module top (D = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $auto$opt_dff.cc:702:run$6806 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [31:12], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding EN signal on $auto$opt_dff.cc:702:run$6806 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6807 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6125 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3838_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6818 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3838_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6124 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3845_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6822 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3845_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6123 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3852_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6826 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3852_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6121 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9630$1658_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6120 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9627$1657_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6119 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9624$1656_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6118 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9621$1655_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6117 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9618$1654_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6116 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9615$1653_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6115 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_MUL_LOW, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6114 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6837 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6113 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_BRANCH_DO, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6112 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6111 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6110 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6109 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6108 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6107 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6106 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2_1, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6105 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6104 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6103 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6102 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_DO_EBREAK, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6100 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_CSR_WRITE_OPCODE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6099 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6098 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC2_FORCE_ZERO, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6097 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6096 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS1, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6095 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6094 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6093 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6092 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_CSR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6091 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_7 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6090 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6089 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6088 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6087 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6086 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6085 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6084 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6083 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6082 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_13 \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SHIFT_CTRL [0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6081 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_25 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_27 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6080 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6079 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_MANAGMENT, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6078 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6077 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6076 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6075 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6074 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6073 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_EXECUTE_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6072 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6071 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6070 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$6880 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_71, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6069 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC2_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_89 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6068 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_94 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_100 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6067 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6066 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6065 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6064 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_USE_SUB_LESS, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6063 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC1_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_125 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6058 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6057 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6056 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6055 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6054 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6053 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6052 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6051 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3485_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$6900 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$6903 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$6903 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6050 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3493_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$6908 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [1:0], rval = 2'11).
Adding SRST signal on $auto$opt_dff.cc:764:run$6908 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3489_Y [2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [2], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$6908 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3491_Y [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [3], rval = 1'1).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$6911 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$6911 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6049 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6048 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6045 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mtval).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6044 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_trapCause, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6043 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_not$./ICESugarProMinimal.v:9408$1652_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6036 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_memory_DivPlugin_div_result_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6035 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3539_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6936 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6034 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:9368$1647_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6033 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3335_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6033 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$6940 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$6939 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_stage_0_outRemainder, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6032 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9367$1638_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6031 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635_Y [32], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6031 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6030 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6955 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6028 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_isRvc, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6027 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6022 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6019 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6015 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3244_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6964 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3238_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6014 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3249_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6970 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6013 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3264_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6012 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3277_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_godmode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6011 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3286_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6974 ($sdff) from module top (D = \u_saxon.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6010 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3307_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6009 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3320_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6979 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3314_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$6008 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:9724$1663_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$6221 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5159_Y, Q = \u_saxon.system_cpu_iBus_unburstify.buffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$6220 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5149_Y, Q = \u_saxon.system_cpu_iBus_unburstify.buffer_beat, rval = 3'111).
Adding EN signal on $auto$opt_dff.cc:702:run$6987 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:3062$515_Y, Q = \u_saxon.system_cpu_iBus_unburstify.buffer_beat).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$6219 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145_Y [4:0], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [4:0], rval = 5'00000).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$6219 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address [31:12], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_unburstify.$procdff$6219 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_unburstify.$0\buffer_address[31:0] [11:5], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [11:5]).
Adding EN signal on $auto$opt_dff.cc:702:run$6989 ($sdff) from module top (D = \u_saxon.system_cpu_iBus_unburstify.buffer_addressIncr [4:0], Q = \u_saxon.system_cpu_iBus_unburstify.buffer_address [4:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$6184 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$4924_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$6995 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$4924_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$6183 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3969$710_Y, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_cpu_iBus_decoder.$procdff$6180 ($dff) from module top (D = \u_saxon.system_cpu_iBus_decoder.logic_hitsS0_0, Q = \u_saxon.system_cpu_iBus_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$6217 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5093_Y, Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$6215 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$0\buffer_beat[2:0], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$6214 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [31:12], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procdff$6214 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$6217 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5093_Y, Q = \u_saxon.system_cpu_dBus_unburstify.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$6215 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$0\buffer_beat[2:0], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$6214 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [31:12], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_unburstify.$procdff$6214 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$6193 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$4969_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7017 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$4969_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$6192 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3769$662_Y, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$6190 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$6189 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$6188 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_1, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_dBus_decoder.$procdff$6187 ($dff) from module top (D = \u_saxon.system_cpu_dBus_decoder.logic_hitsS0_0, Q = \u_saxon.system_cpu_dBus_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$6251 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$5327_Y, Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7026 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$6250 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:2474$410_Y, Q = \u_saxon.system_clint_logic.logic_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$6249 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$5332_Y, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7031 ($sdff) from module top (D = \u_saxon.system_clint_logic.io_bus_cmd_valid, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$6247 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [31:0]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$6247 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [63:32]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$6246 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$6245 ($dff) from module top (D = \u_saxon.system_clint_logic.factory_rsp_payload_fragment_data, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$6244 ($dff) from module top (D = 1'0, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$7041 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$6243 ($dff) from module top (D = 1'1, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$7042 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6242 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5247_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7043 ($sdff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5247_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6241 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:2839$483_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6240 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5252_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7050 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6239 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6237 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6236 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6235 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6234 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6233 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6232 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6231 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6230 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6229 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6228 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6226 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6224 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6223 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$6222 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$6179 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$4882_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7067 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$4880_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$6178 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$4893_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7075 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$4891_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$6177 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$4902_Y, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7079 ($sdff) from module top (D = 1'1, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$6176 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$6175 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$5925 ($dff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_bypass, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$5924 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$5923 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./ICESugarProMinimal.v:10199$1960_Y, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$5922 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$5921 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$5919 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_valid, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6174 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [31:5] \u_saxon.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_saxon.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6173 ($dff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$7098 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6172 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4828_Y, Q = \u_saxon.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$7099 ($sdff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6171 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4805_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6168 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4811_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$7106 ($sdff) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6166 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$6165 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4820_Y, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$7113 ($sdff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction).
Adding SRST signal on $flatten\u_saxon.$procdff$6322 ($dff) from module top (D = $flatten\u_saxon.$procmux$5755_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7115 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:1496$290_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$6320 ($dff) from module top (D = $flatten\u_saxon.$procmux$5751_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7117 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:1506$292_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$6318 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire, Q = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$6317 ($dff) from module top (D = $flatten\u_saxon.$procmux$5719_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7120 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold).
Adding SRST signal on $flatten\u_saxon.$procdff$6316 ($dff) from module top (D = \u_saxon.system_plic_logic_bridge_coherencyStall_valueNext, Q = \u_saxon.system_plic_logic_bridge_coherencyStall_value, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$6315 ($dff) from module top (D = $flatten\u_saxon.$procmux$5724_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7125 ($sdff) from module top (D = $flatten\u_saxon.$logic_and$./ICESugarProMinimal.v:1551$297_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2).
Adding SRST signal on $flatten\u_saxon.$procdff$6314 ($dff) from module top (D = $flatten\u_saxon.$procmux$5729_Y, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$6313 ($dff) from module top (D = $flatten\u_saxon.$procmux$5736_Y, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7132 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$6312 ($dff) from module top (D = $flatten\u_saxon.$procmux$5743_Y, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7134 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_mem_cmd_valid, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid).
Adding EN signal on $flatten\u_saxon.$procdff$6309 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$6308 ($dff) from module top (D = { 30'000000000000000000000000000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [1:0] }, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data).
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$7137 ($dffe) from module top (D = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [1:0], rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$6307 ($dff) from module top (D = 1'0, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$7139 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$6306 ($dff) from module top (D = 1'1, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$7140 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$6305 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_context, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$6304 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_data, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$6303 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode).
Adding SRST signal on $auto$opt_dff.cc:764:run$7143 ($dffe) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$6301 ($dff) from module top (D = { \u_saxon.system_cpu_dBus_unburstify.cmdContext_context \u_saxon.system_cpu_dBus_unburstify.cmdContext_last \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode }, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$6299 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$6297 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$6296 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$6295 ($dff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$7149 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$6294 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_context, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$6293 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$6292 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$6291 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$6290 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress [31:5] \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_address [4:0] }, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$6289 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$6288 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$7156 ($dffe) from module top.

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 466 unused cells and 483 unused wires.
<suppressed ~477 debug messages>

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~57 debug messages>

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7943$1230.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7943$1230.
Removed 2 multiplexer ports.
<suppressed ~363 debug messages>

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$6923: { \u_saxon.system_cpu_logic_cpu.when_CsrPlugin_l1019 \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5297: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5302: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5266: { }
  Optimizing cells in module \top.
Performed a total of 4 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$7066 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$6927 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [1:0], rval = 2'11).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6709 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6645 ($dffe) from module top.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 54 unused wires.
<suppressed ~5 debug messages>

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~361 debug messages>

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.14.30. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol0$./ICESugarProMinimal.v:0$605 (u_saxon.system_ramA_logic.ram_symbol0).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol1$./ICESugarProMinimal.v:0$606 (u_saxon.system_ramA_logic.ram_symbol1).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol2$./ICESugarProMinimal.v:0$607 (u_saxon.system_ramA_logic.ram_symbol2).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol3$./ICESugarProMinimal.v:0$608 (u_saxon.system_ramA_logic.ram_symbol3).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6387 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6398 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6469 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6465 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6383 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6545 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6456 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6537 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6474 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6482 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6814 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7069 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7011 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$7003 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6992 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6452 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6437 ($eq).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$5521 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$5523 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$5530 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$5532 ($mux).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$5542_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$5563_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11476$2066 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:11533$2072 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11539$2073 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$shl$./ICESugarProMinimal.v:0$2084 ($shl).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6428 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11674$2094 ($add).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6419 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11774$2109 ($add).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6411 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$6406 ($eq).
Removed top 6 bits (of 12) from mux cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$2437 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033 ($sub).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$2492 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$2489 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$2492 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$2489 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003 ($add).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$5352_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$5392_CMP0 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:2463$405 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:2464$407 ($eq).
Removed top 63 bits (of 64) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:2474$410 ($add).
Removed top 7 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:2754$436 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:2839$483 ($sub).
Removed cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5245 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5289_CMP0 ($eq).
Removed top 2 bits (of 24) from FF cell top.$auto$opt_dff.cc:764:run$7064 ($dffe).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$eq$./ICESugarProMinimal.v:2945$487 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:3062$515 ($sub).
Removed top 7 bits (of 12) from mux cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5201 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$eq$./ICESugarProMinimal.v:3291$518 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:3420$547 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5077 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5081 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$procmux$5138 ($mux).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$7005 ($dffe).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:10129$1981 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:10128$1980 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$ternary$./ICESugarProMinimal.v:10127$1979 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:10113$1966 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$eq$./ICESugarProMinimal.v:3291$518 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:3420$547 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5077 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5081 ($mux).
Removed top 8 bits (of 30) from mux cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$procmux$5138 ($mux).
Removed top 8 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$7013 ($dffe).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5032 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5035 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5041 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5044 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5050 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5053 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5059 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$5062 ($mux).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3769$662 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3795$665 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$procmux$4967 ($mux).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3969$710 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3991$713 ($sub).
Removed cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$procmux$4922 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:4055$725 ($add).
Removed cell top.$flatten\u_saxon.\systemDebugger_1.$procmux$4878 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4252$732 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4255$733 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4264$736 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4276$740 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4282$742 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4285$743 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4288$744 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4294$746 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:4332$749 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:4334$750 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:4341$754 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:4343$756 ($eq).
Removed cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4803 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4817_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4818_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4861_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4862_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4863_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4866_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$4867_CMP0 ($eq).
Removed top 19 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5730$772 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5730$772 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5730$772 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sshr$./ICESugarProMinimal.v:5739$776 ($sshr).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5744$780 ($sub).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5756$782 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5757$783 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5766$789 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5781$794 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5781$794 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5781$794 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5791$797 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5791$797 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5791$797 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5792$798 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5797$799 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5799$800 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5799$801 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5800$803 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5801$804 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5801$805 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5801$806 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5801$808 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5801$809 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5801$810 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5803$811 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5805$812 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5805$813 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5806$815 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5807$816 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5807$818 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5807$820 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5807$821 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5807$822 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5811$825 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5812$827 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5813$829 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5814$830 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5826$834 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5828$835 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5828$836 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5829$837 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5829$838 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5830$839 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5830$840 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5831$841 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5831$842 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5836$847 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5836$848 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5837$849 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5837$850 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5838$852 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5838$853 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5840$858 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5842$859 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5844$860 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5844$861 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5845$863 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5846$864 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5846$865 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5847$866 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5847$867 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5848$868 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5848$869 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5849$870 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5855$874 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5857$875 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5857$876 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5858$877 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5858$878 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5859$879 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5859$880 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5860$881 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5860$882 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5863$887 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5870$893 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5870$894 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5871$895 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5876$899 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5878$900 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5880$901 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5888$904 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5890$905 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5890$906 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5891$907 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5891$908 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5892$909 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5894$910 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5894$911 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5895$912 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5896$913 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5897$914 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5897$915 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5898$916 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5900$917 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5900$918 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5903$920 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5910$923 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5912$924 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5917$926 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5917$927 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5918$928 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5918$929 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5919$930 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5923$933 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5925$934 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5925$935 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5932$941 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5934$942 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5934$943 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5935$944 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5935$945 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5938$948 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5939$949 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5939$950 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5940$951 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5942$953 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5946$955 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5948$956 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5950$957 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:5952$959 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:5953$960 ($and).
Removed top 1 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:6783$973 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:6783$973 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6787$976 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6787$976 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6788$977 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6788$977 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6789$978 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6789$978 ($mul).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:6797$985 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:6989$1002 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:6989$1003 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:6989$1004 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:6989$1005 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:6989$1006 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:6989$1007 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:6989$1008 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:6989$1009 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:6989$1010 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7380$1060 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7413$1068 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7518$1102 ($eq).
Removed top 3 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103 ($mux).
Removed top 1 bits (of 7) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1104 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1113 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1115 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1116 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:7744$1171 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8049$1244 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8049$1245 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8050$1246 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8051$1248 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8051$1249 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8052$1250 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8052$1251 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8054$1256 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8054$1258 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8054$1259 ($eq).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8054$1261 ($and).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8054$1262 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8252$1285 ($eq).
Removed top 14 bits (of 66) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8325$1292 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8325$1292 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8325$1292 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8351$1299 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8365$1308 ($sub).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8710$1402 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8713$1404 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8713$1406 ($eq).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:9063$1604 ($or).
Removed top 20 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:9063$1604 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:9063$1604 ($or).
Removed top 20 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:9063$1605 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:9063$1606 ($or).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9367$1638 ($add).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9615$1653 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9618$1654 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9621$1655 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9624$1656 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9627$1657 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9630$1658 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3236 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3312 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3327 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3489 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3491 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3497 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3503 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3545 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3547 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3563 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3634 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3636_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3637_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3638_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3639 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3776 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3801 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3808 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3815 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3836 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3843 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3850 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3905_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3966 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4080_CMP0 ($eq).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$6839 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4217_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4228_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4232_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4237_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4241_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4254_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4270 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4275 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4324 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4356_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4364_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4365_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4366_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4367_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4368_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4369_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4370_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4371_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4372_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4373_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4379 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4409 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4445 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4646_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4787_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4792_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4798 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4801 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$6958 ($ne).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$6890 ($dffe).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2606 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2603 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2595 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2592 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2554 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$2538 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11293$1957 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11280$1955 ($add).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3231 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3228 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3214 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3211 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3205 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3202 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3196 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3193 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3187 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3184 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3163 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3151 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3148 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3145 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3139 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3133 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3130 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3112 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3106 ($mux).
Removed top 7 bits (of 10) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3103 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3100 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3094 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$2649 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:11014$1883 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$eq$./ICESugarProMinimal.v:10980$1875 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:10912$1867 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$5822_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$5821_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$5820_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:1506$292 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:1496$290 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.$lt$./ICESugarProMinimal.v:1290$279 ($lt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:2659$413 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:2942$486 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:3288$517 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:3288$517 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_dBus_decoder.$add$./ICESugarProMinimal.v:3639$610 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_cpu_iBus_decoder.$add$./ICESugarProMinimal.v:3890$667 ($add).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$6990 ($dffe).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:5791$796 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:5791$796 ($not).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5792$798 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5792$798 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$6840 ($dffe).
Removed top 1 bits (of 33) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9366$1634 ($mux).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$6891 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:6787$976 ($mul).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:9366$1633 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:9366$1633 ($not).
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4252$732_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4264$736_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4276$740_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4282$742_Y.
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_dBus_unburstify.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_dBus_unburstify_1.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_iBus_unburstify.$0\buffer_address[31:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635_Y.
Removed top 1 bits (of 2) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:5791$796_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:9366$1633_Y.
Removed top 19 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:9063$1604_Y.
Removed top 1 bits (of 7) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1104_Y.
Removed top 4 bits (of 5) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1113_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1115_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1116_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9366$1634_Y.
Removed top 6 bits (of 12) from wire top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$2437_Y.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 93 unused wires.
<suppressed ~2 debug messages>

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    Found 1 candidates: $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961
    Analyzing resource sharing with $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961 ($memrd):
      Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5959$962: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Size of SAT problem: 11 cells, 363 variables, 1590 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 14'10011011011110
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:5958$961 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$292b3e174da7f1628d8ec53abb896e9687bb21ee\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~118 debug messages>

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~295 debug messages>

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1330$286 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1496$290 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1506$292 ($add).
  creating $macc model for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:4055$725 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:2659$413 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:2839$483 ($sub).
  creating $macc model for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:2474$410 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$add$./ICESugarProMinimal.v:3639$610 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3769$662 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3795$665 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:3288$517 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:3420$547 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:3288$517 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:3420$547 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$add$./ICESugarProMinimal.v:3890$667 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3969$710 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3991$713 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:2942$486 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:3062$515 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5730$772 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5762$785 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5763$786 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5781$794 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:6783$973 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7380$1060 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7413$1068 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7784$1179 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8325$1292 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8351$1299 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8582$1359 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9367$1638 ($add).
  creating $macc model for $add$./top.v:86$227 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5744$780 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5792$798 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8365$1308 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11280$1955 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11293$1957 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:10912$1867 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:11014$1883 ($add).
  creating $macc model for $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:10113$1966 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:1728$302 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:9907$2023 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11476$2066 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11539$2073 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:11533$2072 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11674$2094 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11774$2109 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:9907$2023 ($sub).
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5730$772 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:6783$973.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5763$786 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5762$785.
  merging $macc model for $flatten\u_saxon.\system_cpu_iBus_decoder.$add$./ICESugarProMinimal.v:3890$667 into $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3969$710.
  merging $macc model for $flatten\u_saxon.\system_cpu_dBus_decoder.$add$./ICESugarProMinimal.v:3639$610 into $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3769$662.
  merging $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:2659$413 into $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:2839$483.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:11533$2072.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11539$2073.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11476$2066.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:9907$2023.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:1728$302.
  creating $alu model for $macc $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:10113$1966.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:11014$1883.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:10912$1867.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11293$1957.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11280$1955.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8365$1308.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5792$798.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5744$780.
  creating $alu model for $macc $add$./top.v:86$227.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9367$1638.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8582$1359.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8351$1299.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8325$1292.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7784$1179.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7413$1068.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7380$1060.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5781$794.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11774$2109.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11674$2094.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:3062$515.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:2942$486.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3991$713.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:3420$547.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:3288$517.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:3420$547.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:3288$517.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3795$665.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009.
  creating $alu model for $macc $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:2474$410.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:9907$2023.
  creating $alu model for $macc $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:4055$725.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:1506$292.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:1496$290.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:1330$286.
  creating $macc cell for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3969$710: $auto$alumacc.cc:365:replace_macc$7190
  creating $macc cell for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3769$662: $auto$alumacc.cc:365:replace_macc$7191
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:6783$973: $auto$alumacc.cc:365:replace_macc$7192
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5762$785: $auto$alumacc.cc:365:replace_macc$7193
  creating $macc cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:2839$483: $auto$alumacc.cc:365:replace_macc$7194
  creating $alu model for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:2494$412 ($le): new $alu
  creating $alu model for $lt$./top.v:85$226 ($lt): new $alu
  creating $alu cell for $lt$./top.v:85$226: $auto$alumacc.cc:485:replace_alu$7197
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:2494$412: $auto$alumacc.cc:485:replace_alu$7202
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1330$286: $auto$alumacc.cc:485:replace_alu$7215
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1496$290: $auto$alumacc.cc:485:replace_alu$7218
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:1506$292: $auto$alumacc.cc:485:replace_alu$7221
  creating $alu cell for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:4055$725: $auto$alumacc.cc:485:replace_alu$7224
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:9907$2023: $auto$alumacc.cc:485:replace_alu$7227
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:2474$410: $auto$alumacc.cc:485:replace_alu$7230
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009: $auto$alumacc.cc:485:replace_alu$7233
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_decoder.$sub$./ICESugarProMinimal.v:3795$665: $auto$alumacc.cc:485:replace_alu$7236
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify.$add$./ICESugarProMinimal.v:3288$517: $auto$alumacc.cc:485:replace_alu$7239
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify.$sub$./ICESugarProMinimal.v:3420$547: $auto$alumacc.cc:485:replace_alu$7242
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$add$./ICESugarProMinimal.v:3288$517: $auto$alumacc.cc:485:replace_alu$7245
  creating $alu cell for $flatten\u_saxon.\system_cpu_dBus_unburstify_1.$sub$./ICESugarProMinimal.v:3420$547: $auto$alumacc.cc:485:replace_alu$7248
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003: $auto$alumacc.cc:485:replace_alu$7251
  creating $alu cell for $flatten\u_saxon.\system_cpu_iBus_decoder.$sub$./ICESugarProMinimal.v:3991$713: $auto$alumacc.cc:485:replace_alu$7254
  creating $alu cell for $flatten\u_saxon.\system_cpu_iBus_unburstify.$add$./ICESugarProMinimal.v:2942$486: $auto$alumacc.cc:485:replace_alu$7257
  creating $alu cell for $flatten\u_saxon.\system_cpu_iBus_unburstify.$sub$./ICESugarProMinimal.v:3062$515: $auto$alumacc.cc:485:replace_alu$7260
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11674$2094: $auto$alumacc.cc:485:replace_alu$7263
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:11774$2109: $auto$alumacc.cc:485:replace_alu$7266
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:5781$794: $auto$alumacc.cc:485:replace_alu$7269
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7380$1060: $auto$alumacc.cc:485:replace_alu$7272
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7413$1068: $auto$alumacc.cc:485:replace_alu$7275
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7784$1179: $auto$alumacc.cc:485:replace_alu$7278
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8325$1292: $auto$alumacc.cc:485:replace_alu$7281
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8351$1299: $auto$alumacc.cc:485:replace_alu$7284
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8582$1359: $auto$alumacc.cc:485:replace_alu$7287
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9366$1635: $auto$alumacc.cc:485:replace_alu$7290
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9367$1638: $auto$alumacc.cc:485:replace_alu$7293
  creating $alu cell for $add$./top.v:86$227: $auto$alumacc.cc:485:replace_alu$7296
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5744$780: $auto$alumacc.cc:485:replace_alu$7299
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:5792$798: $auto$alumacc.cc:485:replace_alu$7302
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8365$1308: $auto$alumacc.cc:485:replace_alu$7305
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11280$1955: $auto$alumacc.cc:485:replace_alu$7308
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:11293$1957: $auto$alumacc.cc:485:replace_alu$7311
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:10912$1867: $auto$alumacc.cc:485:replace_alu$7314
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:11014$1883: $auto$alumacc.cc:485:replace_alu$7317
  creating $alu cell for $flatten\u_saxon.\system_ramA_ctrl_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:10113$1966: $auto$alumacc.cc:485:replace_alu$7320
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:1728$302: $auto$alumacc.cc:485:replace_alu$7323
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9869$2003: $auto$alumacc.cc:485:replace_alu$7326
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:9892$2009: $auto$alumacc.cc:485:replace_alu$7329
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:9907$2023: $auto$alumacc.cc:485:replace_alu$7332
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:10051$2033: $auto$alumacc.cc:485:replace_alu$7335
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11476$2066: $auto$alumacc.cc:485:replace_alu$7338
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:11539$2073: $auto$alumacc.cc:485:replace_alu$7341
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:11533$2072: $auto$alumacc.cc:485:replace_alu$7344
  created 46 $alu and 5 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~331 debug messages>

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$7105 ($dffe) from module top (D = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 6 unused cells and 40 unused wires.
<suppressed ~11 debug messages>

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~331 debug messages>

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': merged address FF to cell.

4.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 11 unused cells and 123 unused wires.
<suppressed ~12 debug messages>

4.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile by address:

4.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.1.0.0
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_ramA_logic.ram_symbol0:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol0.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol0.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol0.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol0.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol0.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol1:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol1.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol1.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol1.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol1.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol1.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol2:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol2.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol2.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol2.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol2.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol2.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol3:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port A1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol3.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol3.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol3.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol3.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol3.7.0.0
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$97ecc38aa63f201beb8f843ac9232641831a85ed\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5fccbdefd1cc8a8d4fb22a127362744e2559777a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5069dbcdcb6555559ed12c5a721eeb5beea4c817\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$5923ee6b7bc44dee21d1c4e05ef14a53279b87c5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$58a742561cb78c03eb494ed01eec1c23df73b1ec\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6a4606de50abe9df620fd26072fd50461ca6687d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$7b0acd83d7717d70980809b1fa0626b0be768fc2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ec1b193103f22c794c83e23fc09eb8f67761f48b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$243859cb64ad19114e1460d1325e16383331ca92\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ca704029702301dcbd4d20582f7ac25a6d479fc1\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$620c60a18b8c69eb0008c4d8e8b13118a05791be\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$366340d7eaba56ba31b62435fa9a65ca21459eeb\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1ce03a5e69c00c5e59b5e22dc0f46780a1e697bd\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$bfa0734bb7412a9fb04e16486d21eed1eb8e29a8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4c6bce78ed453fa1bcfc3cd9d306abcf11b35b7c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$899d0bee630d4be7b258f04048c37c104771331d\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$99ec9e64adeba9547867f1f19787f7ea08529634\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6b864fef74ef99a4fc8dcfe2bfab0f60559e741b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3e0a38f8c700ba7ee1c2f4017d68524114b9f33f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f7cc4bbd6c3fed09d74cc83c862c1b0ea0dee5a0\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1f12ed6786cb172b6bafbcbcc7a5b7d3a36ad119\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d629d33d39a8297bb13514976b94cfd60cb814a8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$cd1cf961176c191063d880fc40f23e163cba1bb3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$550e5b4e8c3d0bba6c50255be0f69e94a7d0f70b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3888a591459e668b68f77dc28406cea9724df837\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f5697b7b638efb01c04f9a5e8d53f5fe0c8dce15\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9626c27ca31f9af54f2ff96aa2c7f53a5d364ef6\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$471fccdafb876173422db1e0fb515c7617a69a6e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ec353534151fee04840be1b665e82eb4c80f020c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$be69ad9318ec20ce75468b03facef78f3e304a1e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1146ae3b151ae7e25f9259179d50cc2f86667bfa\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$51796d97ef938c7c488e11111dd1744f4d67a268\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~835 debug messages>

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk25.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted addr FF from read port 1 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.1
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.1.0.0
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \clk25.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk25.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.1.0.0

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~50 debug messages>

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~949 debug messages>

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$7485 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$7478, Q = $auto$memory_bram.cc:995:replace_memory$7484, rval = 4'0000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$7514 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$7507, Q = $auto$memory_bram.cc:995:replace_memory$7513, rval = 4'0000).
Adding SRST signal on $auto$opt_dff.cc:764:run$7147 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_dBus_unburstify.$2\io_output_cmd_payload_fragment_address[1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$7112 ($dffe) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:764:run$6817 ($sdffe) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 23 unused cells and 1022 unused wires.
<suppressed ~24 debug messages>

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8 debug messages>

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$7016 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [1:0], Q = \u_saxon.system_cpu_dBus_unburstify.buffer_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$7008 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [1:0], Q = \u_saxon.system_cpu_dBus_unburstify_1.buffer_address [1:0], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$6994 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$6994 ($sdffe) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$7506 ($dff) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$7477 ($dff) from module top.

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 1 unused wires.
<suppressed ~3 debug messages>

4.31.10. Rerunning OPT passes. (Removed registers in this run.)

4.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.31.15. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4336: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~322 debug messages>

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$8191: { $auto$opt_dff.cc:217:make_patterns_logic$6813 \u_saxon.system_cpu_logic_cpu.when_Fetcher_l158 $auto$opt_dff.cc:217:make_patterns_logic$8188 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4249$731:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4249$731_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4249$731_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4249$731_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4252$732:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$7158 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$7158 [0]
      New connections: $auto$wreduce.cc:454:run$7158 [1] = $auto$wreduce.cc:454:run$7158 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735_Y [3] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735_Y [1] }
      New connections: { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735_Y [2] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735_Y [0] } = { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4261$735_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4267$737:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4267$737_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4267$737_Y [3:2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4267$737_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4273$739:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4273$739_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4273$739_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4273$739_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4276$740:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$7160 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$7160 [2] $auto$wreduce.cc:454:run$7160 [0] }
      New connections: $auto$wreduce.cc:454:run$7160 [1] = $auto$wreduce.cc:454:run$7160 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4282$742:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$7161 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$7161 [1]
      New connections: $auto$wreduce.cc:454:run$7161 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4288$744:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4288$744_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4288$744_Y [2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:4288$744_Y [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145:
      Old ports: A={ \u_saxon.system_cpu_iBus_unburstify.buffer_address [4:2] 2'00 }, B={ \u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [4:2] 2'00 }, Y=$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145_Y [4:0]
      New ports: A=\u_saxon.system_cpu_iBus_unburstify.buffer_address [4:2], B=\u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [4:2], Y=$flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145_Y [4:2]
      New connections: $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4061:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [19:0] }, B={ 29'00000000000000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4253:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [7:0] = \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4258:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4320:
      Old ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF
      New ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [31:8], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:8] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [7:0] = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4409:
      Old ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7380$1060_Y [11:2] 2'00 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:0]
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:7380$1060_Y [11:2] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5747$781:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5756$782:
      Old ports: A=2'01, B=2'11, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5757$783:
      Old ports: A=2'00, B=2'10, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:5759$784:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [28:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 1'0 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20:12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [2] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [23:21] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [11:3] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [1:0] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1104:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:454:run$7171 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$7171 [5]
      New connections: $auto$wreduce.cc:454:run$7171 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1107:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] }, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1107_Y
      New ports: A=2'01, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1107_Y [4:3]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1107_Y [2:0] = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110:
      Old ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:7521$1109_Y 5'00000 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:7521$1109_Y 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [6] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [4:1] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1115:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1114_Y 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:454:run$7173 [24:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1114_Y \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:454:run$7173 [24:15] $auto$wreduce.cc:454:run$7173 [11:7] $auto$wreduce.cc:454:run$7173 [4] $auto$wreduce.cc:454:run$7173 [2] }
      New connections: { $auto$wreduce.cc:454:run$7173 [14:12] $auto$wreduce.cc:454:run$7173 [6:5] $auto$wreduce.cc:454:run$7173 [3] $auto$wreduce.cc:454:run$7173 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$7173 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7784$1178_Y [0] } = { \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [0] } = { \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9380$1650:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3503_Y
      New ports: A=2'10, B=2'01, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3503_Y [1:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3503_Y [3:2] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$3077:
      Old ports: A=4'0001, B=8'00111111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [3] \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [0] } = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2] 1'1 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5147:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address [11:5] 5'00000 }, B={ \u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [11:5] $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145_Y [4:0] }, Y=$auto$wreduce.cc:454:run$7164 [11:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address [11:5] 3'000 }, B={ \u_saxon.system_cpu_iBus_unburstify._zz_buffer_addressIncr [11:5] $flatten\u_saxon.\system_cpu_iBus_unburstify.$procmux$5145_Y [4:2] }, Y=$auto$wreduce.cc:454:run$7164 [11:2]
      New connections: $auto$wreduce.cc:454:run$7164 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3505:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3503_Y, B=4'1011, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3505_Y
      New ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3503_Y [1:0] }, B=3'111, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3505_Y [3] $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3505_Y [1:0] }
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3505_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4061:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [19:11] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8536$1356_Y [4:1] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4067:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [31:21] = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7539$1116:
      Old ports: A=$auto$wreduce.cc:454:run$7173 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:454:run$7174 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$7173 [24:15] $auto$wreduce.cc:454:run$7173 [11:7] $auto$wreduce.cc:454:run$7173 [2] $auto$wreduce.cc:454:run$7173 [4] $auto$wreduce.cc:454:run$7173 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:454:run$7174 [24:15] $auto$wreduce.cc:454:run$7174 [11:6] $auto$wreduce.cc:454:run$7174 [4] $auto$wreduce.cc:454:run$7174 [2] }
      New connections: { $auto$wreduce.cc:454:run$7174 [14:12] $auto$wreduce.cc:454:run$7174 [5] $auto$wreduce.cc:454:run$7174 [3] $auto$wreduce.cc:454:run$7174 [1:0] } = 7'0001011
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4359:
      Old ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [2] 2'11 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1107_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$7171 [5] 5'10011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 14'00000110000000 $auto$wreduce.cc:454:run$7174 [24:0] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7518$1103_Y [2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1110_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:7521$1107_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$7171 [5] 3'100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 5'11000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:454:run$7174 [24:15] 3'000 $auto$wreduce.cc:454:run$7174 [11:6] 1'1 $auto$wreduce.cc:454:run$7174 [4] 1'0 $auto$wreduce.cc:454:run$7174 [2] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \top.
Performed a total of 34 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$6921 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3505_Y [3:2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:2], rval = 2'01).

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~323 debug messages>

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$4258:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1] = \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
  Optimizing cells in module \top.
Performed a total of 1 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:764:run$6799 ($sdffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3810_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~323 debug messages>

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.20. Executing OPT_DFF pass (perform DFF optimizations).

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~323 debug messages>

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.27. Executing OPT_DFF pass (perform DFF optimizations).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

4.34.29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~715 debug messages>

4.34.30. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using extmapper simplemap for cells of type $adff.
  add \u_saxon.system_cpu_dBus_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_cpu_dBus_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_cpu_dBus_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
  add \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter (4 bits, unsigned)
  sub \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
  add \u_saxon.system_cpu_iBus_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_cpu_iBus_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_cpu_iBus_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~5562 debug messages>

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4710 debug messages>

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3360 debug messages>
Removed a total of 1120 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$simplemap.cc:420:simplemap_dff$19900 ($_DFF_P_) from module top.

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1615 unused cells and 5316 unused wires.
<suppressed ~1627 debug messages>

4.35.5. Rerunning OPT passes. (Removed registers in this run.)

4.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

4.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$9102 ($_SDFFCE_PP1P_) from module top.
Setting constant 0-bit at position 0 on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$9102 ($_SDFFCE_PP1P_) from module top.
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$8754 ($_SDFFE_PP0P_) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$3810_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Adding SRST signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$10707 ($_SDFFCE_PP0N_) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [1], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$10706 ($_SDFFCE_PP0N_) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address [0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9884 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5638.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9883 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5659.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9882 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5642.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9881 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5650.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9880 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$5663.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$21013 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$5817.B_AND_S [4], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$21012 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$5817.Y_B [3], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$21011 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$5817.Y_B [2], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20912 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [63], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20911 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [62], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20910 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [61], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20904 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [55], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20903 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [54], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20902 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [53], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20895 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [46], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20894 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [45], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20893 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [44], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20892 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [43], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$20891 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$5292.B_AND_S [42], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10778 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5451.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10777 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5486.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10776 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5456.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10775 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5461.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10774 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5466.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10773 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5471.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10772 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5476.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$10771 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$5481.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$12560 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4852.Y_B [3], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$12559 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4852.Y_B [2], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$12558 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$4852.Y_B [1], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [1], rval = 1'0).

4.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 32 unused cells and 10 unused wires.
<suppressed ~35 debug messages>

4.35.10. Rerunning OPT passes. (Removed registers in this run.)

4.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

4.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.35.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$9172 ($_DFFE_PP_) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [3], rval = 1'0).

4.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

4.35.15. Rerunning OPT passes. (Removed registers in this run.)

4.35.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.35.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.35.18. Executing OPT_DFF pass (perform DFF optimizations).

4.35.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.35.20. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~2417 debug messages>

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~80 debug messages>

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 11487 unused wires.
<suppressed ~1 debug messages>

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 7644 gates and 9849 wires to a netlist network with 2203 inputs and 1612 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    2295.
ABC: Participating nodes from both networks       =    5180.
ABC: Participating nodes from the first network   =    2437. (  73.80 % of nodes)
ABC: Participating nodes from the second network  =    2743. (  83.07 % of nodes)
ABC: Node pairs (any polarity)                    =    2437. (  73.80 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1920. (  58.15 % of names can be moved)
ABC: Total runtime =     0.19 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3301
ABC RESULTS:        internal signals:     6034
ABC RESULTS:           input signals:     2203
ABC RESULTS:          output signals:     1612
Removing temp directory.
Removed 0 unused cells and 5669 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$3403eb16bbc57d075bcc04d2a783f6255a3c6a21\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d970e2d947e83eee0bcb68473106950fa25058f3\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$65fad8f067acfc4846c480dcf1490e6eba118496\$lut for cells of type $lut.
Using template $paramod$5e885e25f25c62895af0f94ebebc7f28df0842d2\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$0eca3ce4cc9da5be7dcee2efbb3fb4dfe1ef26c3\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$d54325d28e19bbe6b2070d340cb74d748945f149\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$29afb7ea1c761a1e022adb061ff4873ea3d5d649\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$a564f9e0991562157c5a2a18c80b95ae4f910815\$lut for cells of type $lut.
Using template $paramod$1288bc84eeb6f1894355249d8b6e654553245379\$lut for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$bf0916c6d7935eef0257c8c924841f67bcefce14\$lut for cells of type $lut.
Using template $paramod$33d9f0f9d3903e4e6c4118a484eb8c0ef1263e93\$lut for cells of type $lut.
Using template $paramod$78b3ec12830f3c49143fdf0507b397b58753fdf7\$lut for cells of type $lut.
Using template $paramod$6cebdaca62d2c8b86d49789569e194f656cbc3f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$344444809640217aba76833e378a7001a6590e90\$lut for cells of type $lut.
Using template $paramod$b0b340fe7cf7f1f19ef6d4a08b114a9679770a5d\$lut for cells of type $lut.
Using template $paramod$f44e1eab45e047e709d5dfed32527eb1f7745488\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$4f8e4202b703f84fc04d96664ecbcd102eb5cc46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$7cfc5fb5c3ce86041481cd3ea09fc8be89129c97\$lut for cells of type $lut.
Using template $paramod$ad25020a2293a6661f3359ceb5327107c136b286\$lut for cells of type $lut.
Using template $paramod$6868225a1d450477fe8b490bcdb166dc0ca6fb62\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$eee1e8d4db91b42aba6b805c1ec0243ff1a01e1d\$lut for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod$038d176c79e53494e2077d74fc01a27c27ca8ddf\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$3cad5fca4d5a6da25599808ec97c530a3d61c464\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$c707622b79d751c99632e2e2eaf4b03900ca0e21\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$8aad28e421bf47cf7b83e4bcf629793bb875a5fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$f2b009676d1e82c791d1fb5c9ceb76e73ea59343\$lut for cells of type $lut.
Using template $paramod$1e15f3b42a995a5734928073e20a60421612bea1\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$107906fddf7d89ab854e4846eb6fd13bd75a6fed\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$954f3d6511ef9316d94192dcb7b948f8e3e68d0e\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$a4e7c5ace77b55b4122469c942f997174c4d6cef\$lut for cells of type $lut.
Using template $paramod$afb389f32ea6b17ae3f6d54a643bc14b21609eb6\$lut for cells of type $lut.
Using template $paramod$147df4e0b8965217e1f6e16dadd0f41be2fbff31\$lut for cells of type $lut.
Using template $paramod$bffaa31bf35274c9a5fc86449c8766a132e90cbc\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$1f1c2285d3199e0f5231afa4adf5ed82133f9995\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$0093341a3428ffb3cb8d42952d8ad4cbaba52bcb\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$e8a97699ab46b87bd36ca238516c8ee53b85bf85\$lut for cells of type $lut.
Using template $paramod$2a30eaa975f9d8b1f47b3fa7c452cdd11adf152b\$lut for cells of type $lut.
Using template $paramod$43e8ecedda0f19f8dff962bdbf3d017ead2e831e\$lut for cells of type $lut.
Using template $paramod$a99f36cb969ef58dbed86a97688d0f6cda9cfb10\$lut for cells of type $lut.
Using template $paramod$57fc76288022b1cdf6988c2a20bb325e46a0d8b6\$lut for cells of type $lut.
Using template $paramod$bb1cb2d8cc35fc87f18140c5d413e5ca67ee53e7\$lut for cells of type $lut.
Using template $paramod$1d407770e9a874080cc308d1e6d82fb355111954\$lut for cells of type $lut.
Using template $paramod$97f49e57260d2b61249e1ad7aba51fb046188a44\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$5a0a9108eb22a3f13fe7a1dca9f9ce1e45e8d987\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$1a73a09a6e092620145558f2f06f2243b658a28f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$966b22e286e8fa76ab8bea9275c1756f3e9f54fc\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$252063607e987b8590753d1d28565f9eb350440c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$b698dd2b885039c9e1d53e243fc4e0191632dfd9\$lut for cells of type $lut.
Using template $paramod$9b7a1c30b041dbc3f6195b429a7d9d674450f623\$lut for cells of type $lut.
Using template $paramod$d967e2b01a417e20e82443e3d7ddff6fde778525\$lut for cells of type $lut.
Using template $paramod$dcbc3898d47e3be92d713cff35bf3513123f76ff\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$cf86757b49a46702cdc45f47a15ed814f3a7fd53\$lut for cells of type $lut.
Using template $paramod$8c2c1e59c8876a3c2b20cc33cb8585da498e9286\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$8d5273be6d4e381fb086b65222b8fc0ea5ac2206\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$d3289324551962da337c07669de9c25518418f8f\$lut for cells of type $lut.
Using template $paramod$78e291482b0ed033216239a9f1ceeb13da894dfe\$lut for cells of type $lut.
Using template $paramod$6975853fea8d84b2a07834e427c9d566b4eab05d\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$9da1fc54f147de28d1e8b771c77e8eefb9a84ddc\$lut for cells of type $lut.
Using template $paramod$e08c927a65127a47c3b1378cc4641c8c19d00f5e\$lut for cells of type $lut.
Using template $paramod$09194da5f2c8e08bed8f609fd0e254d8629b24b3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$2e473764f25e8a69de1395443a083eff1424afeb\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$7df4c08fb0cde7880ba83f9b205aeb94a0e38509\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod$d44c78303cc0d3d70698ce53a51b73c25e7b6524\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$ad66ff31645a1d4356de5b37218dbb8f3a4598ee\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$7e4e2428a2f9b92dcb758270149d84df2ec3a13e\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod$484dae88f09f7aeae83895a5e1712874f59438a7\$lut for cells of type $lut.
Using template $paramod$066660658d75da2837e66a13223464ed2293238b\$lut for cells of type $lut.
Using template $paramod$e05a55c1be4948af372ab142c4cbab4f8ccf9a94\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111110 for cells of type $lut.
Using template $paramod$1e772eb4d0bb694ce5de43f0b778bdfd8fc11bb2\$lut for cells of type $lut.
Using template $paramod$6498d74a4819f363b426cfc5da762bb4b9bd2cad\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$0ecf1b75d19dde0a662b51d54e8d052e52f8cb25\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$bf9f50ee07c2e6a2d1beb3d7dd5bd6cc8c241782\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$85275a19f8d56dbeb607c41fd929acf4cb011738\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$e8300c93bcebe1dfb5821b8b74693b3d068f09af\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$a20b0c093af372402eecf32644de5f0208303079\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$f205b458e2e1a59540acea0504cdcfc5c00d7f8f\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$88d62cf3f14e49fc5a963ae5f62b54c9ee5dfb69\$lut for cells of type $lut.
Using template $paramod$83a094b6fe9fb738dfff353a8cb39fb4b34c4f40\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$a6bb570cfd4327bdbe2ae56b17acf93159b332c8\$lut for cells of type $lut.
Using template $paramod$0a117c15145cbf8701a4aec6ccd24bce7e06f6c0\$lut for cells of type $lut.
Using template $paramod$154e4e14e0d2e8dde3195f5221cb22ae856f2b8f\$lut for cells of type $lut.
Using template $paramod$99afb32cdd38d0e352103ca805bf0974f1c31850\$lut for cells of type $lut.
Using template $paramod$cd50f0bbfbf383c06556700f57df7dc714a2735b\$lut for cells of type $lut.
Using template $paramod$f177ab0a6f651f279490727255bcf7c3c6ff3abd\$lut for cells of type $lut.
Using template $paramod$961302b095371b5c50f983968d388fd071daf504\$lut for cells of type $lut.
Using template $paramod$d3c61473c7a68b259df8d6013b68b45c7ed8f158\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$633ae299df262467973f925d88826d85d4a12fb4\$lut for cells of type $lut.
Using template $paramod$5dc4201a02fe24b15658b832d51b28dfa952febe\$lut for cells of type $lut.
Using template $paramod$9ae0f136c9ed34a2deb323e9b2a3a520eea61514\$lut for cells of type $lut.
Using template $paramod$7f34ded3718b8db28b609ef6ac90dfd8719c4a06\$lut for cells of type $lut.
Using template $paramod$d14332397c881ae781891823baf72a4d243aaaa3\$lut for cells of type $lut.
Using template $paramod$e2236e30991bcd148aa5b71e6d4e1debe6103561\$lut for cells of type $lut.
Using template $paramod$2163c0a01d70ea22b0b2f5b76ff5d0e23d877fd6\$lut for cells of type $lut.
Using template $paramod$8d8377a6d99b6b007d373664ba9d1b2589f38a89\$lut for cells of type $lut.
Using template $paramod$fea13e2d5ad96d8d582d6ecfbb7d315f2370bef1\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$969977eaa2ba4a7612182f9e5bd1c5f580030436\$lut for cells of type $lut.
Using template $paramod$ed9408d4bda02f896d4134eaaf7daf588af5dc11\$lut for cells of type $lut.
Using template $paramod$27efd3c7631aed49fccb48e90dba4501e118df86\$lut for cells of type $lut.
Using template $paramod$fd386a28ec74d695921ee55267520e1f9f790ef3\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$99e73874d93c0d510715af5d634e7403969a584f\$lut for cells of type $lut.
Using template $paramod$86eac6f54c78ca7f86a43ccde201233f9f7abd0a\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$70aaaa7d181b39c3f11cf0c1f009bde653b6e0fc\$lut for cells of type $lut.
Using template $paramod$4075bdf9fd352c939259236af1c2afecae3c9908\$lut for cells of type $lut.
Using template $paramod$13c8fdc3a10085c10ddcbdc0681d6e76b07f5c36\$lut for cells of type $lut.
Using template $paramod$1c7a0516bc262908d40628293a416ac1d18386f9\$lut for cells of type $lut.
Using template $paramod$56ce1ef903808c82a0bebbabeffe2102d5fb6669\$lut for cells of type $lut.
Using template $paramod$52c75eb8022bf289c1f4bae5083101ab5cc29e9f\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$96130b530d358005600d5612c04ced165d53b73e\$lut for cells of type $lut.
Using template $paramod$7189f6aa63e76b090efd6e5968f5dbb782ea6e4b\$lut for cells of type $lut.
Using template $paramod$d5c22d62b1dad1419615124b734af435ec498950\$lut for cells of type $lut.
Using template $paramod$dbe700c159e973016afb4c227ed7292dc8875f1d\$lut for cells of type $lut.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$51b3f81f30982f17e4b63099502bfecb18f039a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$a15b2c1d0167342cc9421af288da7eab8f3f11c7\$lut for cells of type $lut.
Using template $paramod$6cb7ed46ee69032d46271316e9c0b5fc5024bb08\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$72715d7e79cd228217c11981ea6dd95e90cfe378\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$a438092b8384fed1752dd72b2f4e9ef2c66799be\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$fee164f126f2f698e386e2b1dd2430ec45b24e8c\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$1339f0bf34d4271efa55f72977f08ebced280816\$lut for cells of type $lut.
Using template $paramod$95d981ca2e71b7ebeac19597c2be48343a20a1e6\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod$61bd22ed39633bcefc17b2f3d6b6b1529797c785\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$add67ead0a617870d06b495d8611d0dbbc53de59\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$c4cd21e71c150e6aee29ec3ca657c3e96e6467ef\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$21258e4f137fd0b5b0eaf41c5b0d170364c0ec37\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$8e09ae0f3894a54b87ecb53de820abd774dfdf0d\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$154b772eb243e9f6293f5bef24d98cbc01d18bd6\$lut for cells of type $lut.
Using template $paramod$367b1a28e754c6fd6379357dda4311606b076009\$lut for cells of type $lut.
Using template $paramod$25f4c29da5c7377f61ba4ef7ba6db95053b6905e\$lut for cells of type $lut.
Using template $paramod$ba7b9497a22545aa8ac4fd4d4404d4eb8eac0d7d\$lut for cells of type $lut.
Using template $paramod$23da78d05a5dff9f19e40029a2a3584506ee5fb2\$lut for cells of type $lut.
Using template $paramod$4d915e2b75342af5d0f3f08b6dfc787c626c5afe\$lut for cells of type $lut.
Using template $paramod$b61592988ab1e135761653be3cf83c6aa216aa9a\$lut for cells of type $lut.
Using template $paramod$b4c1093077203335f31552e13863ee5e99f7eecc\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$a18eb12a41cdb8cbfc70677e97b141ded382d09b\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$734f8528204df96ee15a13f72115a8c63f369aa4\$lut for cells of type $lut.
Using template $paramod$3b5d7ac685990621fdbc2aec205e883838f50b97\$lut for cells of type $lut.
Using template $paramod$1d5af097b9129f099d506005064af8f5da24f32d\$lut for cells of type $lut.
Using template $paramod$55c163503ba0941c51cbbb51308fdb3fbe62ebc2\$lut for cells of type $lut.
Using template $paramod$0507ae3d730849fdcbd2729fcf791e5eb57fc9a1\$lut for cells of type $lut.
Using template $paramod$b16aab49df43f196fb1b47c85ec20193c007c66f\$lut for cells of type $lut.
Using template $paramod$56d36648044d0bf0f892c2050a60c21ad090a3b1\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$3e895991b845b8c620b8c9e0068c52e372d1fbc1\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$953688dadfe06f923e2dd0ec2aa5395d033b99f7\$lut for cells of type $lut.
Using template $paramod$af96a75597ec36f6036b2a847292789f6b1883f3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$67dfffdf8661c5482a1a30c33588e5a7a65a3e64\$lut for cells of type $lut.
Using template $paramod$7e81a8ad8f27fccecc6e805c0ccf27dd70f2d2c2\$lut for cells of type $lut.
Using template $paramod$93061909f76745880fbf05a391bb9131d2fcefbc\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$b641ceb4420778284733e843caa57e60391a9c5b\$lut for cells of type $lut.
Using template $paramod$02a202a1a635c330b20598d3bac3a9b6e5608208\$lut for cells of type $lut.
Using template $paramod$9ae5b81fe0585872a586572e627e003e63619d25\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$8b1677b97676a3c48ce406a22d142a2c3d8e7e5b\$lut for cells of type $lut.
Using template $paramod$42baecf0f28cf85e5325a3baac033c75cac6c793\$lut for cells of type $lut.
Using template $paramod$24293883710523513e5f5c1b5d434551657c637a\$lut for cells of type $lut.
Using template $paramod$f5e2260d2ae4900c7dcd897a546a8efa7766c380\$lut for cells of type $lut.
Using template $paramod$6ff0f568a0e8613bd8df156e7c37eeb733d61806\$lut for cells of type $lut.
Using template $paramod$9a15d71ef48fc0d621cfc43ca6b93f6d5002c7c8\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$daa1677fc892361bfb4945757f9e37819e8bc2c2\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$c10d01b143eb6141509ddde7b2692c459117f790\$lut for cells of type $lut.
Using template $paramod$023dddcf5be1c7e8e6e9fc3129101c814e3a3ed9\$lut for cells of type $lut.
Using template $paramod$22e13c012dbb39ea91cc641f48ed47a134b25f16\$lut for cells of type $lut.
Using template $paramod$fd1af048e762e1ca306e9fc002f1a78a86ec5f36\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$c3c622950b4770804d936d7057c1c11bada581ea\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$282b8053aeb049223a161fee8df8ccd53b591e23\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~8268 debug messages>

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34497.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35345.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35330.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35273.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35275.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35175.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35170.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35113.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35128.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34563.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34491.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35121.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34479.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34461.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34214.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33802.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33792.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33131.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33131.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33131.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32953.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32948.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32840.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32870.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32956.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32958.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32955.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32966.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32969.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32971.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32972.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32973.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32975.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32976.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32979.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32970.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$32998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33075.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33082.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33091.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33094.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33095.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33117.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33126.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33131.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33148.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33145.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33271.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33276.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33285.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33295.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33287.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33319.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33325.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33326.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33319.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33330.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33434.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33476.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33673.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33677.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33680.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33706.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33710.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33753.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33756.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33790.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33790.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33792.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33798.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33806.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33808.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33808.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33810.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33810.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33812.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$33985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34027.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34040.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34040.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34053.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34066.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34079.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34079.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34137.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34147.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34152.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34167.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34172.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34177.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34197.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34212.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34240.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34246.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34270.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34472.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34497.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34504.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34529.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34530.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34533.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34549.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34564.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34564.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34584.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34572.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34590.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34610.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34614.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34609.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34647.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34657.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34663.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34664.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34667.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34668.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34681.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34701.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34736.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34741.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34751.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34202.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34927.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34930.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34942.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35156.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34945.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34948.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34969.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35035.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35053.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35089.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35091.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35091.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35109.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35113.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34051.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35130.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35140.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35163.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35150.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35168.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35185.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35200.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35193.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35198.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35190.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35215.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35250.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35265.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35273.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35269.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35279.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35279.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35281.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35296.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35291.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35305.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35307.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35307.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35305.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35317.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35335.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35308.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35327.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35325.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35337.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35360.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35518.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35458.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35520.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35526.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35320.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35220.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35737.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34512.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$35312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$32765$auto$blifparse.cc:515:parse_blif$34587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
Removed 0 unused cells and 7228 unused wires.

4.48. Executing AUTONAME pass.
Renamed 142345 objects in module top (120 iterations).
<suppressed ~11785 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \top

4.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.50. Printing statistics.

=== top ===

   Number of wires:               6085
   Number of wire bits:          28968
   Number of public wires:        6085
   Number of public wire bits:   28968
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               8037
     $_TBUF_                         3
     CCU2C                         314
     DP16KD                         38
     EHXPLLL                         1
     L6MUX21                       207
     LUT4                         4274
     MULT18X18D                      4
     PDPW16KD                        2
     PFUMX                         883
     TRELLIS_DPR16X4                36
     TRELLIS_FF                   2275

4.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

4.52. Executing JSON backend.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: 67a9ec5d70, CPU: user 21.45s system 0.91s, MEM: 2367.01 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 37% 8x techmap (8 sec), 15% 33x opt_clean (3 sec), ...
