Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jan  3 00:30:01 2026
| Host         : LAPTOP-FS6TVBVV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file day12_top_control_sets_placed.rpt
| Design       : day12_top
| Device       : xck26
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             183 |           54 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | accel/region_substate               | rst_n_IBUF_inst/O |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | accel/shape_idx[3]_i_1_n_0          | rst_n_IBUF_inst/O |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | accel/state                         | rst_n_IBUF_inst/O |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | accel/shape_num_cells[1][7]_i_1_n_0 | rst_n_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | accel/shape_num_cells[3][7]_i_1_n_0 | rst_n_IBUF_inst/O |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | accel/shape_num_cells               | rst_n_IBUF_inst/O |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | accel/shape_num_cells[5][7]_i_1_n_0 | rst_n_IBUF_inst/O |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | accel/shape_num_cells[4][7]_i_1_n_0 | rst_n_IBUF_inst/O |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | accel/shape_num_cells[6][7]_i_1_n_0 | rst_n_IBUF_inst/O |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | accel/shape_num_cells[0][7]_i_1_n_0 | rst_n_IBUF_inst/O |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | accel/shape_num_cells[2][7]_i_1_n_0 | rst_n_IBUF_inst/O |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | accel/cells_remaining[7]_i_1_n_0    | rst_n_IBUF_inst/O |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | accel/regions_seen_1                | rst_n_IBUF_inst/O |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | accel/num_shapes_2                  | rst_n_IBUF_inst/O |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG | accel/region_q                      | rst_n_IBUF_inst/O |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | accel/regions_that_fit_0            | rst_n_IBUF_inst/O |                8 |             32 |         4.00 |
+----------------+-------------------------------------+-------------------+------------------+----------------+--------------+


