
*** Running vivado
    with args -log base_adau1761_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_adau1761_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source base_adau1761_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/eashanw/Audio_open/audio-revamp-soc/Audio_Stream_Adau1761/Audio_Stream_Adau1761/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2018.3_released/installs/lin64/Vivado/2018.3/data/ip'.
Command: synth_design -top base_adau1761_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32657 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1450.816 ; gain = 85.844 ; free physical = 20555 ; free virtual = 31369
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_adau1761_0_0' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_adau1761_0_0/synth/base_adau1761_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'adau1761_v1_0' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adau1761_v1_0_S_AXI' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:8]
	Parameter C_CODEC_ADDRESS bound to: 3 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:306]
WARNING: [Synth 8-567] referenced signal 'S_AXI_ARESETN' should be on the sensitivity list [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:377]
WARNING: [Synth 8-567] referenced signal 'axi_control' should be on the sensitivity list [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:377]
WARNING: [Synth 8-567] referenced signal 'flag' should be on the sensitivity list [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:377]
WARNING: [Synth 8-567] referenced signal 'slv_reg5' should be on the sensitivity list [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:377]
INFO: [Synth 8-638] synthesizing module 'iis_ser' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/iis_ser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'iis_ser' (1#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/iis_ser.vhd:35]
INFO: [Synth 8-638] synthesizing module 'iis_deser' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/iis_deser.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'iis_deser' (2#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/iis_deser.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:299]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:300]
WARNING: [Synth 8-3848] Net codec_address in module/entity adau1761_v1_0_S_AXI does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:26]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity adau1761_v1_0_S_AXI does not have driver. [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:36]
INFO: [Synth 8-6155] done synthesizing module 'adau1761_v1_0_S_AXI' (3#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:8]
INFO: [Synth 8-6155] done synthesizing module 'adau1761_v1_0' (4#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'base_adau1761_0_0' (5#1) [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_adau1761_0_0/synth/base_adau1761_0_0.v:57]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port codec_address[1]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port codec_address[0]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port M_AXIS_TLAST
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design adau1761_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1495.582 ; gain = 130.609 ; free physical = 21253 ; free virtual = 32067
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1495.582 ; gain = 130.609 ; free physical = 21246 ; free virtual = 32061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1495.582 ; gain = 130.609 ; free physical = 21246 ; free virtual = 32061
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.316 ; gain = 0.000 ; free physical = 20982 ; free virtual = 31812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1921.320 ; gain = 0.000 ; free physical = 20980 ; free virtual = 31810
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1923.316 ; gain = 2.000 ; free physical = 20978 ; free virtual = 31809
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21025 ; free virtual = 31856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21025 ; free virtual = 31856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21027 ; free virtual = 31857
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_ser'
INFO: [Synth 8-5544] ROM "ldata_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_deser'
INFO: [Synth 8-5544] ROM "ldata_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iis_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slv_reg2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slv_reg3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rdy_bit" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
               wait_left |                            00100 |                              001
              write_left |                            10000 |                              010
              wait_right |                            01000 |                              011
             write_right |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'one-hot' in module 'iis_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              000
               wait_left |                          0000100 |                              001
               skip_left |                          1000000 |                              010
               read_left |                          0100000 |                              011
              wait_right |                          0010000 |                              100
              skip_right |                          0001000 |                              101
              read_right |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'one-hot' in module 'iis_deser'
WARNING: [Synth 8-327] inferring latch for variable 'tempL_reg' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:381]
WARNING: [Synth 8-327] inferring latch for variable 'tempR_reg' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/adau1761_v1_0_S_AXI.v:382]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 20959 ; free virtual = 31790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 6     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 18    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module iis_ser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module iis_deser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module adau1761_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst/adau1761_v1_0_S_AXI_inst/id/lrclk_d1_reg' into 'inst/adau1761_v1_0_S_AXI_inst/is/lrclk_d1_reg' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/iis_deser.vhd:63]
INFO: [Synth 8-4471] merging register 'inst/adau1761_v1_0_S_AXI_inst/id/sclk_d1_reg' into 'inst/adau1761_v1_0_S_AXI_inst/is/sclk_d1_reg' [/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ipshared/1175/hdl/iis_deser.vhd:62]
INFO: [Synth 8-3917] design base_adau1761_0_0 has port m_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design base_adau1761_0_0 has port m_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design base_adau1761_0_0 has port m_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design base_adau1761_0_0 has port m_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port codec_address[1]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port codec_address[0]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port m_axis_tlast
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axi_arprot[0]
WARNING: [Synth 8-3331] design base_adau1761_0_0 has unconnected port s_axis_tlast
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[24]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[25]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[26]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[27]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[28]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[29]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[30]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[24]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[25]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[26]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[27]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[28]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[29]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[30]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/m_axis_tdata_reg[31]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/adau1761_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/adau1761_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/adau1761_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/adau1761_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/adau1761_v1_0_S_AXI_inst/stream_data_out_reg[31] )
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[31]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[30]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[29]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[28]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[27]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[26]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[25]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempL_reg[24]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[31]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[30]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[29]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[28]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[27]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[26]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[25]) is unused and will be removed from module base_adau1761_0_0.
INFO: [Synth 8-3332] Sequential element (inst/adau1761_v1_0_S_AXI_inst/tempR_reg[24]) is unused and will be removed from module base_adau1761_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 20909 ; free virtual = 31739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21077 ; free virtual = 31908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21076 ; free virtual = 31907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21064 ; free virtual = 31895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21048 ; free virtual = 31878
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21047 ; free virtual = 31878
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21046 ; free virtual = 31877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21046 ; free virtual = 31877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21048 ; free virtual = 31878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21047 ; free virtual = 31877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     5|
|3     |LUT2   |    37|
|4     |LUT3   |    35|
|5     |LUT4   |    17|
|6     |LUT5   |    22|
|7     |LUT6   |    85|
|8     |FDRE   |   365|
|9     |FDSE   |     2|
|10    |LDC    |    48|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   619|
|2     |  inst                       |adau1761_v1_0       |   619|
|3     |    adau1761_v1_0_S_AXI_inst |adau1761_v1_0_S_AXI |   619|
|4     |      id                     |iis_deser           |    84|
|5     |      is                     |iis_ser             |   130|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21047 ; free virtual = 31877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1923.316 ; gain = 130.609 ; free physical = 21073 ; free virtual = 31903
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 1923.316 ; gain = 558.344 ; free physical = 21079 ; free virtual = 31910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.324 ; gain = 0.000 ; free physical = 20890 ; free virtual = 31720
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LDC => LDCE: 24 instances
  LDC => LDCE (inverted pins: G): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
88 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:00 . Memory (MB): peak = 1924.324 ; gain = 570.961 ; free physical = 20947 ; free virtual = 31778
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1924.324 ; gain = 0.000 ; free physical = 20939 ; free virtual = 31769
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_adau1761_0_0_synth_1/base_adau1761_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_adau1761_0_0, cache-ID = 0aecede721e9c5d7
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.344 ; gain = 0.000 ; free physical = 20934 ; free virtual = 31769
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/eashanw/Audio_open/audio-revamp-soc/PYNQ/boards/Pynq-Z2/base/base/base.runs/base_adau1761_0_0_synth_1/base_adau1761_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_adau1761_0_0_utilization_synth.rpt -pb base_adau1761_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 12:12:15 2019...
