// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject (
        fc1_input_V,
        layer13_out_0_V,
        layer13_out_1_V,
        layer13_out_2_V,
        layer13_out_3_V,
        layer13_out_4_V,
        ap_clk,
        ap_rst,
        fc1_input_V_ap_vld,
        ap_start,
        layer13_out_0_V_ap_vld,
        layer13_out_1_V_ap_vld,
        layer13_out_2_V_ap_vld,
        layer13_out_3_V_ap_vld,
        layer13_out_4_V_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [255:0] fc1_input_V;
output  [15:0] layer13_out_0_V;
output  [15:0] layer13_out_1_V;
output  [15:0] layer13_out_2_V;
output  [15:0] layer13_out_3_V;
output  [15:0] layer13_out_4_V;
input   ap_clk;
input   ap_rst;
input   fc1_input_V_ap_vld;
input   ap_start;
output   layer13_out_0_V_ap_vld;
output   layer13_out_1_V_ap_vld;
output   layer13_out_2_V_ap_vld;
output   layer13_out_3_V_ap_vld;
output   layer13_out_4_V_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    myproject_entry153_U0_ap_start;
wire    myproject_entry153_U0_ap_done;
wire    myproject_entry153_U0_ap_continue;
wire    myproject_entry153_U0_ap_idle;
wire    myproject_entry153_U0_ap_ready;
wire    myproject_entry153_U0_start_out;
wire    myproject_entry153_U0_start_write;
wire   [255:0] myproject_entry153_U0_fc1_input_V_c_din;
wire    myproject_entry153_U0_fc1_input_V_c_write;
wire    dense_resource_3_U0_ap_start;
wire    dense_resource_3_U0_ap_done;
wire    dense_resource_3_U0_ap_continue;
wire    dense_resource_3_U0_ap_idle;
wire    dense_resource_3_U0_ap_ready;
wire    dense_resource_3_U0_data_V_read;
wire   [15:0] dense_resource_3_U0_res_0_V;
wire    dense_resource_3_U0_res_0_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_1_V;
wire    dense_resource_3_U0_res_1_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_2_V;
wire    dense_resource_3_U0_res_2_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_3_V;
wire    dense_resource_3_U0_res_3_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_4_V;
wire    dense_resource_3_U0_res_4_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_5_V;
wire    dense_resource_3_U0_res_5_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_6_V;
wire    dense_resource_3_U0_res_6_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_7_V;
wire    dense_resource_3_U0_res_7_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_8_V;
wire    dense_resource_3_U0_res_8_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_9_V;
wire    dense_resource_3_U0_res_9_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_10_V;
wire    dense_resource_3_U0_res_10_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_11_V;
wire    dense_resource_3_U0_res_11_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_12_V;
wire    dense_resource_3_U0_res_12_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_13_V;
wire    dense_resource_3_U0_res_13_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_14_V;
wire    dense_resource_3_U0_res_14_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_15_V;
wire    dense_resource_3_U0_res_15_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_16_V;
wire    dense_resource_3_U0_res_16_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_17_V;
wire    dense_resource_3_U0_res_17_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_18_V;
wire    dense_resource_3_U0_res_18_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_19_V;
wire    dense_resource_3_U0_res_19_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_20_V;
wire    dense_resource_3_U0_res_20_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_21_V;
wire    dense_resource_3_U0_res_21_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_22_V;
wire    dense_resource_3_U0_res_22_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_23_V;
wire    dense_resource_3_U0_res_23_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_24_V;
wire    dense_resource_3_U0_res_24_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_25_V;
wire    dense_resource_3_U0_res_25_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_26_V;
wire    dense_resource_3_U0_res_26_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_27_V;
wire    dense_resource_3_U0_res_27_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_28_V;
wire    dense_resource_3_U0_res_28_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_29_V;
wire    dense_resource_3_U0_res_29_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_30_V;
wire    dense_resource_3_U0_res_30_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_31_V;
wire    dense_resource_3_U0_res_31_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_32_V;
wire    dense_resource_3_U0_res_32_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_33_V;
wire    dense_resource_3_U0_res_33_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_34_V;
wire    dense_resource_3_U0_res_34_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_35_V;
wire    dense_resource_3_U0_res_35_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_36_V;
wire    dense_resource_3_U0_res_36_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_37_V;
wire    dense_resource_3_U0_res_37_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_38_V;
wire    dense_resource_3_U0_res_38_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_39_V;
wire    dense_resource_3_U0_res_39_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_40_V;
wire    dense_resource_3_U0_res_40_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_41_V;
wire    dense_resource_3_U0_res_41_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_42_V;
wire    dense_resource_3_U0_res_42_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_43_V;
wire    dense_resource_3_U0_res_43_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_44_V;
wire    dense_resource_3_U0_res_44_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_45_V;
wire    dense_resource_3_U0_res_45_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_46_V;
wire    dense_resource_3_U0_res_46_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_47_V;
wire    dense_resource_3_U0_res_47_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_48_V;
wire    dense_resource_3_U0_res_48_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_49_V;
wire    dense_resource_3_U0_res_49_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_50_V;
wire    dense_resource_3_U0_res_50_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_51_V;
wire    dense_resource_3_U0_res_51_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_52_V;
wire    dense_resource_3_U0_res_52_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_53_V;
wire    dense_resource_3_U0_res_53_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_54_V;
wire    dense_resource_3_U0_res_54_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_55_V;
wire    dense_resource_3_U0_res_55_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_56_V;
wire    dense_resource_3_U0_res_56_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_57_V;
wire    dense_resource_3_U0_res_57_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_58_V;
wire    dense_resource_3_U0_res_58_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_59_V;
wire    dense_resource_3_U0_res_59_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_60_V;
wire    dense_resource_3_U0_res_60_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_61_V;
wire    dense_resource_3_U0_res_61_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_62_V;
wire    dense_resource_3_U0_res_62_V_ap_vld;
wire   [15:0] dense_resource_3_U0_res_63_V;
wire    dense_resource_3_U0_res_63_V_ap_vld;
wire    ap_channel_done_layer2_out_63_V_1;
wire    layer2_out_63_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_63_V_1;
wire    ap_sync_channel_write_layer2_out_63_V_1;
wire    ap_channel_done_layer2_out_62_V_1;
wire    layer2_out_62_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_62_V_1;
wire    ap_sync_channel_write_layer2_out_62_V_1;
wire    ap_channel_done_layer2_out_61_V_1;
wire    layer2_out_61_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_61_V_1;
wire    ap_sync_channel_write_layer2_out_61_V_1;
wire    ap_channel_done_layer2_out_60_V_1;
wire    layer2_out_60_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_60_V_1;
wire    ap_sync_channel_write_layer2_out_60_V_1;
wire    ap_channel_done_layer2_out_59_V_1;
wire    layer2_out_59_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_59_V_1;
wire    ap_sync_channel_write_layer2_out_59_V_1;
wire    ap_channel_done_layer2_out_58_V_1;
wire    layer2_out_58_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_58_V_1;
wire    ap_sync_channel_write_layer2_out_58_V_1;
wire    ap_channel_done_layer2_out_57_V_1;
wire    layer2_out_57_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_57_V_1;
wire    ap_sync_channel_write_layer2_out_57_V_1;
wire    ap_channel_done_layer2_out_56_V_1;
wire    layer2_out_56_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_56_V_1;
wire    ap_sync_channel_write_layer2_out_56_V_1;
wire    ap_channel_done_layer2_out_55_V_1;
wire    layer2_out_55_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_55_V_1;
wire    ap_sync_channel_write_layer2_out_55_V_1;
wire    ap_channel_done_layer2_out_54_V_1;
wire    layer2_out_54_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_54_V_1;
wire    ap_sync_channel_write_layer2_out_54_V_1;
wire    ap_channel_done_layer2_out_53_V_1;
wire    layer2_out_53_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_53_V_1;
wire    ap_sync_channel_write_layer2_out_53_V_1;
wire    ap_channel_done_layer2_out_52_V_1;
wire    layer2_out_52_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_52_V_1;
wire    ap_sync_channel_write_layer2_out_52_V_1;
wire    ap_channel_done_layer2_out_51_V_1;
wire    layer2_out_51_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_51_V_1;
wire    ap_sync_channel_write_layer2_out_51_V_1;
wire    ap_channel_done_layer2_out_50_V_1;
wire    layer2_out_50_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_50_V_1;
wire    ap_sync_channel_write_layer2_out_50_V_1;
wire    ap_channel_done_layer2_out_49_V_1;
wire    layer2_out_49_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_49_V_1;
wire    ap_sync_channel_write_layer2_out_49_V_1;
wire    ap_channel_done_layer2_out_48_V_1;
wire    layer2_out_48_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_48_V_1;
wire    ap_sync_channel_write_layer2_out_48_V_1;
wire    ap_channel_done_layer2_out_47_V_1;
wire    layer2_out_47_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_47_V_1;
wire    ap_sync_channel_write_layer2_out_47_V_1;
wire    ap_channel_done_layer2_out_46_V_1;
wire    layer2_out_46_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_46_V_1;
wire    ap_sync_channel_write_layer2_out_46_V_1;
wire    ap_channel_done_layer2_out_45_V_1;
wire    layer2_out_45_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_45_V_1;
wire    ap_sync_channel_write_layer2_out_45_V_1;
wire    ap_channel_done_layer2_out_44_V_1;
wire    layer2_out_44_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_44_V_1;
wire    ap_sync_channel_write_layer2_out_44_V_1;
wire    ap_channel_done_layer2_out_43_V_1;
wire    layer2_out_43_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_43_V_1;
wire    ap_sync_channel_write_layer2_out_43_V_1;
wire    ap_channel_done_layer2_out_42_V_1;
wire    layer2_out_42_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_42_V_1;
wire    ap_sync_channel_write_layer2_out_42_V_1;
wire    ap_channel_done_layer2_out_41_V_1;
wire    layer2_out_41_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_41_V_1;
wire    ap_sync_channel_write_layer2_out_41_V_1;
wire    ap_channel_done_layer2_out_40_V_1;
wire    layer2_out_40_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_40_V_1;
wire    ap_sync_channel_write_layer2_out_40_V_1;
wire    ap_channel_done_layer2_out_39_V_1;
wire    layer2_out_39_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_39_V_1;
wire    ap_sync_channel_write_layer2_out_39_V_1;
wire    ap_channel_done_layer2_out_38_V_1;
wire    layer2_out_38_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_38_V_1;
wire    ap_sync_channel_write_layer2_out_38_V_1;
wire    ap_channel_done_layer2_out_37_V_1;
wire    layer2_out_37_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_37_V_1;
wire    ap_sync_channel_write_layer2_out_37_V_1;
wire    ap_channel_done_layer2_out_36_V_1;
wire    layer2_out_36_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_36_V_1;
wire    ap_sync_channel_write_layer2_out_36_V_1;
wire    ap_channel_done_layer2_out_35_V_1;
wire    layer2_out_35_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_35_V_1;
wire    ap_sync_channel_write_layer2_out_35_V_1;
wire    ap_channel_done_layer2_out_34_V_1;
wire    layer2_out_34_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_34_V_1;
wire    ap_sync_channel_write_layer2_out_34_V_1;
wire    ap_channel_done_layer2_out_33_V_1;
wire    layer2_out_33_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_33_V_1;
wire    ap_sync_channel_write_layer2_out_33_V_1;
wire    ap_channel_done_layer2_out_32_V_1;
wire    layer2_out_32_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_32_V_1;
wire    ap_sync_channel_write_layer2_out_32_V_1;
wire    ap_channel_done_layer2_out_31_V_1;
wire    layer2_out_31_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_31_V_1;
wire    ap_sync_channel_write_layer2_out_31_V_1;
wire    ap_channel_done_layer2_out_30_V_1;
wire    layer2_out_30_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_30_V_1;
wire    ap_sync_channel_write_layer2_out_30_V_1;
wire    ap_channel_done_layer2_out_29_V_1;
wire    layer2_out_29_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_29_V_1;
wire    ap_sync_channel_write_layer2_out_29_V_1;
wire    ap_channel_done_layer2_out_28_V_1;
wire    layer2_out_28_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_28_V_1;
wire    ap_sync_channel_write_layer2_out_28_V_1;
wire    ap_channel_done_layer2_out_27_V_1;
wire    layer2_out_27_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_27_V_1;
wire    ap_sync_channel_write_layer2_out_27_V_1;
wire    ap_channel_done_layer2_out_26_V_1;
wire    layer2_out_26_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_26_V_1;
wire    ap_sync_channel_write_layer2_out_26_V_1;
wire    ap_channel_done_layer2_out_25_V_1;
wire    layer2_out_25_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_25_V_1;
wire    ap_sync_channel_write_layer2_out_25_V_1;
wire    ap_channel_done_layer2_out_24_V_1;
wire    layer2_out_24_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_24_V_1;
wire    ap_sync_channel_write_layer2_out_24_V_1;
wire    ap_channel_done_layer2_out_23_V_1;
wire    layer2_out_23_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_23_V_1;
wire    ap_sync_channel_write_layer2_out_23_V_1;
wire    ap_channel_done_layer2_out_22_V_1;
wire    layer2_out_22_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_22_V_1;
wire    ap_sync_channel_write_layer2_out_22_V_1;
wire    ap_channel_done_layer2_out_21_V_1;
wire    layer2_out_21_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_21_V_1;
wire    ap_sync_channel_write_layer2_out_21_V_1;
wire    ap_channel_done_layer2_out_20_V_1;
wire    layer2_out_20_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_20_V_1;
wire    ap_sync_channel_write_layer2_out_20_V_1;
wire    ap_channel_done_layer2_out_19_V_1;
wire    layer2_out_19_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_19_V_1;
wire    ap_sync_channel_write_layer2_out_19_V_1;
wire    ap_channel_done_layer2_out_18_V_1;
wire    layer2_out_18_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_18_V_1;
wire    ap_sync_channel_write_layer2_out_18_V_1;
wire    ap_channel_done_layer2_out_17_V_1;
wire    layer2_out_17_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_17_V_1;
wire    ap_sync_channel_write_layer2_out_17_V_1;
wire    ap_channel_done_layer2_out_16_V_1;
wire    layer2_out_16_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_16_V_1;
wire    ap_sync_channel_write_layer2_out_16_V_1;
wire    ap_channel_done_layer2_out_15_V_1;
wire    layer2_out_15_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_15_V_1;
wire    ap_sync_channel_write_layer2_out_15_V_1;
wire    ap_channel_done_layer2_out_14_V_1;
wire    layer2_out_14_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_14_V_1;
wire    ap_sync_channel_write_layer2_out_14_V_1;
wire    ap_channel_done_layer2_out_13_V_1;
wire    layer2_out_13_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_13_V_1;
wire    ap_sync_channel_write_layer2_out_13_V_1;
wire    ap_channel_done_layer2_out_12_V_1;
wire    layer2_out_12_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_12_V_1;
wire    ap_sync_channel_write_layer2_out_12_V_1;
wire    ap_channel_done_layer2_out_11_V_1;
wire    layer2_out_11_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_11_V_1;
wire    ap_sync_channel_write_layer2_out_11_V_1;
wire    ap_channel_done_layer2_out_10_V_1;
wire    layer2_out_10_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_10_V_1;
wire    ap_sync_channel_write_layer2_out_10_V_1;
wire    ap_channel_done_layer2_out_9_V_1;
wire    layer2_out_9_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_9_V_1;
wire    ap_sync_channel_write_layer2_out_9_V_1;
wire    ap_channel_done_layer2_out_8_V_1;
wire    layer2_out_8_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_8_V_1;
wire    ap_sync_channel_write_layer2_out_8_V_1;
wire    ap_channel_done_layer2_out_7_V_1;
wire    layer2_out_7_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_7_V_1;
wire    ap_sync_channel_write_layer2_out_7_V_1;
wire    ap_channel_done_layer2_out_6_V_1;
wire    layer2_out_6_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_6_V_1;
wire    ap_sync_channel_write_layer2_out_6_V_1;
wire    ap_channel_done_layer2_out_5_V_1;
wire    layer2_out_5_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_5_V_1;
wire    ap_sync_channel_write_layer2_out_5_V_1;
wire    ap_channel_done_layer2_out_4_V_1;
wire    layer2_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_4_V_1;
wire    ap_sync_channel_write_layer2_out_4_V_1;
wire    ap_channel_done_layer2_out_3_V_1;
wire    layer2_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_3_V_1;
wire    ap_sync_channel_write_layer2_out_3_V_1;
wire    ap_channel_done_layer2_out_2_V_1;
wire    layer2_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_2_V_1;
wire    ap_sync_channel_write_layer2_out_2_V_1;
wire    ap_channel_done_layer2_out_1_V_1;
wire    layer2_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_1_V_1;
wire    ap_sync_channel_write_layer2_out_1_V_1;
wire    ap_channel_done_layer2_out_0_V_1;
wire    layer2_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer2_out_0_V_1;
wire    ap_sync_channel_write_layer2_out_0_V_1;
wire    relu_1_U0_ap_start;
wire    relu_1_U0_ap_done;
wire    relu_1_U0_ap_continue;
wire    relu_1_U0_ap_idle;
wire    relu_1_U0_ap_ready;
wire   [5:0] relu_1_U0_res_0_V;
wire    relu_1_U0_res_0_V_ap_vld;
wire   [5:0] relu_1_U0_res_1_V;
wire    relu_1_U0_res_1_V_ap_vld;
wire   [5:0] relu_1_U0_res_2_V;
wire    relu_1_U0_res_2_V_ap_vld;
wire   [5:0] relu_1_U0_res_3_V;
wire    relu_1_U0_res_3_V_ap_vld;
wire   [5:0] relu_1_U0_res_4_V;
wire    relu_1_U0_res_4_V_ap_vld;
wire   [5:0] relu_1_U0_res_5_V;
wire    relu_1_U0_res_5_V_ap_vld;
wire   [5:0] relu_1_U0_res_6_V;
wire    relu_1_U0_res_6_V_ap_vld;
wire   [5:0] relu_1_U0_res_7_V;
wire    relu_1_U0_res_7_V_ap_vld;
wire   [5:0] relu_1_U0_res_8_V;
wire    relu_1_U0_res_8_V_ap_vld;
wire   [5:0] relu_1_U0_res_9_V;
wire    relu_1_U0_res_9_V_ap_vld;
wire   [5:0] relu_1_U0_res_10_V;
wire    relu_1_U0_res_10_V_ap_vld;
wire   [5:0] relu_1_U0_res_11_V;
wire    relu_1_U0_res_11_V_ap_vld;
wire   [5:0] relu_1_U0_res_12_V;
wire    relu_1_U0_res_12_V_ap_vld;
wire   [5:0] relu_1_U0_res_13_V;
wire    relu_1_U0_res_13_V_ap_vld;
wire   [5:0] relu_1_U0_res_14_V;
wire    relu_1_U0_res_14_V_ap_vld;
wire   [5:0] relu_1_U0_res_15_V;
wire    relu_1_U0_res_15_V_ap_vld;
wire   [5:0] relu_1_U0_res_16_V;
wire    relu_1_U0_res_16_V_ap_vld;
wire   [5:0] relu_1_U0_res_17_V;
wire    relu_1_U0_res_17_V_ap_vld;
wire   [5:0] relu_1_U0_res_18_V;
wire    relu_1_U0_res_18_V_ap_vld;
wire   [5:0] relu_1_U0_res_19_V;
wire    relu_1_U0_res_19_V_ap_vld;
wire   [5:0] relu_1_U0_res_20_V;
wire    relu_1_U0_res_20_V_ap_vld;
wire   [5:0] relu_1_U0_res_21_V;
wire    relu_1_U0_res_21_V_ap_vld;
wire   [5:0] relu_1_U0_res_22_V;
wire    relu_1_U0_res_22_V_ap_vld;
wire   [5:0] relu_1_U0_res_23_V;
wire    relu_1_U0_res_23_V_ap_vld;
wire   [5:0] relu_1_U0_res_24_V;
wire    relu_1_U0_res_24_V_ap_vld;
wire   [5:0] relu_1_U0_res_25_V;
wire    relu_1_U0_res_25_V_ap_vld;
wire   [5:0] relu_1_U0_res_26_V;
wire    relu_1_U0_res_26_V_ap_vld;
wire   [5:0] relu_1_U0_res_27_V;
wire    relu_1_U0_res_27_V_ap_vld;
wire   [5:0] relu_1_U0_res_28_V;
wire    relu_1_U0_res_28_V_ap_vld;
wire   [5:0] relu_1_U0_res_29_V;
wire    relu_1_U0_res_29_V_ap_vld;
wire   [5:0] relu_1_U0_res_30_V;
wire    relu_1_U0_res_30_V_ap_vld;
wire   [5:0] relu_1_U0_res_31_V;
wire    relu_1_U0_res_31_V_ap_vld;
wire   [5:0] relu_1_U0_res_32_V;
wire    relu_1_U0_res_32_V_ap_vld;
wire   [5:0] relu_1_U0_res_33_V;
wire    relu_1_U0_res_33_V_ap_vld;
wire   [5:0] relu_1_U0_res_34_V;
wire    relu_1_U0_res_34_V_ap_vld;
wire   [5:0] relu_1_U0_res_35_V;
wire    relu_1_U0_res_35_V_ap_vld;
wire   [5:0] relu_1_U0_res_36_V;
wire    relu_1_U0_res_36_V_ap_vld;
wire   [5:0] relu_1_U0_res_37_V;
wire    relu_1_U0_res_37_V_ap_vld;
wire   [5:0] relu_1_U0_res_38_V;
wire    relu_1_U0_res_38_V_ap_vld;
wire   [5:0] relu_1_U0_res_39_V;
wire    relu_1_U0_res_39_V_ap_vld;
wire   [5:0] relu_1_U0_res_40_V;
wire    relu_1_U0_res_40_V_ap_vld;
wire   [5:0] relu_1_U0_res_41_V;
wire    relu_1_U0_res_41_V_ap_vld;
wire   [5:0] relu_1_U0_res_42_V;
wire    relu_1_U0_res_42_V_ap_vld;
wire   [5:0] relu_1_U0_res_43_V;
wire    relu_1_U0_res_43_V_ap_vld;
wire   [5:0] relu_1_U0_res_44_V;
wire    relu_1_U0_res_44_V_ap_vld;
wire   [5:0] relu_1_U0_res_45_V;
wire    relu_1_U0_res_45_V_ap_vld;
wire   [5:0] relu_1_U0_res_46_V;
wire    relu_1_U0_res_46_V_ap_vld;
wire   [5:0] relu_1_U0_res_47_V;
wire    relu_1_U0_res_47_V_ap_vld;
wire   [5:0] relu_1_U0_res_48_V;
wire    relu_1_U0_res_48_V_ap_vld;
wire   [5:0] relu_1_U0_res_49_V;
wire    relu_1_U0_res_49_V_ap_vld;
wire   [5:0] relu_1_U0_res_50_V;
wire    relu_1_U0_res_50_V_ap_vld;
wire   [5:0] relu_1_U0_res_51_V;
wire    relu_1_U0_res_51_V_ap_vld;
wire   [5:0] relu_1_U0_res_52_V;
wire    relu_1_U0_res_52_V_ap_vld;
wire   [5:0] relu_1_U0_res_53_V;
wire    relu_1_U0_res_53_V_ap_vld;
wire   [5:0] relu_1_U0_res_54_V;
wire    relu_1_U0_res_54_V_ap_vld;
wire   [5:0] relu_1_U0_res_55_V;
wire    relu_1_U0_res_55_V_ap_vld;
wire   [5:0] relu_1_U0_res_56_V;
wire    relu_1_U0_res_56_V_ap_vld;
wire   [5:0] relu_1_U0_res_57_V;
wire    relu_1_U0_res_57_V_ap_vld;
wire   [5:0] relu_1_U0_res_58_V;
wire    relu_1_U0_res_58_V_ap_vld;
wire   [5:0] relu_1_U0_res_59_V;
wire    relu_1_U0_res_59_V_ap_vld;
wire   [5:0] relu_1_U0_res_60_V;
wire    relu_1_U0_res_60_V_ap_vld;
wire   [5:0] relu_1_U0_res_61_V;
wire    relu_1_U0_res_61_V_ap_vld;
wire   [5:0] relu_1_U0_res_62_V;
wire    relu_1_U0_res_62_V_ap_vld;
wire   [5:0] relu_1_U0_res_63_V;
wire    relu_1_U0_res_63_V_ap_vld;
wire    ap_channel_done_layer4_out_63_V_1;
wire    layer4_out_63_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_63_V_1;
wire    ap_sync_channel_write_layer4_out_63_V_1;
wire    ap_channel_done_layer4_out_62_V_1;
wire    layer4_out_62_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_62_V_1;
wire    ap_sync_channel_write_layer4_out_62_V_1;
wire    ap_channel_done_layer4_out_61_V_1;
wire    layer4_out_61_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_61_V_1;
wire    ap_sync_channel_write_layer4_out_61_V_1;
wire    ap_channel_done_layer4_out_60_V_1;
wire    layer4_out_60_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_60_V_1;
wire    ap_sync_channel_write_layer4_out_60_V_1;
wire    ap_channel_done_layer4_out_59_V_1;
wire    layer4_out_59_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_59_V_1;
wire    ap_sync_channel_write_layer4_out_59_V_1;
wire    ap_channel_done_layer4_out_58_V_1;
wire    layer4_out_58_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_58_V_1;
wire    ap_sync_channel_write_layer4_out_58_V_1;
wire    ap_channel_done_layer4_out_57_V_1;
wire    layer4_out_57_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_57_V_1;
wire    ap_sync_channel_write_layer4_out_57_V_1;
wire    ap_channel_done_layer4_out_56_V_1;
wire    layer4_out_56_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_56_V_1;
wire    ap_sync_channel_write_layer4_out_56_V_1;
wire    ap_channel_done_layer4_out_55_V_1;
wire    layer4_out_55_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_55_V_1;
wire    ap_sync_channel_write_layer4_out_55_V_1;
wire    ap_channel_done_layer4_out_54_V_1;
wire    layer4_out_54_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_54_V_1;
wire    ap_sync_channel_write_layer4_out_54_V_1;
wire    ap_channel_done_layer4_out_53_V_1;
wire    layer4_out_53_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_53_V_1;
wire    ap_sync_channel_write_layer4_out_53_V_1;
wire    ap_channel_done_layer4_out_52_V_1;
wire    layer4_out_52_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_52_V_1;
wire    ap_sync_channel_write_layer4_out_52_V_1;
wire    ap_channel_done_layer4_out_51_V_1;
wire    layer4_out_51_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_51_V_1;
wire    ap_sync_channel_write_layer4_out_51_V_1;
wire    ap_channel_done_layer4_out_50_V_1;
wire    layer4_out_50_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_50_V_1;
wire    ap_sync_channel_write_layer4_out_50_V_1;
wire    ap_channel_done_layer4_out_49_V_1;
wire    layer4_out_49_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_49_V_1;
wire    ap_sync_channel_write_layer4_out_49_V_1;
wire    ap_channel_done_layer4_out_48_V_1;
wire    layer4_out_48_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_48_V_1;
wire    ap_sync_channel_write_layer4_out_48_V_1;
wire    ap_channel_done_layer4_out_47_V_1;
wire    layer4_out_47_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_47_V_1;
wire    ap_sync_channel_write_layer4_out_47_V_1;
wire    ap_channel_done_layer4_out_46_V_1;
wire    layer4_out_46_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_46_V_1;
wire    ap_sync_channel_write_layer4_out_46_V_1;
wire    ap_channel_done_layer4_out_45_V_1;
wire    layer4_out_45_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_45_V_1;
wire    ap_sync_channel_write_layer4_out_45_V_1;
wire    ap_channel_done_layer4_out_44_V_1;
wire    layer4_out_44_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_44_V_1;
wire    ap_sync_channel_write_layer4_out_44_V_1;
wire    ap_channel_done_layer4_out_43_V_1;
wire    layer4_out_43_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_43_V_1;
wire    ap_sync_channel_write_layer4_out_43_V_1;
wire    ap_channel_done_layer4_out_42_V_1;
wire    layer4_out_42_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_42_V_1;
wire    ap_sync_channel_write_layer4_out_42_V_1;
wire    ap_channel_done_layer4_out_41_V_1;
wire    layer4_out_41_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_41_V_1;
wire    ap_sync_channel_write_layer4_out_41_V_1;
wire    ap_channel_done_layer4_out_40_V_1;
wire    layer4_out_40_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_40_V_1;
wire    ap_sync_channel_write_layer4_out_40_V_1;
wire    ap_channel_done_layer4_out_39_V_1;
wire    layer4_out_39_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_39_V_1;
wire    ap_sync_channel_write_layer4_out_39_V_1;
wire    ap_channel_done_layer4_out_38_V_1;
wire    layer4_out_38_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_38_V_1;
wire    ap_sync_channel_write_layer4_out_38_V_1;
wire    ap_channel_done_layer4_out_37_V_1;
wire    layer4_out_37_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_37_V_1;
wire    ap_sync_channel_write_layer4_out_37_V_1;
wire    ap_channel_done_layer4_out_36_V_1;
wire    layer4_out_36_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_36_V_1;
wire    ap_sync_channel_write_layer4_out_36_V_1;
wire    ap_channel_done_layer4_out_35_V_1;
wire    layer4_out_35_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_35_V_1;
wire    ap_sync_channel_write_layer4_out_35_V_1;
wire    ap_channel_done_layer4_out_34_V_1;
wire    layer4_out_34_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_34_V_1;
wire    ap_sync_channel_write_layer4_out_34_V_1;
wire    ap_channel_done_layer4_out_33_V_1;
wire    layer4_out_33_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_33_V_1;
wire    ap_sync_channel_write_layer4_out_33_V_1;
wire    ap_channel_done_layer4_out_32_V_1;
wire    layer4_out_32_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_32_V_1;
wire    ap_sync_channel_write_layer4_out_32_V_1;
wire    ap_channel_done_layer4_out_31_V_1;
wire    layer4_out_31_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_31_V_1;
wire    ap_sync_channel_write_layer4_out_31_V_1;
wire    ap_channel_done_layer4_out_30_V_1;
wire    layer4_out_30_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_30_V_1;
wire    ap_sync_channel_write_layer4_out_30_V_1;
wire    ap_channel_done_layer4_out_29_V_1;
wire    layer4_out_29_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_29_V_1;
wire    ap_sync_channel_write_layer4_out_29_V_1;
wire    ap_channel_done_layer4_out_28_V_1;
wire    layer4_out_28_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_28_V_1;
wire    ap_sync_channel_write_layer4_out_28_V_1;
wire    ap_channel_done_layer4_out_27_V_1;
wire    layer4_out_27_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_27_V_1;
wire    ap_sync_channel_write_layer4_out_27_V_1;
wire    ap_channel_done_layer4_out_26_V_1;
wire    layer4_out_26_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_26_V_1;
wire    ap_sync_channel_write_layer4_out_26_V_1;
wire    ap_channel_done_layer4_out_25_V_1;
wire    layer4_out_25_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_25_V_1;
wire    ap_sync_channel_write_layer4_out_25_V_1;
wire    ap_channel_done_layer4_out_24_V_1;
wire    layer4_out_24_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_24_V_1;
wire    ap_sync_channel_write_layer4_out_24_V_1;
wire    ap_channel_done_layer4_out_23_V_1;
wire    layer4_out_23_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_23_V_1;
wire    ap_sync_channel_write_layer4_out_23_V_1;
wire    ap_channel_done_layer4_out_22_V_1;
wire    layer4_out_22_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_22_V_1;
wire    ap_sync_channel_write_layer4_out_22_V_1;
wire    ap_channel_done_layer4_out_21_V_1;
wire    layer4_out_21_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_21_V_1;
wire    ap_sync_channel_write_layer4_out_21_V_1;
wire    ap_channel_done_layer4_out_20_V_1;
wire    layer4_out_20_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_20_V_1;
wire    ap_sync_channel_write_layer4_out_20_V_1;
wire    ap_channel_done_layer4_out_19_V_1;
wire    layer4_out_19_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_19_V_1;
wire    ap_sync_channel_write_layer4_out_19_V_1;
wire    ap_channel_done_layer4_out_18_V_1;
wire    layer4_out_18_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_18_V_1;
wire    ap_sync_channel_write_layer4_out_18_V_1;
wire    ap_channel_done_layer4_out_17_V_1;
wire    layer4_out_17_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_17_V_1;
wire    ap_sync_channel_write_layer4_out_17_V_1;
wire    ap_channel_done_layer4_out_16_V_1;
wire    layer4_out_16_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_16_V_1;
wire    ap_sync_channel_write_layer4_out_16_V_1;
wire    ap_channel_done_layer4_out_15_V_1;
wire    layer4_out_15_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_15_V_1;
wire    ap_sync_channel_write_layer4_out_15_V_1;
wire    ap_channel_done_layer4_out_14_V_1;
wire    layer4_out_14_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_14_V_1;
wire    ap_sync_channel_write_layer4_out_14_V_1;
wire    ap_channel_done_layer4_out_13_V_1;
wire    layer4_out_13_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_13_V_1;
wire    ap_sync_channel_write_layer4_out_13_V_1;
wire    ap_channel_done_layer4_out_12_V_1;
wire    layer4_out_12_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_12_V_1;
wire    ap_sync_channel_write_layer4_out_12_V_1;
wire    ap_channel_done_layer4_out_11_V_1;
wire    layer4_out_11_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_11_V_1;
wire    ap_sync_channel_write_layer4_out_11_V_1;
wire    ap_channel_done_layer4_out_10_V_1;
wire    layer4_out_10_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_10_V_1;
wire    ap_sync_channel_write_layer4_out_10_V_1;
wire    ap_channel_done_layer4_out_9_V_1;
wire    layer4_out_9_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_9_V_1;
wire    ap_sync_channel_write_layer4_out_9_V_1;
wire    ap_channel_done_layer4_out_8_V_1;
wire    layer4_out_8_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_8_V_1;
wire    ap_sync_channel_write_layer4_out_8_V_1;
wire    ap_channel_done_layer4_out_7_V_1;
wire    layer4_out_7_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_7_V_1;
wire    ap_sync_channel_write_layer4_out_7_V_1;
wire    ap_channel_done_layer4_out_6_V_1;
wire    layer4_out_6_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_6_V_1;
wire    ap_sync_channel_write_layer4_out_6_V_1;
wire    ap_channel_done_layer4_out_5_V_1;
wire    layer4_out_5_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_5_V_1;
wire    ap_sync_channel_write_layer4_out_5_V_1;
wire    ap_channel_done_layer4_out_4_V_1;
wire    layer4_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_4_V_1;
wire    ap_sync_channel_write_layer4_out_4_V_1;
wire    ap_channel_done_layer4_out_3_V_1;
wire    layer4_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_3_V_1;
wire    ap_sync_channel_write_layer4_out_3_V_1;
wire    ap_channel_done_layer4_out_2_V_1;
wire    layer4_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_2_V_1;
wire    ap_sync_channel_write_layer4_out_2_V_1;
wire    ap_channel_done_layer4_out_1_V_1;
wire    layer4_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_1_V_1;
wire    ap_sync_channel_write_layer4_out_1_V_1;
wire    ap_channel_done_layer4_out_0_V_1;
wire    layer4_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer4_out_0_V_1;
wire    ap_sync_channel_write_layer4_out_0_V_1;
wire    dense_resource_1_U0_ap_start;
wire    dense_resource_1_U0_ap_done;
wire    dense_resource_1_U0_ap_continue;
wire    dense_resource_1_U0_ap_idle;
wire    dense_resource_1_U0_ap_ready;
wire   [15:0] dense_resource_1_U0_res_0_V;
wire    dense_resource_1_U0_res_0_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_1_V;
wire    dense_resource_1_U0_res_1_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_2_V;
wire    dense_resource_1_U0_res_2_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_3_V;
wire    dense_resource_1_U0_res_3_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_4_V;
wire    dense_resource_1_U0_res_4_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_5_V;
wire    dense_resource_1_U0_res_5_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_6_V;
wire    dense_resource_1_U0_res_6_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_7_V;
wire    dense_resource_1_U0_res_7_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_8_V;
wire    dense_resource_1_U0_res_8_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_9_V;
wire    dense_resource_1_U0_res_9_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_10_V;
wire    dense_resource_1_U0_res_10_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_11_V;
wire    dense_resource_1_U0_res_11_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_12_V;
wire    dense_resource_1_U0_res_12_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_13_V;
wire    dense_resource_1_U0_res_13_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_14_V;
wire    dense_resource_1_U0_res_14_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_15_V;
wire    dense_resource_1_U0_res_15_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_16_V;
wire    dense_resource_1_U0_res_16_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_17_V;
wire    dense_resource_1_U0_res_17_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_18_V;
wire    dense_resource_1_U0_res_18_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_19_V;
wire    dense_resource_1_U0_res_19_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_20_V;
wire    dense_resource_1_U0_res_20_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_21_V;
wire    dense_resource_1_U0_res_21_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_22_V;
wire    dense_resource_1_U0_res_22_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_23_V;
wire    dense_resource_1_U0_res_23_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_24_V;
wire    dense_resource_1_U0_res_24_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_25_V;
wire    dense_resource_1_U0_res_25_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_26_V;
wire    dense_resource_1_U0_res_26_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_27_V;
wire    dense_resource_1_U0_res_27_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_28_V;
wire    dense_resource_1_U0_res_28_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_29_V;
wire    dense_resource_1_U0_res_29_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_30_V;
wire    dense_resource_1_U0_res_30_V_ap_vld;
wire   [15:0] dense_resource_1_U0_res_31_V;
wire    dense_resource_1_U0_res_31_V_ap_vld;
wire    ap_channel_done_layer5_out_31_V_1;
wire    layer5_out_31_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_31_V_1;
wire    ap_sync_channel_write_layer5_out_31_V_1;
wire    ap_channel_done_layer5_out_30_V_1;
wire    layer5_out_30_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_30_V_1;
wire    ap_sync_channel_write_layer5_out_30_V_1;
wire    ap_channel_done_layer5_out_29_V_1;
wire    layer5_out_29_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_29_V_1;
wire    ap_sync_channel_write_layer5_out_29_V_1;
wire    ap_channel_done_layer5_out_28_V_1;
wire    layer5_out_28_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_28_V_1;
wire    ap_sync_channel_write_layer5_out_28_V_1;
wire    ap_channel_done_layer5_out_27_V_1;
wire    layer5_out_27_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_27_V_1;
wire    ap_sync_channel_write_layer5_out_27_V_1;
wire    ap_channel_done_layer5_out_26_V_1;
wire    layer5_out_26_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_26_V_1;
wire    ap_sync_channel_write_layer5_out_26_V_1;
wire    ap_channel_done_layer5_out_25_V_1;
wire    layer5_out_25_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_25_V_1;
wire    ap_sync_channel_write_layer5_out_25_V_1;
wire    ap_channel_done_layer5_out_24_V_1;
wire    layer5_out_24_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_24_V_1;
wire    ap_sync_channel_write_layer5_out_24_V_1;
wire    ap_channel_done_layer5_out_23_V_1;
wire    layer5_out_23_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_23_V_1;
wire    ap_sync_channel_write_layer5_out_23_V_1;
wire    ap_channel_done_layer5_out_22_V_1;
wire    layer5_out_22_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_22_V_1;
wire    ap_sync_channel_write_layer5_out_22_V_1;
wire    ap_channel_done_layer5_out_21_V_1;
wire    layer5_out_21_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_21_V_1;
wire    ap_sync_channel_write_layer5_out_21_V_1;
wire    ap_channel_done_layer5_out_20_V_1;
wire    layer5_out_20_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_20_V_1;
wire    ap_sync_channel_write_layer5_out_20_V_1;
wire    ap_channel_done_layer5_out_19_V_1;
wire    layer5_out_19_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_19_V_1;
wire    ap_sync_channel_write_layer5_out_19_V_1;
wire    ap_channel_done_layer5_out_18_V_1;
wire    layer5_out_18_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_18_V_1;
wire    ap_sync_channel_write_layer5_out_18_V_1;
wire    ap_channel_done_layer5_out_17_V_1;
wire    layer5_out_17_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_17_V_1;
wire    ap_sync_channel_write_layer5_out_17_V_1;
wire    ap_channel_done_layer5_out_16_V_1;
wire    layer5_out_16_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_16_V_1;
wire    ap_sync_channel_write_layer5_out_16_V_1;
wire    ap_channel_done_layer5_out_15_V_1;
wire    layer5_out_15_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_15_V_1;
wire    ap_sync_channel_write_layer5_out_15_V_1;
wire    ap_channel_done_layer5_out_14_V_1;
wire    layer5_out_14_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_14_V_1;
wire    ap_sync_channel_write_layer5_out_14_V_1;
wire    ap_channel_done_layer5_out_13_V_1;
wire    layer5_out_13_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_13_V_1;
wire    ap_sync_channel_write_layer5_out_13_V_1;
wire    ap_channel_done_layer5_out_12_V_1;
wire    layer5_out_12_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_12_V_1;
wire    ap_sync_channel_write_layer5_out_12_V_1;
wire    ap_channel_done_layer5_out_11_V_1;
wire    layer5_out_11_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_11_V_1;
wire    ap_sync_channel_write_layer5_out_11_V_1;
wire    ap_channel_done_layer5_out_10_V_1;
wire    layer5_out_10_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_10_V_1;
wire    ap_sync_channel_write_layer5_out_10_V_1;
wire    ap_channel_done_layer5_out_9_V_1;
wire    layer5_out_9_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_9_V_1;
wire    ap_sync_channel_write_layer5_out_9_V_1;
wire    ap_channel_done_layer5_out_8_V_1;
wire    layer5_out_8_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_8_V_1;
wire    ap_sync_channel_write_layer5_out_8_V_1;
wire    ap_channel_done_layer5_out_7_V_1;
wire    layer5_out_7_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_7_V_1;
wire    ap_sync_channel_write_layer5_out_7_V_1;
wire    ap_channel_done_layer5_out_6_V_1;
wire    layer5_out_6_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_6_V_1;
wire    ap_sync_channel_write_layer5_out_6_V_1;
wire    ap_channel_done_layer5_out_5_V_1;
wire    layer5_out_5_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_5_V_1;
wire    ap_sync_channel_write_layer5_out_5_V_1;
wire    ap_channel_done_layer5_out_4_V_1;
wire    layer5_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_4_V_1;
wire    ap_sync_channel_write_layer5_out_4_V_1;
wire    ap_channel_done_layer5_out_3_V_1;
wire    layer5_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_3_V_1;
wire    ap_sync_channel_write_layer5_out_3_V_1;
wire    ap_channel_done_layer5_out_2_V_1;
wire    layer5_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_2_V_1;
wire    ap_sync_channel_write_layer5_out_2_V_1;
wire    ap_channel_done_layer5_out_1_V_1;
wire    layer5_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_1_V_1;
wire    ap_sync_channel_write_layer5_out_1_V_1;
wire    ap_channel_done_layer5_out_0_V_1;
wire    layer5_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer5_out_0_V_1;
wire    ap_sync_channel_write_layer5_out_0_V_1;
wire    relu_U0_ap_start;
wire    relu_U0_ap_done;
wire    relu_U0_ap_continue;
wire    relu_U0_ap_idle;
wire    relu_U0_ap_ready;
wire   [5:0] relu_U0_res_0_V;
wire    relu_U0_res_0_V_ap_vld;
wire   [5:0] relu_U0_res_1_V;
wire    relu_U0_res_1_V_ap_vld;
wire   [5:0] relu_U0_res_2_V;
wire    relu_U0_res_2_V_ap_vld;
wire   [5:0] relu_U0_res_3_V;
wire    relu_U0_res_3_V_ap_vld;
wire   [5:0] relu_U0_res_4_V;
wire    relu_U0_res_4_V_ap_vld;
wire   [5:0] relu_U0_res_5_V;
wire    relu_U0_res_5_V_ap_vld;
wire   [5:0] relu_U0_res_6_V;
wire    relu_U0_res_6_V_ap_vld;
wire   [5:0] relu_U0_res_7_V;
wire    relu_U0_res_7_V_ap_vld;
wire   [5:0] relu_U0_res_8_V;
wire    relu_U0_res_8_V_ap_vld;
wire   [5:0] relu_U0_res_9_V;
wire    relu_U0_res_9_V_ap_vld;
wire   [5:0] relu_U0_res_10_V;
wire    relu_U0_res_10_V_ap_vld;
wire   [5:0] relu_U0_res_11_V;
wire    relu_U0_res_11_V_ap_vld;
wire   [5:0] relu_U0_res_12_V;
wire    relu_U0_res_12_V_ap_vld;
wire   [5:0] relu_U0_res_13_V;
wire    relu_U0_res_13_V_ap_vld;
wire   [5:0] relu_U0_res_14_V;
wire    relu_U0_res_14_V_ap_vld;
wire   [5:0] relu_U0_res_15_V;
wire    relu_U0_res_15_V_ap_vld;
wire   [5:0] relu_U0_res_16_V;
wire    relu_U0_res_16_V_ap_vld;
wire   [5:0] relu_U0_res_17_V;
wire    relu_U0_res_17_V_ap_vld;
wire   [5:0] relu_U0_res_18_V;
wire    relu_U0_res_18_V_ap_vld;
wire   [5:0] relu_U0_res_19_V;
wire    relu_U0_res_19_V_ap_vld;
wire   [5:0] relu_U0_res_20_V;
wire    relu_U0_res_20_V_ap_vld;
wire   [5:0] relu_U0_res_21_V;
wire    relu_U0_res_21_V_ap_vld;
wire   [5:0] relu_U0_res_22_V;
wire    relu_U0_res_22_V_ap_vld;
wire   [5:0] relu_U0_res_23_V;
wire    relu_U0_res_23_V_ap_vld;
wire   [5:0] relu_U0_res_24_V;
wire    relu_U0_res_24_V_ap_vld;
wire   [5:0] relu_U0_res_25_V;
wire    relu_U0_res_25_V_ap_vld;
wire   [5:0] relu_U0_res_26_V;
wire    relu_U0_res_26_V_ap_vld;
wire   [5:0] relu_U0_res_27_V;
wire    relu_U0_res_27_V_ap_vld;
wire   [5:0] relu_U0_res_28_V;
wire    relu_U0_res_28_V_ap_vld;
wire   [5:0] relu_U0_res_29_V;
wire    relu_U0_res_29_V_ap_vld;
wire   [5:0] relu_U0_res_30_V;
wire    relu_U0_res_30_V_ap_vld;
wire   [5:0] relu_U0_res_31_V;
wire    relu_U0_res_31_V_ap_vld;
wire    ap_channel_done_layer7_out_31_V_1;
wire    layer7_out_31_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_31_V_1;
wire    ap_sync_channel_write_layer7_out_31_V_1;
wire    ap_channel_done_layer7_out_30_V_1;
wire    layer7_out_30_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_30_V_1;
wire    ap_sync_channel_write_layer7_out_30_V_1;
wire    ap_channel_done_layer7_out_29_V_1;
wire    layer7_out_29_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_29_V_1;
wire    ap_sync_channel_write_layer7_out_29_V_1;
wire    ap_channel_done_layer7_out_28_V_1;
wire    layer7_out_28_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_28_V_1;
wire    ap_sync_channel_write_layer7_out_28_V_1;
wire    ap_channel_done_layer7_out_27_V_1;
wire    layer7_out_27_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_27_V_1;
wire    ap_sync_channel_write_layer7_out_27_V_1;
wire    ap_channel_done_layer7_out_26_V_1;
wire    layer7_out_26_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_26_V_1;
wire    ap_sync_channel_write_layer7_out_26_V_1;
wire    ap_channel_done_layer7_out_25_V_1;
wire    layer7_out_25_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_25_V_1;
wire    ap_sync_channel_write_layer7_out_25_V_1;
wire    ap_channel_done_layer7_out_24_V_1;
wire    layer7_out_24_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_24_V_1;
wire    ap_sync_channel_write_layer7_out_24_V_1;
wire    ap_channel_done_layer7_out_23_V_1;
wire    layer7_out_23_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_23_V_1;
wire    ap_sync_channel_write_layer7_out_23_V_1;
wire    ap_channel_done_layer7_out_22_V_1;
wire    layer7_out_22_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_22_V_1;
wire    ap_sync_channel_write_layer7_out_22_V_1;
wire    ap_channel_done_layer7_out_21_V_1;
wire    layer7_out_21_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_21_V_1;
wire    ap_sync_channel_write_layer7_out_21_V_1;
wire    ap_channel_done_layer7_out_20_V_1;
wire    layer7_out_20_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_20_V_1;
wire    ap_sync_channel_write_layer7_out_20_V_1;
wire    ap_channel_done_layer7_out_19_V_1;
wire    layer7_out_19_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_19_V_1;
wire    ap_sync_channel_write_layer7_out_19_V_1;
wire    ap_channel_done_layer7_out_18_V_1;
wire    layer7_out_18_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_18_V_1;
wire    ap_sync_channel_write_layer7_out_18_V_1;
wire    ap_channel_done_layer7_out_17_V_1;
wire    layer7_out_17_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_17_V_1;
wire    ap_sync_channel_write_layer7_out_17_V_1;
wire    ap_channel_done_layer7_out_16_V_1;
wire    layer7_out_16_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_16_V_1;
wire    ap_sync_channel_write_layer7_out_16_V_1;
wire    ap_channel_done_layer7_out_15_V_1;
wire    layer7_out_15_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_15_V_1;
wire    ap_sync_channel_write_layer7_out_15_V_1;
wire    ap_channel_done_layer7_out_14_V_1;
wire    layer7_out_14_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_14_V_1;
wire    ap_sync_channel_write_layer7_out_14_V_1;
wire    ap_channel_done_layer7_out_13_V_1;
wire    layer7_out_13_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_13_V_1;
wire    ap_sync_channel_write_layer7_out_13_V_1;
wire    ap_channel_done_layer7_out_12_V_1;
wire    layer7_out_12_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_12_V_1;
wire    ap_sync_channel_write_layer7_out_12_V_1;
wire    ap_channel_done_layer7_out_11_V_1;
wire    layer7_out_11_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_11_V_1;
wire    ap_sync_channel_write_layer7_out_11_V_1;
wire    ap_channel_done_layer7_out_10_V_1;
wire    layer7_out_10_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_10_V_1;
wire    ap_sync_channel_write_layer7_out_10_V_1;
wire    ap_channel_done_layer7_out_9_V_1;
wire    layer7_out_9_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_9_V_1;
wire    ap_sync_channel_write_layer7_out_9_V_1;
wire    ap_channel_done_layer7_out_8_V_1;
wire    layer7_out_8_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_8_V_1;
wire    ap_sync_channel_write_layer7_out_8_V_1;
wire    ap_channel_done_layer7_out_7_V_1;
wire    layer7_out_7_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_7_V_1;
wire    ap_sync_channel_write_layer7_out_7_V_1;
wire    ap_channel_done_layer7_out_6_V_1;
wire    layer7_out_6_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_6_V_1;
wire    ap_sync_channel_write_layer7_out_6_V_1;
wire    ap_channel_done_layer7_out_5_V_1;
wire    layer7_out_5_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_5_V_1;
wire    ap_sync_channel_write_layer7_out_5_V_1;
wire    ap_channel_done_layer7_out_4_V_1;
wire    layer7_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_4_V_1;
wire    ap_sync_channel_write_layer7_out_4_V_1;
wire    ap_channel_done_layer7_out_3_V_1;
wire    layer7_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_3_V_1;
wire    ap_sync_channel_write_layer7_out_3_V_1;
wire    ap_channel_done_layer7_out_2_V_1;
wire    layer7_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_2_V_1;
wire    ap_sync_channel_write_layer7_out_2_V_1;
wire    ap_channel_done_layer7_out_1_V_1;
wire    layer7_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_1_V_1;
wire    ap_sync_channel_write_layer7_out_1_V_1;
wire    ap_channel_done_layer7_out_0_V_1;
wire    layer7_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer7_out_0_V_1;
wire    ap_sync_channel_write_layer7_out_0_V_1;
wire    dense_resource_U0_ap_start;
wire    dense_resource_U0_ap_done;
wire    dense_resource_U0_ap_continue;
wire    dense_resource_U0_ap_idle;
wire    dense_resource_U0_ap_ready;
wire   [15:0] dense_resource_U0_res_0_V;
wire    dense_resource_U0_res_0_V_ap_vld;
wire   [15:0] dense_resource_U0_res_1_V;
wire    dense_resource_U0_res_1_V_ap_vld;
wire   [15:0] dense_resource_U0_res_2_V;
wire    dense_resource_U0_res_2_V_ap_vld;
wire   [15:0] dense_resource_U0_res_3_V;
wire    dense_resource_U0_res_3_V_ap_vld;
wire   [15:0] dense_resource_U0_res_4_V;
wire    dense_resource_U0_res_4_V_ap_vld;
wire   [15:0] dense_resource_U0_res_5_V;
wire    dense_resource_U0_res_5_V_ap_vld;
wire   [15:0] dense_resource_U0_res_6_V;
wire    dense_resource_U0_res_6_V_ap_vld;
wire   [15:0] dense_resource_U0_res_7_V;
wire    dense_resource_U0_res_7_V_ap_vld;
wire   [15:0] dense_resource_U0_res_8_V;
wire    dense_resource_U0_res_8_V_ap_vld;
wire   [15:0] dense_resource_U0_res_9_V;
wire    dense_resource_U0_res_9_V_ap_vld;
wire   [15:0] dense_resource_U0_res_10_V;
wire    dense_resource_U0_res_10_V_ap_vld;
wire   [15:0] dense_resource_U0_res_11_V;
wire    dense_resource_U0_res_11_V_ap_vld;
wire   [15:0] dense_resource_U0_res_12_V;
wire    dense_resource_U0_res_12_V_ap_vld;
wire   [15:0] dense_resource_U0_res_13_V;
wire    dense_resource_U0_res_13_V_ap_vld;
wire   [15:0] dense_resource_U0_res_14_V;
wire    dense_resource_U0_res_14_V_ap_vld;
wire   [15:0] dense_resource_U0_res_15_V;
wire    dense_resource_U0_res_15_V_ap_vld;
wire   [15:0] dense_resource_U0_res_16_V;
wire    dense_resource_U0_res_16_V_ap_vld;
wire   [15:0] dense_resource_U0_res_17_V;
wire    dense_resource_U0_res_17_V_ap_vld;
wire   [15:0] dense_resource_U0_res_18_V;
wire    dense_resource_U0_res_18_V_ap_vld;
wire   [15:0] dense_resource_U0_res_19_V;
wire    dense_resource_U0_res_19_V_ap_vld;
wire   [15:0] dense_resource_U0_res_20_V;
wire    dense_resource_U0_res_20_V_ap_vld;
wire   [15:0] dense_resource_U0_res_21_V;
wire    dense_resource_U0_res_21_V_ap_vld;
wire   [15:0] dense_resource_U0_res_22_V;
wire    dense_resource_U0_res_22_V_ap_vld;
wire   [15:0] dense_resource_U0_res_23_V;
wire    dense_resource_U0_res_23_V_ap_vld;
wire   [15:0] dense_resource_U0_res_24_V;
wire    dense_resource_U0_res_24_V_ap_vld;
wire   [15:0] dense_resource_U0_res_25_V;
wire    dense_resource_U0_res_25_V_ap_vld;
wire   [15:0] dense_resource_U0_res_26_V;
wire    dense_resource_U0_res_26_V_ap_vld;
wire   [15:0] dense_resource_U0_res_27_V;
wire    dense_resource_U0_res_27_V_ap_vld;
wire   [15:0] dense_resource_U0_res_28_V;
wire    dense_resource_U0_res_28_V_ap_vld;
wire   [15:0] dense_resource_U0_res_29_V;
wire    dense_resource_U0_res_29_V_ap_vld;
wire   [15:0] dense_resource_U0_res_30_V;
wire    dense_resource_U0_res_30_V_ap_vld;
wire   [15:0] dense_resource_U0_res_31_V;
wire    dense_resource_U0_res_31_V_ap_vld;
wire    ap_channel_done_layer8_out_31_V_1;
wire    layer8_out_31_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_31_V_1;
wire    ap_sync_channel_write_layer8_out_31_V_1;
wire    ap_channel_done_layer8_out_30_V_1;
wire    layer8_out_30_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_30_V_1;
wire    ap_sync_channel_write_layer8_out_30_V_1;
wire    ap_channel_done_layer8_out_29_V_1;
wire    layer8_out_29_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_29_V_1;
wire    ap_sync_channel_write_layer8_out_29_V_1;
wire    ap_channel_done_layer8_out_28_V_1;
wire    layer8_out_28_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_28_V_1;
wire    ap_sync_channel_write_layer8_out_28_V_1;
wire    ap_channel_done_layer8_out_27_V_1;
wire    layer8_out_27_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_27_V_1;
wire    ap_sync_channel_write_layer8_out_27_V_1;
wire    ap_channel_done_layer8_out_26_V_1;
wire    layer8_out_26_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_26_V_1;
wire    ap_sync_channel_write_layer8_out_26_V_1;
wire    ap_channel_done_layer8_out_25_V_1;
wire    layer8_out_25_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_25_V_1;
wire    ap_sync_channel_write_layer8_out_25_V_1;
wire    ap_channel_done_layer8_out_24_V_1;
wire    layer8_out_24_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_24_V_1;
wire    ap_sync_channel_write_layer8_out_24_V_1;
wire    ap_channel_done_layer8_out_23_V_1;
wire    layer8_out_23_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_23_V_1;
wire    ap_sync_channel_write_layer8_out_23_V_1;
wire    ap_channel_done_layer8_out_22_V_1;
wire    layer8_out_22_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_22_V_1;
wire    ap_sync_channel_write_layer8_out_22_V_1;
wire    ap_channel_done_layer8_out_21_V_1;
wire    layer8_out_21_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_21_V_1;
wire    ap_sync_channel_write_layer8_out_21_V_1;
wire    ap_channel_done_layer8_out_20_V_1;
wire    layer8_out_20_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_20_V_1;
wire    ap_sync_channel_write_layer8_out_20_V_1;
wire    ap_channel_done_layer8_out_19_V_1;
wire    layer8_out_19_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_19_V_1;
wire    ap_sync_channel_write_layer8_out_19_V_1;
wire    ap_channel_done_layer8_out_18_V_1;
wire    layer8_out_18_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_18_V_1;
wire    ap_sync_channel_write_layer8_out_18_V_1;
wire    ap_channel_done_layer8_out_17_V_1;
wire    layer8_out_17_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_17_V_1;
wire    ap_sync_channel_write_layer8_out_17_V_1;
wire    ap_channel_done_layer8_out_16_V_1;
wire    layer8_out_16_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_16_V_1;
wire    ap_sync_channel_write_layer8_out_16_V_1;
wire    ap_channel_done_layer8_out_15_V_1;
wire    layer8_out_15_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_15_V_1;
wire    ap_sync_channel_write_layer8_out_15_V_1;
wire    ap_channel_done_layer8_out_14_V_1;
wire    layer8_out_14_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_14_V_1;
wire    ap_sync_channel_write_layer8_out_14_V_1;
wire    ap_channel_done_layer8_out_13_V_1;
wire    layer8_out_13_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_13_V_1;
wire    ap_sync_channel_write_layer8_out_13_V_1;
wire    ap_channel_done_layer8_out_12_V_1;
wire    layer8_out_12_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_12_V_1;
wire    ap_sync_channel_write_layer8_out_12_V_1;
wire    ap_channel_done_layer8_out_11_V_1;
wire    layer8_out_11_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_11_V_1;
wire    ap_sync_channel_write_layer8_out_11_V_1;
wire    ap_channel_done_layer8_out_10_V_1;
wire    layer8_out_10_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_10_V_1;
wire    ap_sync_channel_write_layer8_out_10_V_1;
wire    ap_channel_done_layer8_out_9_V_1;
wire    layer8_out_9_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_9_V_1;
wire    ap_sync_channel_write_layer8_out_9_V_1;
wire    ap_channel_done_layer8_out_8_V_1;
wire    layer8_out_8_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_8_V_1;
wire    ap_sync_channel_write_layer8_out_8_V_1;
wire    ap_channel_done_layer8_out_7_V_1;
wire    layer8_out_7_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_7_V_1;
wire    ap_sync_channel_write_layer8_out_7_V_1;
wire    ap_channel_done_layer8_out_6_V_1;
wire    layer8_out_6_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_6_V_1;
wire    ap_sync_channel_write_layer8_out_6_V_1;
wire    ap_channel_done_layer8_out_5_V_1;
wire    layer8_out_5_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_5_V_1;
wire    ap_sync_channel_write_layer8_out_5_V_1;
wire    ap_channel_done_layer8_out_4_V_1;
wire    layer8_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_4_V_1;
wire    ap_sync_channel_write_layer8_out_4_V_1;
wire    ap_channel_done_layer8_out_3_V_1;
wire    layer8_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_3_V_1;
wire    ap_sync_channel_write_layer8_out_3_V_1;
wire    ap_channel_done_layer8_out_2_V_1;
wire    layer8_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_2_V_1;
wire    ap_sync_channel_write_layer8_out_2_V_1;
wire    ap_channel_done_layer8_out_1_V_1;
wire    layer8_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_1_V_1;
wire    ap_sync_channel_write_layer8_out_1_V_1;
wire    ap_channel_done_layer8_out_0_V_1;
wire    layer8_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer8_out_0_V_1;
wire    ap_sync_channel_write_layer8_out_0_V_1;
wire    relu_2_U0_ap_start;
wire    relu_2_U0_ap_done;
wire    relu_2_U0_ap_continue;
wire    relu_2_U0_ap_idle;
wire    relu_2_U0_ap_ready;
wire   [5:0] relu_2_U0_res_0_V;
wire    relu_2_U0_res_0_V_ap_vld;
wire   [5:0] relu_2_U0_res_1_V;
wire    relu_2_U0_res_1_V_ap_vld;
wire   [5:0] relu_2_U0_res_2_V;
wire    relu_2_U0_res_2_V_ap_vld;
wire   [5:0] relu_2_U0_res_3_V;
wire    relu_2_U0_res_3_V_ap_vld;
wire   [5:0] relu_2_U0_res_4_V;
wire    relu_2_U0_res_4_V_ap_vld;
wire   [5:0] relu_2_U0_res_5_V;
wire    relu_2_U0_res_5_V_ap_vld;
wire   [5:0] relu_2_U0_res_6_V;
wire    relu_2_U0_res_6_V_ap_vld;
wire   [5:0] relu_2_U0_res_7_V;
wire    relu_2_U0_res_7_V_ap_vld;
wire   [5:0] relu_2_U0_res_8_V;
wire    relu_2_U0_res_8_V_ap_vld;
wire   [5:0] relu_2_U0_res_9_V;
wire    relu_2_U0_res_9_V_ap_vld;
wire   [5:0] relu_2_U0_res_10_V;
wire    relu_2_U0_res_10_V_ap_vld;
wire   [5:0] relu_2_U0_res_11_V;
wire    relu_2_U0_res_11_V_ap_vld;
wire   [5:0] relu_2_U0_res_12_V;
wire    relu_2_U0_res_12_V_ap_vld;
wire   [5:0] relu_2_U0_res_13_V;
wire    relu_2_U0_res_13_V_ap_vld;
wire   [5:0] relu_2_U0_res_14_V;
wire    relu_2_U0_res_14_V_ap_vld;
wire   [5:0] relu_2_U0_res_15_V;
wire    relu_2_U0_res_15_V_ap_vld;
wire   [5:0] relu_2_U0_res_16_V;
wire    relu_2_U0_res_16_V_ap_vld;
wire   [5:0] relu_2_U0_res_17_V;
wire    relu_2_U0_res_17_V_ap_vld;
wire   [5:0] relu_2_U0_res_18_V;
wire    relu_2_U0_res_18_V_ap_vld;
wire   [5:0] relu_2_U0_res_19_V;
wire    relu_2_U0_res_19_V_ap_vld;
wire   [5:0] relu_2_U0_res_20_V;
wire    relu_2_U0_res_20_V_ap_vld;
wire   [5:0] relu_2_U0_res_21_V;
wire    relu_2_U0_res_21_V_ap_vld;
wire   [5:0] relu_2_U0_res_22_V;
wire    relu_2_U0_res_22_V_ap_vld;
wire   [5:0] relu_2_U0_res_23_V;
wire    relu_2_U0_res_23_V_ap_vld;
wire   [5:0] relu_2_U0_res_24_V;
wire    relu_2_U0_res_24_V_ap_vld;
wire   [5:0] relu_2_U0_res_25_V;
wire    relu_2_U0_res_25_V_ap_vld;
wire   [5:0] relu_2_U0_res_26_V;
wire    relu_2_U0_res_26_V_ap_vld;
wire   [5:0] relu_2_U0_res_27_V;
wire    relu_2_U0_res_27_V_ap_vld;
wire   [5:0] relu_2_U0_res_28_V;
wire    relu_2_U0_res_28_V_ap_vld;
wire   [5:0] relu_2_U0_res_29_V;
wire    relu_2_U0_res_29_V_ap_vld;
wire   [5:0] relu_2_U0_res_30_V;
wire    relu_2_U0_res_30_V_ap_vld;
wire   [5:0] relu_2_U0_res_31_V;
wire    relu_2_U0_res_31_V_ap_vld;
wire    ap_channel_done_layer10_out_31_V_1;
wire    layer10_out_31_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_31_V_1;
wire    ap_sync_channel_write_layer10_out_31_V_1;
wire    ap_channel_done_layer10_out_30_V_1;
wire    layer10_out_30_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_30_V_1;
wire    ap_sync_channel_write_layer10_out_30_V_1;
wire    ap_channel_done_layer10_out_29_V_1;
wire    layer10_out_29_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_29_V_1;
wire    ap_sync_channel_write_layer10_out_29_V_1;
wire    ap_channel_done_layer10_out_28_V_1;
wire    layer10_out_28_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_28_V_1;
wire    ap_sync_channel_write_layer10_out_28_V_1;
wire    ap_channel_done_layer10_out_27_V_1;
wire    layer10_out_27_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_27_V_1;
wire    ap_sync_channel_write_layer10_out_27_V_1;
wire    ap_channel_done_layer10_out_26_V_1;
wire    layer10_out_26_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_26_V_1;
wire    ap_sync_channel_write_layer10_out_26_V_1;
wire    ap_channel_done_layer10_out_25_V_1;
wire    layer10_out_25_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_25_V_1;
wire    ap_sync_channel_write_layer10_out_25_V_1;
wire    ap_channel_done_layer10_out_24_V_1;
wire    layer10_out_24_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_24_V_1;
wire    ap_sync_channel_write_layer10_out_24_V_1;
wire    ap_channel_done_layer10_out_23_V_1;
wire    layer10_out_23_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_23_V_1;
wire    ap_sync_channel_write_layer10_out_23_V_1;
wire    ap_channel_done_layer10_out_22_V_1;
wire    layer10_out_22_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_22_V_1;
wire    ap_sync_channel_write_layer10_out_22_V_1;
wire    ap_channel_done_layer10_out_21_V_1;
wire    layer10_out_21_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_21_V_1;
wire    ap_sync_channel_write_layer10_out_21_V_1;
wire    ap_channel_done_layer10_out_20_V_1;
wire    layer10_out_20_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_20_V_1;
wire    ap_sync_channel_write_layer10_out_20_V_1;
wire    ap_channel_done_layer10_out_19_V_1;
wire    layer10_out_19_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_19_V_1;
wire    ap_sync_channel_write_layer10_out_19_V_1;
wire    ap_channel_done_layer10_out_18_V_1;
wire    layer10_out_18_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_18_V_1;
wire    ap_sync_channel_write_layer10_out_18_V_1;
wire    ap_channel_done_layer10_out_17_V_1;
wire    layer10_out_17_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_17_V_1;
wire    ap_sync_channel_write_layer10_out_17_V_1;
wire    ap_channel_done_layer10_out_16_V_1;
wire    layer10_out_16_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_16_V_1;
wire    ap_sync_channel_write_layer10_out_16_V_1;
wire    ap_channel_done_layer10_out_15_V_1;
wire    layer10_out_15_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_15_V_1;
wire    ap_sync_channel_write_layer10_out_15_V_1;
wire    ap_channel_done_layer10_out_14_V_1;
wire    layer10_out_14_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_14_V_1;
wire    ap_sync_channel_write_layer10_out_14_V_1;
wire    ap_channel_done_layer10_out_13_V_1;
wire    layer10_out_13_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_13_V_1;
wire    ap_sync_channel_write_layer10_out_13_V_1;
wire    ap_channel_done_layer10_out_12_V_1;
wire    layer10_out_12_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_12_V_1;
wire    ap_sync_channel_write_layer10_out_12_V_1;
wire    ap_channel_done_layer10_out_11_V_1;
wire    layer10_out_11_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_11_V_1;
wire    ap_sync_channel_write_layer10_out_11_V_1;
wire    ap_channel_done_layer10_out_10_V_1;
wire    layer10_out_10_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_10_V_1;
wire    ap_sync_channel_write_layer10_out_10_V_1;
wire    ap_channel_done_layer10_out_9_V_1;
wire    layer10_out_9_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_9_V_1;
wire    ap_sync_channel_write_layer10_out_9_V_1;
wire    ap_channel_done_layer10_out_8_V_1;
wire    layer10_out_8_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_8_V_1;
wire    ap_sync_channel_write_layer10_out_8_V_1;
wire    ap_channel_done_layer10_out_7_V_1;
wire    layer10_out_7_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_7_V_1;
wire    ap_sync_channel_write_layer10_out_7_V_1;
wire    ap_channel_done_layer10_out_6_V_1;
wire    layer10_out_6_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_6_V_1;
wire    ap_sync_channel_write_layer10_out_6_V_1;
wire    ap_channel_done_layer10_out_5_V_1;
wire    layer10_out_5_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_5_V_1;
wire    ap_sync_channel_write_layer10_out_5_V_1;
wire    ap_channel_done_layer10_out_4_V_1;
wire    layer10_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_4_V_1;
wire    ap_sync_channel_write_layer10_out_4_V_1;
wire    ap_channel_done_layer10_out_3_V_1;
wire    layer10_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_3_V_1;
wire    ap_sync_channel_write_layer10_out_3_V_1;
wire    ap_channel_done_layer10_out_2_V_1;
wire    layer10_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_2_V_1;
wire    ap_sync_channel_write_layer10_out_2_V_1;
wire    ap_channel_done_layer10_out_1_V_1;
wire    layer10_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_1_V_1;
wire    ap_sync_channel_write_layer10_out_1_V_1;
wire    ap_channel_done_layer10_out_0_V_1;
wire    layer10_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer10_out_0_V_1;
wire    ap_sync_channel_write_layer10_out_0_V_1;
wire    dense_resource_2_U0_ap_start;
wire    dense_resource_2_U0_ap_done;
wire    dense_resource_2_U0_ap_continue;
wire    dense_resource_2_U0_ap_idle;
wire    dense_resource_2_U0_ap_ready;
wire   [15:0] dense_resource_2_U0_res_0_V;
wire    dense_resource_2_U0_res_0_V_ap_vld;
wire   [15:0] dense_resource_2_U0_res_1_V;
wire    dense_resource_2_U0_res_1_V_ap_vld;
wire   [15:0] dense_resource_2_U0_res_2_V;
wire    dense_resource_2_U0_res_2_V_ap_vld;
wire   [15:0] dense_resource_2_U0_res_3_V;
wire    dense_resource_2_U0_res_3_V_ap_vld;
wire   [15:0] dense_resource_2_U0_res_4_V;
wire    dense_resource_2_U0_res_4_V_ap_vld;
wire    ap_channel_done_layer11_out_4_V_1;
wire    layer11_out_4_V_1_full_n;
reg    ap_sync_reg_channel_write_layer11_out_4_V_1;
wire    ap_sync_channel_write_layer11_out_4_V_1;
wire    ap_channel_done_layer11_out_3_V_1;
wire    layer11_out_3_V_1_full_n;
reg    ap_sync_reg_channel_write_layer11_out_3_V_1;
wire    ap_sync_channel_write_layer11_out_3_V_1;
wire    ap_channel_done_layer11_out_2_V_1;
wire    layer11_out_2_V_1_full_n;
reg    ap_sync_reg_channel_write_layer11_out_2_V_1;
wire    ap_sync_channel_write_layer11_out_2_V_1;
wire    ap_channel_done_layer11_out_1_V_1;
wire    layer11_out_1_V_1_full_n;
reg    ap_sync_reg_channel_write_layer11_out_1_V_1;
wire    ap_sync_channel_write_layer11_out_1_V_1;
wire    ap_channel_done_layer11_out_0_V_1;
wire    layer11_out_0_V_1_full_n;
reg    ap_sync_reg_channel_write_layer11_out_0_V_1;
wire    ap_sync_channel_write_layer11_out_0_V_1;
wire    softmax_latency_U0_ap_start;
wire    softmax_latency_U0_ap_done;
wire    softmax_latency_U0_ap_continue;
wire    softmax_latency_U0_ap_idle;
wire    softmax_latency_U0_ap_ready;
wire   [15:0] softmax_latency_U0_res_0_V;
wire    softmax_latency_U0_res_0_V_ap_vld;
wire   [15:0] softmax_latency_U0_res_1_V;
wire    softmax_latency_U0_res_1_V_ap_vld;
wire   [15:0] softmax_latency_U0_res_2_V;
wire    softmax_latency_U0_res_2_V_ap_vld;
wire   [15:0] softmax_latency_U0_res_3_V;
wire    softmax_latency_U0_res_3_V_ap_vld;
wire   [15:0] softmax_latency_U0_res_4_V;
wire    softmax_latency_U0_res_4_V_ap_vld;
wire    ap_sync_continue;
wire    fc1_input_V_c_full_n;
wire   [255:0] fc1_input_V_c_dout;
wire    fc1_input_V_c_empty_n;
wire   [15:0] layer2_out_0_V_1_dout;
wire    layer2_out_0_V_1_empty_n;
wire   [15:0] layer2_out_1_V_1_dout;
wire    layer2_out_1_V_1_empty_n;
wire   [15:0] layer2_out_2_V_1_dout;
wire    layer2_out_2_V_1_empty_n;
wire   [15:0] layer2_out_3_V_1_dout;
wire    layer2_out_3_V_1_empty_n;
wire   [15:0] layer2_out_4_V_1_dout;
wire    layer2_out_4_V_1_empty_n;
wire   [15:0] layer2_out_5_V_1_dout;
wire    layer2_out_5_V_1_empty_n;
wire   [15:0] layer2_out_6_V_1_dout;
wire    layer2_out_6_V_1_empty_n;
wire   [15:0] layer2_out_7_V_1_dout;
wire    layer2_out_7_V_1_empty_n;
wire   [15:0] layer2_out_8_V_1_dout;
wire    layer2_out_8_V_1_empty_n;
wire   [15:0] layer2_out_9_V_1_dout;
wire    layer2_out_9_V_1_empty_n;
wire   [15:0] layer2_out_10_V_1_dout;
wire    layer2_out_10_V_1_empty_n;
wire   [15:0] layer2_out_11_V_1_dout;
wire    layer2_out_11_V_1_empty_n;
wire   [15:0] layer2_out_12_V_1_dout;
wire    layer2_out_12_V_1_empty_n;
wire   [15:0] layer2_out_13_V_1_dout;
wire    layer2_out_13_V_1_empty_n;
wire   [15:0] layer2_out_14_V_1_dout;
wire    layer2_out_14_V_1_empty_n;
wire   [15:0] layer2_out_15_V_1_dout;
wire    layer2_out_15_V_1_empty_n;
wire   [15:0] layer2_out_16_V_1_dout;
wire    layer2_out_16_V_1_empty_n;
wire   [15:0] layer2_out_17_V_1_dout;
wire    layer2_out_17_V_1_empty_n;
wire   [15:0] layer2_out_18_V_1_dout;
wire    layer2_out_18_V_1_empty_n;
wire   [15:0] layer2_out_19_V_1_dout;
wire    layer2_out_19_V_1_empty_n;
wire   [15:0] layer2_out_20_V_1_dout;
wire    layer2_out_20_V_1_empty_n;
wire   [15:0] layer2_out_21_V_1_dout;
wire    layer2_out_21_V_1_empty_n;
wire   [15:0] layer2_out_22_V_1_dout;
wire    layer2_out_22_V_1_empty_n;
wire   [15:0] layer2_out_23_V_1_dout;
wire    layer2_out_23_V_1_empty_n;
wire   [15:0] layer2_out_24_V_1_dout;
wire    layer2_out_24_V_1_empty_n;
wire   [15:0] layer2_out_25_V_1_dout;
wire    layer2_out_25_V_1_empty_n;
wire   [15:0] layer2_out_26_V_1_dout;
wire    layer2_out_26_V_1_empty_n;
wire   [15:0] layer2_out_27_V_1_dout;
wire    layer2_out_27_V_1_empty_n;
wire   [15:0] layer2_out_28_V_1_dout;
wire    layer2_out_28_V_1_empty_n;
wire   [15:0] layer2_out_29_V_1_dout;
wire    layer2_out_29_V_1_empty_n;
wire   [15:0] layer2_out_30_V_1_dout;
wire    layer2_out_30_V_1_empty_n;
wire   [15:0] layer2_out_31_V_1_dout;
wire    layer2_out_31_V_1_empty_n;
wire   [15:0] layer2_out_32_V_1_dout;
wire    layer2_out_32_V_1_empty_n;
wire   [15:0] layer2_out_33_V_1_dout;
wire    layer2_out_33_V_1_empty_n;
wire   [15:0] layer2_out_34_V_1_dout;
wire    layer2_out_34_V_1_empty_n;
wire   [15:0] layer2_out_35_V_1_dout;
wire    layer2_out_35_V_1_empty_n;
wire   [15:0] layer2_out_36_V_1_dout;
wire    layer2_out_36_V_1_empty_n;
wire   [15:0] layer2_out_37_V_1_dout;
wire    layer2_out_37_V_1_empty_n;
wire   [15:0] layer2_out_38_V_1_dout;
wire    layer2_out_38_V_1_empty_n;
wire   [15:0] layer2_out_39_V_1_dout;
wire    layer2_out_39_V_1_empty_n;
wire   [15:0] layer2_out_40_V_1_dout;
wire    layer2_out_40_V_1_empty_n;
wire   [15:0] layer2_out_41_V_1_dout;
wire    layer2_out_41_V_1_empty_n;
wire   [15:0] layer2_out_42_V_1_dout;
wire    layer2_out_42_V_1_empty_n;
wire   [15:0] layer2_out_43_V_1_dout;
wire    layer2_out_43_V_1_empty_n;
wire   [15:0] layer2_out_44_V_1_dout;
wire    layer2_out_44_V_1_empty_n;
wire   [15:0] layer2_out_45_V_1_dout;
wire    layer2_out_45_V_1_empty_n;
wire   [15:0] layer2_out_46_V_1_dout;
wire    layer2_out_46_V_1_empty_n;
wire   [15:0] layer2_out_47_V_1_dout;
wire    layer2_out_47_V_1_empty_n;
wire   [15:0] layer2_out_48_V_1_dout;
wire    layer2_out_48_V_1_empty_n;
wire   [15:0] layer2_out_49_V_1_dout;
wire    layer2_out_49_V_1_empty_n;
wire   [15:0] layer2_out_50_V_1_dout;
wire    layer2_out_50_V_1_empty_n;
wire   [15:0] layer2_out_51_V_1_dout;
wire    layer2_out_51_V_1_empty_n;
wire   [15:0] layer2_out_52_V_1_dout;
wire    layer2_out_52_V_1_empty_n;
wire   [15:0] layer2_out_53_V_1_dout;
wire    layer2_out_53_V_1_empty_n;
wire   [15:0] layer2_out_54_V_1_dout;
wire    layer2_out_54_V_1_empty_n;
wire   [15:0] layer2_out_55_V_1_dout;
wire    layer2_out_55_V_1_empty_n;
wire   [15:0] layer2_out_56_V_1_dout;
wire    layer2_out_56_V_1_empty_n;
wire   [15:0] layer2_out_57_V_1_dout;
wire    layer2_out_57_V_1_empty_n;
wire   [15:0] layer2_out_58_V_1_dout;
wire    layer2_out_58_V_1_empty_n;
wire   [15:0] layer2_out_59_V_1_dout;
wire    layer2_out_59_V_1_empty_n;
wire   [15:0] layer2_out_60_V_1_dout;
wire    layer2_out_60_V_1_empty_n;
wire   [15:0] layer2_out_61_V_1_dout;
wire    layer2_out_61_V_1_empty_n;
wire   [15:0] layer2_out_62_V_1_dout;
wire    layer2_out_62_V_1_empty_n;
wire   [15:0] layer2_out_63_V_1_dout;
wire    layer2_out_63_V_1_empty_n;
wire   [5:0] layer4_out_0_V_1_dout;
wire    layer4_out_0_V_1_empty_n;
wire   [5:0] layer4_out_1_V_1_dout;
wire    layer4_out_1_V_1_empty_n;
wire   [5:0] layer4_out_2_V_1_dout;
wire    layer4_out_2_V_1_empty_n;
wire   [5:0] layer4_out_3_V_1_dout;
wire    layer4_out_3_V_1_empty_n;
wire   [5:0] layer4_out_4_V_1_dout;
wire    layer4_out_4_V_1_empty_n;
wire   [5:0] layer4_out_5_V_1_dout;
wire    layer4_out_5_V_1_empty_n;
wire   [5:0] layer4_out_6_V_1_dout;
wire    layer4_out_6_V_1_empty_n;
wire   [5:0] layer4_out_7_V_1_dout;
wire    layer4_out_7_V_1_empty_n;
wire   [5:0] layer4_out_8_V_1_dout;
wire    layer4_out_8_V_1_empty_n;
wire   [5:0] layer4_out_9_V_1_dout;
wire    layer4_out_9_V_1_empty_n;
wire   [5:0] layer4_out_10_V_1_dout;
wire    layer4_out_10_V_1_empty_n;
wire   [5:0] layer4_out_11_V_1_dout;
wire    layer4_out_11_V_1_empty_n;
wire   [5:0] layer4_out_12_V_1_dout;
wire    layer4_out_12_V_1_empty_n;
wire   [5:0] layer4_out_13_V_1_dout;
wire    layer4_out_13_V_1_empty_n;
wire   [5:0] layer4_out_14_V_1_dout;
wire    layer4_out_14_V_1_empty_n;
wire   [5:0] layer4_out_15_V_1_dout;
wire    layer4_out_15_V_1_empty_n;
wire   [5:0] layer4_out_16_V_1_dout;
wire    layer4_out_16_V_1_empty_n;
wire   [5:0] layer4_out_17_V_1_dout;
wire    layer4_out_17_V_1_empty_n;
wire   [5:0] layer4_out_18_V_1_dout;
wire    layer4_out_18_V_1_empty_n;
wire   [5:0] layer4_out_19_V_1_dout;
wire    layer4_out_19_V_1_empty_n;
wire   [5:0] layer4_out_20_V_1_dout;
wire    layer4_out_20_V_1_empty_n;
wire   [5:0] layer4_out_21_V_1_dout;
wire    layer4_out_21_V_1_empty_n;
wire   [5:0] layer4_out_22_V_1_dout;
wire    layer4_out_22_V_1_empty_n;
wire   [5:0] layer4_out_23_V_1_dout;
wire    layer4_out_23_V_1_empty_n;
wire   [5:0] layer4_out_24_V_1_dout;
wire    layer4_out_24_V_1_empty_n;
wire   [5:0] layer4_out_25_V_1_dout;
wire    layer4_out_25_V_1_empty_n;
wire   [5:0] layer4_out_26_V_1_dout;
wire    layer4_out_26_V_1_empty_n;
wire   [5:0] layer4_out_27_V_1_dout;
wire    layer4_out_27_V_1_empty_n;
wire   [5:0] layer4_out_28_V_1_dout;
wire    layer4_out_28_V_1_empty_n;
wire   [5:0] layer4_out_29_V_1_dout;
wire    layer4_out_29_V_1_empty_n;
wire   [5:0] layer4_out_30_V_1_dout;
wire    layer4_out_30_V_1_empty_n;
wire   [5:0] layer4_out_31_V_1_dout;
wire    layer4_out_31_V_1_empty_n;
wire   [5:0] layer4_out_32_V_1_dout;
wire    layer4_out_32_V_1_empty_n;
wire   [5:0] layer4_out_33_V_1_dout;
wire    layer4_out_33_V_1_empty_n;
wire   [5:0] layer4_out_34_V_1_dout;
wire    layer4_out_34_V_1_empty_n;
wire   [5:0] layer4_out_35_V_1_dout;
wire    layer4_out_35_V_1_empty_n;
wire   [5:0] layer4_out_36_V_1_dout;
wire    layer4_out_36_V_1_empty_n;
wire   [5:0] layer4_out_37_V_1_dout;
wire    layer4_out_37_V_1_empty_n;
wire   [5:0] layer4_out_38_V_1_dout;
wire    layer4_out_38_V_1_empty_n;
wire   [5:0] layer4_out_39_V_1_dout;
wire    layer4_out_39_V_1_empty_n;
wire   [5:0] layer4_out_40_V_1_dout;
wire    layer4_out_40_V_1_empty_n;
wire   [5:0] layer4_out_41_V_1_dout;
wire    layer4_out_41_V_1_empty_n;
wire   [5:0] layer4_out_42_V_1_dout;
wire    layer4_out_42_V_1_empty_n;
wire   [5:0] layer4_out_43_V_1_dout;
wire    layer4_out_43_V_1_empty_n;
wire   [5:0] layer4_out_44_V_1_dout;
wire    layer4_out_44_V_1_empty_n;
wire   [5:0] layer4_out_45_V_1_dout;
wire    layer4_out_45_V_1_empty_n;
wire   [5:0] layer4_out_46_V_1_dout;
wire    layer4_out_46_V_1_empty_n;
wire   [5:0] layer4_out_47_V_1_dout;
wire    layer4_out_47_V_1_empty_n;
wire   [5:0] layer4_out_48_V_1_dout;
wire    layer4_out_48_V_1_empty_n;
wire   [5:0] layer4_out_49_V_1_dout;
wire    layer4_out_49_V_1_empty_n;
wire   [5:0] layer4_out_50_V_1_dout;
wire    layer4_out_50_V_1_empty_n;
wire   [5:0] layer4_out_51_V_1_dout;
wire    layer4_out_51_V_1_empty_n;
wire   [5:0] layer4_out_52_V_1_dout;
wire    layer4_out_52_V_1_empty_n;
wire   [5:0] layer4_out_53_V_1_dout;
wire    layer4_out_53_V_1_empty_n;
wire   [5:0] layer4_out_54_V_1_dout;
wire    layer4_out_54_V_1_empty_n;
wire   [5:0] layer4_out_55_V_1_dout;
wire    layer4_out_55_V_1_empty_n;
wire   [5:0] layer4_out_56_V_1_dout;
wire    layer4_out_56_V_1_empty_n;
wire   [5:0] layer4_out_57_V_1_dout;
wire    layer4_out_57_V_1_empty_n;
wire   [5:0] layer4_out_58_V_1_dout;
wire    layer4_out_58_V_1_empty_n;
wire   [5:0] layer4_out_59_V_1_dout;
wire    layer4_out_59_V_1_empty_n;
wire   [5:0] layer4_out_60_V_1_dout;
wire    layer4_out_60_V_1_empty_n;
wire   [5:0] layer4_out_61_V_1_dout;
wire    layer4_out_61_V_1_empty_n;
wire   [5:0] layer4_out_62_V_1_dout;
wire    layer4_out_62_V_1_empty_n;
wire   [5:0] layer4_out_63_V_1_dout;
wire    layer4_out_63_V_1_empty_n;
wire   [15:0] layer5_out_0_V_1_dout;
wire    layer5_out_0_V_1_empty_n;
wire   [15:0] layer5_out_1_V_1_dout;
wire    layer5_out_1_V_1_empty_n;
wire   [15:0] layer5_out_2_V_1_dout;
wire    layer5_out_2_V_1_empty_n;
wire   [15:0] layer5_out_3_V_1_dout;
wire    layer5_out_3_V_1_empty_n;
wire   [15:0] layer5_out_4_V_1_dout;
wire    layer5_out_4_V_1_empty_n;
wire   [15:0] layer5_out_5_V_1_dout;
wire    layer5_out_5_V_1_empty_n;
wire   [15:0] layer5_out_6_V_1_dout;
wire    layer5_out_6_V_1_empty_n;
wire   [15:0] layer5_out_7_V_1_dout;
wire    layer5_out_7_V_1_empty_n;
wire   [15:0] layer5_out_8_V_1_dout;
wire    layer5_out_8_V_1_empty_n;
wire   [15:0] layer5_out_9_V_1_dout;
wire    layer5_out_9_V_1_empty_n;
wire   [15:0] layer5_out_10_V_1_dout;
wire    layer5_out_10_V_1_empty_n;
wire   [15:0] layer5_out_11_V_1_dout;
wire    layer5_out_11_V_1_empty_n;
wire   [15:0] layer5_out_12_V_1_dout;
wire    layer5_out_12_V_1_empty_n;
wire   [15:0] layer5_out_13_V_1_dout;
wire    layer5_out_13_V_1_empty_n;
wire   [15:0] layer5_out_14_V_1_dout;
wire    layer5_out_14_V_1_empty_n;
wire   [15:0] layer5_out_15_V_1_dout;
wire    layer5_out_15_V_1_empty_n;
wire   [15:0] layer5_out_16_V_1_dout;
wire    layer5_out_16_V_1_empty_n;
wire   [15:0] layer5_out_17_V_1_dout;
wire    layer5_out_17_V_1_empty_n;
wire   [15:0] layer5_out_18_V_1_dout;
wire    layer5_out_18_V_1_empty_n;
wire   [15:0] layer5_out_19_V_1_dout;
wire    layer5_out_19_V_1_empty_n;
wire   [15:0] layer5_out_20_V_1_dout;
wire    layer5_out_20_V_1_empty_n;
wire   [15:0] layer5_out_21_V_1_dout;
wire    layer5_out_21_V_1_empty_n;
wire   [15:0] layer5_out_22_V_1_dout;
wire    layer5_out_22_V_1_empty_n;
wire   [15:0] layer5_out_23_V_1_dout;
wire    layer5_out_23_V_1_empty_n;
wire   [15:0] layer5_out_24_V_1_dout;
wire    layer5_out_24_V_1_empty_n;
wire   [15:0] layer5_out_25_V_1_dout;
wire    layer5_out_25_V_1_empty_n;
wire   [15:0] layer5_out_26_V_1_dout;
wire    layer5_out_26_V_1_empty_n;
wire   [15:0] layer5_out_27_V_1_dout;
wire    layer5_out_27_V_1_empty_n;
wire   [15:0] layer5_out_28_V_1_dout;
wire    layer5_out_28_V_1_empty_n;
wire   [15:0] layer5_out_29_V_1_dout;
wire    layer5_out_29_V_1_empty_n;
wire   [15:0] layer5_out_30_V_1_dout;
wire    layer5_out_30_V_1_empty_n;
wire   [15:0] layer5_out_31_V_1_dout;
wire    layer5_out_31_V_1_empty_n;
wire   [5:0] layer7_out_0_V_1_dout;
wire    layer7_out_0_V_1_empty_n;
wire   [5:0] layer7_out_1_V_1_dout;
wire    layer7_out_1_V_1_empty_n;
wire   [5:0] layer7_out_2_V_1_dout;
wire    layer7_out_2_V_1_empty_n;
wire   [5:0] layer7_out_3_V_1_dout;
wire    layer7_out_3_V_1_empty_n;
wire   [5:0] layer7_out_4_V_1_dout;
wire    layer7_out_4_V_1_empty_n;
wire   [5:0] layer7_out_5_V_1_dout;
wire    layer7_out_5_V_1_empty_n;
wire   [5:0] layer7_out_6_V_1_dout;
wire    layer7_out_6_V_1_empty_n;
wire   [5:0] layer7_out_7_V_1_dout;
wire    layer7_out_7_V_1_empty_n;
wire   [5:0] layer7_out_8_V_1_dout;
wire    layer7_out_8_V_1_empty_n;
wire   [5:0] layer7_out_9_V_1_dout;
wire    layer7_out_9_V_1_empty_n;
wire   [5:0] layer7_out_10_V_1_dout;
wire    layer7_out_10_V_1_empty_n;
wire   [5:0] layer7_out_11_V_1_dout;
wire    layer7_out_11_V_1_empty_n;
wire   [5:0] layer7_out_12_V_1_dout;
wire    layer7_out_12_V_1_empty_n;
wire   [5:0] layer7_out_13_V_1_dout;
wire    layer7_out_13_V_1_empty_n;
wire   [5:0] layer7_out_14_V_1_dout;
wire    layer7_out_14_V_1_empty_n;
wire   [5:0] layer7_out_15_V_1_dout;
wire    layer7_out_15_V_1_empty_n;
wire   [5:0] layer7_out_16_V_1_dout;
wire    layer7_out_16_V_1_empty_n;
wire   [5:0] layer7_out_17_V_1_dout;
wire    layer7_out_17_V_1_empty_n;
wire   [5:0] layer7_out_18_V_1_dout;
wire    layer7_out_18_V_1_empty_n;
wire   [5:0] layer7_out_19_V_1_dout;
wire    layer7_out_19_V_1_empty_n;
wire   [5:0] layer7_out_20_V_1_dout;
wire    layer7_out_20_V_1_empty_n;
wire   [5:0] layer7_out_21_V_1_dout;
wire    layer7_out_21_V_1_empty_n;
wire   [5:0] layer7_out_22_V_1_dout;
wire    layer7_out_22_V_1_empty_n;
wire   [5:0] layer7_out_23_V_1_dout;
wire    layer7_out_23_V_1_empty_n;
wire   [5:0] layer7_out_24_V_1_dout;
wire    layer7_out_24_V_1_empty_n;
wire   [5:0] layer7_out_25_V_1_dout;
wire    layer7_out_25_V_1_empty_n;
wire   [5:0] layer7_out_26_V_1_dout;
wire    layer7_out_26_V_1_empty_n;
wire   [5:0] layer7_out_27_V_1_dout;
wire    layer7_out_27_V_1_empty_n;
wire   [5:0] layer7_out_28_V_1_dout;
wire    layer7_out_28_V_1_empty_n;
wire   [5:0] layer7_out_29_V_1_dout;
wire    layer7_out_29_V_1_empty_n;
wire   [5:0] layer7_out_30_V_1_dout;
wire    layer7_out_30_V_1_empty_n;
wire   [5:0] layer7_out_31_V_1_dout;
wire    layer7_out_31_V_1_empty_n;
wire   [15:0] layer8_out_0_V_1_dout;
wire    layer8_out_0_V_1_empty_n;
wire   [15:0] layer8_out_1_V_1_dout;
wire    layer8_out_1_V_1_empty_n;
wire   [15:0] layer8_out_2_V_1_dout;
wire    layer8_out_2_V_1_empty_n;
wire   [15:0] layer8_out_3_V_1_dout;
wire    layer8_out_3_V_1_empty_n;
wire   [15:0] layer8_out_4_V_1_dout;
wire    layer8_out_4_V_1_empty_n;
wire   [15:0] layer8_out_5_V_1_dout;
wire    layer8_out_5_V_1_empty_n;
wire   [15:0] layer8_out_6_V_1_dout;
wire    layer8_out_6_V_1_empty_n;
wire   [15:0] layer8_out_7_V_1_dout;
wire    layer8_out_7_V_1_empty_n;
wire   [15:0] layer8_out_8_V_1_dout;
wire    layer8_out_8_V_1_empty_n;
wire   [15:0] layer8_out_9_V_1_dout;
wire    layer8_out_9_V_1_empty_n;
wire   [15:0] layer8_out_10_V_1_dout;
wire    layer8_out_10_V_1_empty_n;
wire   [15:0] layer8_out_11_V_1_dout;
wire    layer8_out_11_V_1_empty_n;
wire   [15:0] layer8_out_12_V_1_dout;
wire    layer8_out_12_V_1_empty_n;
wire   [15:0] layer8_out_13_V_1_dout;
wire    layer8_out_13_V_1_empty_n;
wire   [15:0] layer8_out_14_V_1_dout;
wire    layer8_out_14_V_1_empty_n;
wire   [15:0] layer8_out_15_V_1_dout;
wire    layer8_out_15_V_1_empty_n;
wire   [15:0] layer8_out_16_V_1_dout;
wire    layer8_out_16_V_1_empty_n;
wire   [15:0] layer8_out_17_V_1_dout;
wire    layer8_out_17_V_1_empty_n;
wire   [15:0] layer8_out_18_V_1_dout;
wire    layer8_out_18_V_1_empty_n;
wire   [15:0] layer8_out_19_V_1_dout;
wire    layer8_out_19_V_1_empty_n;
wire   [15:0] layer8_out_20_V_1_dout;
wire    layer8_out_20_V_1_empty_n;
wire   [15:0] layer8_out_21_V_1_dout;
wire    layer8_out_21_V_1_empty_n;
wire   [15:0] layer8_out_22_V_1_dout;
wire    layer8_out_22_V_1_empty_n;
wire   [15:0] layer8_out_23_V_1_dout;
wire    layer8_out_23_V_1_empty_n;
wire   [15:0] layer8_out_24_V_1_dout;
wire    layer8_out_24_V_1_empty_n;
wire   [15:0] layer8_out_25_V_1_dout;
wire    layer8_out_25_V_1_empty_n;
wire   [15:0] layer8_out_26_V_1_dout;
wire    layer8_out_26_V_1_empty_n;
wire   [15:0] layer8_out_27_V_1_dout;
wire    layer8_out_27_V_1_empty_n;
wire   [15:0] layer8_out_28_V_1_dout;
wire    layer8_out_28_V_1_empty_n;
wire   [15:0] layer8_out_29_V_1_dout;
wire    layer8_out_29_V_1_empty_n;
wire   [15:0] layer8_out_30_V_1_dout;
wire    layer8_out_30_V_1_empty_n;
wire   [15:0] layer8_out_31_V_1_dout;
wire    layer8_out_31_V_1_empty_n;
wire   [5:0] layer10_out_0_V_1_dout;
wire    layer10_out_0_V_1_empty_n;
wire   [5:0] layer10_out_1_V_1_dout;
wire    layer10_out_1_V_1_empty_n;
wire   [5:0] layer10_out_2_V_1_dout;
wire    layer10_out_2_V_1_empty_n;
wire   [5:0] layer10_out_3_V_1_dout;
wire    layer10_out_3_V_1_empty_n;
wire   [5:0] layer10_out_4_V_1_dout;
wire    layer10_out_4_V_1_empty_n;
wire   [5:0] layer10_out_5_V_1_dout;
wire    layer10_out_5_V_1_empty_n;
wire   [5:0] layer10_out_6_V_1_dout;
wire    layer10_out_6_V_1_empty_n;
wire   [5:0] layer10_out_7_V_1_dout;
wire    layer10_out_7_V_1_empty_n;
wire   [5:0] layer10_out_8_V_1_dout;
wire    layer10_out_8_V_1_empty_n;
wire   [5:0] layer10_out_9_V_1_dout;
wire    layer10_out_9_V_1_empty_n;
wire   [5:0] layer10_out_10_V_1_dout;
wire    layer10_out_10_V_1_empty_n;
wire   [5:0] layer10_out_11_V_1_dout;
wire    layer10_out_11_V_1_empty_n;
wire   [5:0] layer10_out_12_V_1_dout;
wire    layer10_out_12_V_1_empty_n;
wire   [5:0] layer10_out_13_V_1_dout;
wire    layer10_out_13_V_1_empty_n;
wire   [5:0] layer10_out_14_V_1_dout;
wire    layer10_out_14_V_1_empty_n;
wire   [5:0] layer10_out_15_V_1_dout;
wire    layer10_out_15_V_1_empty_n;
wire   [5:0] layer10_out_16_V_1_dout;
wire    layer10_out_16_V_1_empty_n;
wire   [5:0] layer10_out_17_V_1_dout;
wire    layer10_out_17_V_1_empty_n;
wire   [5:0] layer10_out_18_V_1_dout;
wire    layer10_out_18_V_1_empty_n;
wire   [5:0] layer10_out_19_V_1_dout;
wire    layer10_out_19_V_1_empty_n;
wire   [5:0] layer10_out_20_V_1_dout;
wire    layer10_out_20_V_1_empty_n;
wire   [5:0] layer10_out_21_V_1_dout;
wire    layer10_out_21_V_1_empty_n;
wire   [5:0] layer10_out_22_V_1_dout;
wire    layer10_out_22_V_1_empty_n;
wire   [5:0] layer10_out_23_V_1_dout;
wire    layer10_out_23_V_1_empty_n;
wire   [5:0] layer10_out_24_V_1_dout;
wire    layer10_out_24_V_1_empty_n;
wire   [5:0] layer10_out_25_V_1_dout;
wire    layer10_out_25_V_1_empty_n;
wire   [5:0] layer10_out_26_V_1_dout;
wire    layer10_out_26_V_1_empty_n;
wire   [5:0] layer10_out_27_V_1_dout;
wire    layer10_out_27_V_1_empty_n;
wire   [5:0] layer10_out_28_V_1_dout;
wire    layer10_out_28_V_1_empty_n;
wire   [5:0] layer10_out_29_V_1_dout;
wire    layer10_out_29_V_1_empty_n;
wire   [5:0] layer10_out_30_V_1_dout;
wire    layer10_out_30_V_1_empty_n;
wire   [5:0] layer10_out_31_V_1_dout;
wire    layer10_out_31_V_1_empty_n;
wire   [15:0] layer11_out_0_V_1_dout;
wire    layer11_out_0_V_1_empty_n;
wire   [15:0] layer11_out_1_V_1_dout;
wire    layer11_out_1_V_1_empty_n;
wire   [15:0] layer11_out_2_V_1_dout;
wire    layer11_out_2_V_1_empty_n;
wire   [15:0] layer11_out_3_V_1_dout;
wire    layer11_out_3_V_1_empty_n;
wire   [15:0] layer11_out_4_V_1_dout;
wire    layer11_out_4_V_1_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_dense_resource_3_U0_din;
wire    start_for_dense_resource_3_U0_full_n;
wire   [0:0] start_for_dense_resource_3_U0_dout;
wire    start_for_dense_resource_3_U0_empty_n;
wire    dense_resource_3_U0_start_full_n;
wire    dense_resource_3_U0_start_write;
wire    relu_1_U0_start_full_n;
wire    relu_1_U0_start_write;
wire    dense_resource_1_U0_start_full_n;
wire    dense_resource_1_U0_start_write;
wire    relu_U0_start_full_n;
wire    relu_U0_start_write;
wire    dense_resource_U0_start_full_n;
wire    dense_resource_U0_start_write;
wire    relu_2_U0_start_full_n;
wire    relu_2_U0_start_write;
wire    dense_resource_2_U0_start_full_n;
wire    dense_resource_2_U0_start_write;
wire    softmax_latency_U0_start_full_n;
wire    softmax_latency_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_layer2_out_63_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_62_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_61_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_60_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_59_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_58_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_57_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_56_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_55_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_54_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_53_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_52_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_51_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_50_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_49_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_48_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_47_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_46_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_45_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_44_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_43_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_42_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_41_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_40_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_39_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_38_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_37_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_36_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_35_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_34_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_33_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_32_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_31_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_30_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_29_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_28_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_27_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_26_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_25_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_24_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_23_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_22_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_21_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_20_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_19_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_18_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_17_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_16_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_15_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_14_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_13_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_12_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_11_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_10_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_9_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_8_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_7_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_6_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_5_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer2_out_0_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_63_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_62_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_61_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_60_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_59_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_58_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_57_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_56_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_55_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_54_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_53_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_52_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_51_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_50_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_49_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_48_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_47_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_46_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_45_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_44_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_43_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_42_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_41_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_40_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_39_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_38_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_37_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_36_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_35_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_34_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_33_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_32_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_31_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_30_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_29_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_28_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_27_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_26_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_25_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_24_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_23_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_22_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_21_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_20_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_19_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_18_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_17_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_16_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_15_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_14_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_13_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_12_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_11_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_10_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_9_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_8_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_7_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_6_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_5_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer4_out_0_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_31_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_30_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_29_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_28_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_27_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_26_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_25_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_24_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_23_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_22_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_21_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_20_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_19_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_18_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_17_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_16_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_15_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_14_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_13_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_12_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_11_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_10_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_9_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_8_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_7_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_6_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_5_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer5_out_0_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_31_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_30_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_29_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_28_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_27_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_26_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_25_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_24_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_23_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_22_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_21_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_20_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_19_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_18_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_17_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_16_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_15_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_14_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_13_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_12_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_11_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_10_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_9_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_8_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_7_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_6_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_5_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer7_out_0_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_31_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_30_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_29_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_28_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_27_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_26_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_25_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_24_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_23_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_22_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_21_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_20_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_19_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_18_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_17_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_16_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_15_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_14_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_13_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_12_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_11_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_10_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_9_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_8_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_7_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_6_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_5_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer8_out_0_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_31_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_30_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_29_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_28_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_27_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_26_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_25_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_24_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_23_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_22_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_21_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_20_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_19_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_18_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_17_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_16_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_15_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_14_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_13_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_12_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_11_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_10_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_9_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_8_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_7_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_6_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_5_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer10_out_0_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_4_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_3_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_2_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_1_V_1 = 1'b0;
#0 ap_sync_reg_channel_write_layer11_out_0_V_1 = 1'b0;
end

myproject_entry153 myproject_entry153_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(myproject_entry153_U0_ap_start),
    .start_full_n(start_for_dense_resource_3_U0_full_n),
    .ap_done(myproject_entry153_U0_ap_done),
    .ap_continue(myproject_entry153_U0_ap_continue),
    .ap_idle(myproject_entry153_U0_ap_idle),
    .ap_ready(myproject_entry153_U0_ap_ready),
    .start_out(myproject_entry153_U0_start_out),
    .start_write(myproject_entry153_U0_start_write),
    .fc1_input_V(fc1_input_V),
    .fc1_input_V_c_din(myproject_entry153_U0_fc1_input_V_c_din),
    .fc1_input_V_c_full_n(fc1_input_V_c_full_n),
    .fc1_input_V_c_write(myproject_entry153_U0_fc1_input_V_c_write)
);

dense_resource_3 dense_resource_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_3_U0_ap_start),
    .ap_done(dense_resource_3_U0_ap_done),
    .ap_continue(dense_resource_3_U0_ap_continue),
    .ap_idle(dense_resource_3_U0_ap_idle),
    .ap_ready(dense_resource_3_U0_ap_ready),
    .data_V_dout(fc1_input_V_c_dout),
    .data_V_empty_n(fc1_input_V_c_empty_n),
    .data_V_read(dense_resource_3_U0_data_V_read),
    .res_0_V(dense_resource_3_U0_res_0_V),
    .res_0_V_ap_vld(dense_resource_3_U0_res_0_V_ap_vld),
    .res_1_V(dense_resource_3_U0_res_1_V),
    .res_1_V_ap_vld(dense_resource_3_U0_res_1_V_ap_vld),
    .res_2_V(dense_resource_3_U0_res_2_V),
    .res_2_V_ap_vld(dense_resource_3_U0_res_2_V_ap_vld),
    .res_3_V(dense_resource_3_U0_res_3_V),
    .res_3_V_ap_vld(dense_resource_3_U0_res_3_V_ap_vld),
    .res_4_V(dense_resource_3_U0_res_4_V),
    .res_4_V_ap_vld(dense_resource_3_U0_res_4_V_ap_vld),
    .res_5_V(dense_resource_3_U0_res_5_V),
    .res_5_V_ap_vld(dense_resource_3_U0_res_5_V_ap_vld),
    .res_6_V(dense_resource_3_U0_res_6_V),
    .res_6_V_ap_vld(dense_resource_3_U0_res_6_V_ap_vld),
    .res_7_V(dense_resource_3_U0_res_7_V),
    .res_7_V_ap_vld(dense_resource_3_U0_res_7_V_ap_vld),
    .res_8_V(dense_resource_3_U0_res_8_V),
    .res_8_V_ap_vld(dense_resource_3_U0_res_8_V_ap_vld),
    .res_9_V(dense_resource_3_U0_res_9_V),
    .res_9_V_ap_vld(dense_resource_3_U0_res_9_V_ap_vld),
    .res_10_V(dense_resource_3_U0_res_10_V),
    .res_10_V_ap_vld(dense_resource_3_U0_res_10_V_ap_vld),
    .res_11_V(dense_resource_3_U0_res_11_V),
    .res_11_V_ap_vld(dense_resource_3_U0_res_11_V_ap_vld),
    .res_12_V(dense_resource_3_U0_res_12_V),
    .res_12_V_ap_vld(dense_resource_3_U0_res_12_V_ap_vld),
    .res_13_V(dense_resource_3_U0_res_13_V),
    .res_13_V_ap_vld(dense_resource_3_U0_res_13_V_ap_vld),
    .res_14_V(dense_resource_3_U0_res_14_V),
    .res_14_V_ap_vld(dense_resource_3_U0_res_14_V_ap_vld),
    .res_15_V(dense_resource_3_U0_res_15_V),
    .res_15_V_ap_vld(dense_resource_3_U0_res_15_V_ap_vld),
    .res_16_V(dense_resource_3_U0_res_16_V),
    .res_16_V_ap_vld(dense_resource_3_U0_res_16_V_ap_vld),
    .res_17_V(dense_resource_3_U0_res_17_V),
    .res_17_V_ap_vld(dense_resource_3_U0_res_17_V_ap_vld),
    .res_18_V(dense_resource_3_U0_res_18_V),
    .res_18_V_ap_vld(dense_resource_3_U0_res_18_V_ap_vld),
    .res_19_V(dense_resource_3_U0_res_19_V),
    .res_19_V_ap_vld(dense_resource_3_U0_res_19_V_ap_vld),
    .res_20_V(dense_resource_3_U0_res_20_V),
    .res_20_V_ap_vld(dense_resource_3_U0_res_20_V_ap_vld),
    .res_21_V(dense_resource_3_U0_res_21_V),
    .res_21_V_ap_vld(dense_resource_3_U0_res_21_V_ap_vld),
    .res_22_V(dense_resource_3_U0_res_22_V),
    .res_22_V_ap_vld(dense_resource_3_U0_res_22_V_ap_vld),
    .res_23_V(dense_resource_3_U0_res_23_V),
    .res_23_V_ap_vld(dense_resource_3_U0_res_23_V_ap_vld),
    .res_24_V(dense_resource_3_U0_res_24_V),
    .res_24_V_ap_vld(dense_resource_3_U0_res_24_V_ap_vld),
    .res_25_V(dense_resource_3_U0_res_25_V),
    .res_25_V_ap_vld(dense_resource_3_U0_res_25_V_ap_vld),
    .res_26_V(dense_resource_3_U0_res_26_V),
    .res_26_V_ap_vld(dense_resource_3_U0_res_26_V_ap_vld),
    .res_27_V(dense_resource_3_U0_res_27_V),
    .res_27_V_ap_vld(dense_resource_3_U0_res_27_V_ap_vld),
    .res_28_V(dense_resource_3_U0_res_28_V),
    .res_28_V_ap_vld(dense_resource_3_U0_res_28_V_ap_vld),
    .res_29_V(dense_resource_3_U0_res_29_V),
    .res_29_V_ap_vld(dense_resource_3_U0_res_29_V_ap_vld),
    .res_30_V(dense_resource_3_U0_res_30_V),
    .res_30_V_ap_vld(dense_resource_3_U0_res_30_V_ap_vld),
    .res_31_V(dense_resource_3_U0_res_31_V),
    .res_31_V_ap_vld(dense_resource_3_U0_res_31_V_ap_vld),
    .res_32_V(dense_resource_3_U0_res_32_V),
    .res_32_V_ap_vld(dense_resource_3_U0_res_32_V_ap_vld),
    .res_33_V(dense_resource_3_U0_res_33_V),
    .res_33_V_ap_vld(dense_resource_3_U0_res_33_V_ap_vld),
    .res_34_V(dense_resource_3_U0_res_34_V),
    .res_34_V_ap_vld(dense_resource_3_U0_res_34_V_ap_vld),
    .res_35_V(dense_resource_3_U0_res_35_V),
    .res_35_V_ap_vld(dense_resource_3_U0_res_35_V_ap_vld),
    .res_36_V(dense_resource_3_U0_res_36_V),
    .res_36_V_ap_vld(dense_resource_3_U0_res_36_V_ap_vld),
    .res_37_V(dense_resource_3_U0_res_37_V),
    .res_37_V_ap_vld(dense_resource_3_U0_res_37_V_ap_vld),
    .res_38_V(dense_resource_3_U0_res_38_V),
    .res_38_V_ap_vld(dense_resource_3_U0_res_38_V_ap_vld),
    .res_39_V(dense_resource_3_U0_res_39_V),
    .res_39_V_ap_vld(dense_resource_3_U0_res_39_V_ap_vld),
    .res_40_V(dense_resource_3_U0_res_40_V),
    .res_40_V_ap_vld(dense_resource_3_U0_res_40_V_ap_vld),
    .res_41_V(dense_resource_3_U0_res_41_V),
    .res_41_V_ap_vld(dense_resource_3_U0_res_41_V_ap_vld),
    .res_42_V(dense_resource_3_U0_res_42_V),
    .res_42_V_ap_vld(dense_resource_3_U0_res_42_V_ap_vld),
    .res_43_V(dense_resource_3_U0_res_43_V),
    .res_43_V_ap_vld(dense_resource_3_U0_res_43_V_ap_vld),
    .res_44_V(dense_resource_3_U0_res_44_V),
    .res_44_V_ap_vld(dense_resource_3_U0_res_44_V_ap_vld),
    .res_45_V(dense_resource_3_U0_res_45_V),
    .res_45_V_ap_vld(dense_resource_3_U0_res_45_V_ap_vld),
    .res_46_V(dense_resource_3_U0_res_46_V),
    .res_46_V_ap_vld(dense_resource_3_U0_res_46_V_ap_vld),
    .res_47_V(dense_resource_3_U0_res_47_V),
    .res_47_V_ap_vld(dense_resource_3_U0_res_47_V_ap_vld),
    .res_48_V(dense_resource_3_U0_res_48_V),
    .res_48_V_ap_vld(dense_resource_3_U0_res_48_V_ap_vld),
    .res_49_V(dense_resource_3_U0_res_49_V),
    .res_49_V_ap_vld(dense_resource_3_U0_res_49_V_ap_vld),
    .res_50_V(dense_resource_3_U0_res_50_V),
    .res_50_V_ap_vld(dense_resource_3_U0_res_50_V_ap_vld),
    .res_51_V(dense_resource_3_U0_res_51_V),
    .res_51_V_ap_vld(dense_resource_3_U0_res_51_V_ap_vld),
    .res_52_V(dense_resource_3_U0_res_52_V),
    .res_52_V_ap_vld(dense_resource_3_U0_res_52_V_ap_vld),
    .res_53_V(dense_resource_3_U0_res_53_V),
    .res_53_V_ap_vld(dense_resource_3_U0_res_53_V_ap_vld),
    .res_54_V(dense_resource_3_U0_res_54_V),
    .res_54_V_ap_vld(dense_resource_3_U0_res_54_V_ap_vld),
    .res_55_V(dense_resource_3_U0_res_55_V),
    .res_55_V_ap_vld(dense_resource_3_U0_res_55_V_ap_vld),
    .res_56_V(dense_resource_3_U0_res_56_V),
    .res_56_V_ap_vld(dense_resource_3_U0_res_56_V_ap_vld),
    .res_57_V(dense_resource_3_U0_res_57_V),
    .res_57_V_ap_vld(dense_resource_3_U0_res_57_V_ap_vld),
    .res_58_V(dense_resource_3_U0_res_58_V),
    .res_58_V_ap_vld(dense_resource_3_U0_res_58_V_ap_vld),
    .res_59_V(dense_resource_3_U0_res_59_V),
    .res_59_V_ap_vld(dense_resource_3_U0_res_59_V_ap_vld),
    .res_60_V(dense_resource_3_U0_res_60_V),
    .res_60_V_ap_vld(dense_resource_3_U0_res_60_V_ap_vld),
    .res_61_V(dense_resource_3_U0_res_61_V),
    .res_61_V_ap_vld(dense_resource_3_U0_res_61_V_ap_vld),
    .res_62_V(dense_resource_3_U0_res_62_V),
    .res_62_V_ap_vld(dense_resource_3_U0_res_62_V_ap_vld),
    .res_63_V(dense_resource_3_U0_res_63_V),
    .res_63_V_ap_vld(dense_resource_3_U0_res_63_V_ap_vld)
);

relu_1 relu_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_1_U0_ap_start),
    .ap_done(relu_1_U0_ap_done),
    .ap_continue(relu_1_U0_ap_continue),
    .ap_idle(relu_1_U0_ap_idle),
    .ap_ready(relu_1_U0_ap_ready),
    .data_0_V(layer2_out_0_V_1_dout),
    .data_1_V(layer2_out_1_V_1_dout),
    .data_2_V(layer2_out_2_V_1_dout),
    .data_3_V(layer2_out_3_V_1_dout),
    .data_4_V(layer2_out_4_V_1_dout),
    .data_5_V(layer2_out_5_V_1_dout),
    .data_6_V(layer2_out_6_V_1_dout),
    .data_7_V(layer2_out_7_V_1_dout),
    .data_8_V(layer2_out_8_V_1_dout),
    .data_9_V(layer2_out_9_V_1_dout),
    .data_10_V(layer2_out_10_V_1_dout),
    .data_11_V(layer2_out_11_V_1_dout),
    .data_12_V(layer2_out_12_V_1_dout),
    .data_13_V(layer2_out_13_V_1_dout),
    .data_14_V(layer2_out_14_V_1_dout),
    .data_15_V(layer2_out_15_V_1_dout),
    .data_16_V(layer2_out_16_V_1_dout),
    .data_17_V(layer2_out_17_V_1_dout),
    .data_18_V(layer2_out_18_V_1_dout),
    .data_19_V(layer2_out_19_V_1_dout),
    .data_20_V(layer2_out_20_V_1_dout),
    .data_21_V(layer2_out_21_V_1_dout),
    .data_22_V(layer2_out_22_V_1_dout),
    .data_23_V(layer2_out_23_V_1_dout),
    .data_24_V(layer2_out_24_V_1_dout),
    .data_25_V(layer2_out_25_V_1_dout),
    .data_26_V(layer2_out_26_V_1_dout),
    .data_27_V(layer2_out_27_V_1_dout),
    .data_28_V(layer2_out_28_V_1_dout),
    .data_29_V(layer2_out_29_V_1_dout),
    .data_30_V(layer2_out_30_V_1_dout),
    .data_31_V(layer2_out_31_V_1_dout),
    .data_32_V(layer2_out_32_V_1_dout),
    .data_33_V(layer2_out_33_V_1_dout),
    .data_34_V(layer2_out_34_V_1_dout),
    .data_35_V(layer2_out_35_V_1_dout),
    .data_36_V(layer2_out_36_V_1_dout),
    .data_37_V(layer2_out_37_V_1_dout),
    .data_38_V(layer2_out_38_V_1_dout),
    .data_39_V(layer2_out_39_V_1_dout),
    .data_40_V(layer2_out_40_V_1_dout),
    .data_41_V(layer2_out_41_V_1_dout),
    .data_42_V(layer2_out_42_V_1_dout),
    .data_43_V(layer2_out_43_V_1_dout),
    .data_44_V(layer2_out_44_V_1_dout),
    .data_45_V(layer2_out_45_V_1_dout),
    .data_46_V(layer2_out_46_V_1_dout),
    .data_47_V(layer2_out_47_V_1_dout),
    .data_48_V(layer2_out_48_V_1_dout),
    .data_49_V(layer2_out_49_V_1_dout),
    .data_50_V(layer2_out_50_V_1_dout),
    .data_51_V(layer2_out_51_V_1_dout),
    .data_52_V(layer2_out_52_V_1_dout),
    .data_53_V(layer2_out_53_V_1_dout),
    .data_54_V(layer2_out_54_V_1_dout),
    .data_55_V(layer2_out_55_V_1_dout),
    .data_56_V(layer2_out_56_V_1_dout),
    .data_57_V(layer2_out_57_V_1_dout),
    .data_58_V(layer2_out_58_V_1_dout),
    .data_59_V(layer2_out_59_V_1_dout),
    .data_60_V(layer2_out_60_V_1_dout),
    .data_61_V(layer2_out_61_V_1_dout),
    .data_62_V(layer2_out_62_V_1_dout),
    .data_63_V(layer2_out_63_V_1_dout),
    .res_0_V(relu_1_U0_res_0_V),
    .res_0_V_ap_vld(relu_1_U0_res_0_V_ap_vld),
    .res_1_V(relu_1_U0_res_1_V),
    .res_1_V_ap_vld(relu_1_U0_res_1_V_ap_vld),
    .res_2_V(relu_1_U0_res_2_V),
    .res_2_V_ap_vld(relu_1_U0_res_2_V_ap_vld),
    .res_3_V(relu_1_U0_res_3_V),
    .res_3_V_ap_vld(relu_1_U0_res_3_V_ap_vld),
    .res_4_V(relu_1_U0_res_4_V),
    .res_4_V_ap_vld(relu_1_U0_res_4_V_ap_vld),
    .res_5_V(relu_1_U0_res_5_V),
    .res_5_V_ap_vld(relu_1_U0_res_5_V_ap_vld),
    .res_6_V(relu_1_U0_res_6_V),
    .res_6_V_ap_vld(relu_1_U0_res_6_V_ap_vld),
    .res_7_V(relu_1_U0_res_7_V),
    .res_7_V_ap_vld(relu_1_U0_res_7_V_ap_vld),
    .res_8_V(relu_1_U0_res_8_V),
    .res_8_V_ap_vld(relu_1_U0_res_8_V_ap_vld),
    .res_9_V(relu_1_U0_res_9_V),
    .res_9_V_ap_vld(relu_1_U0_res_9_V_ap_vld),
    .res_10_V(relu_1_U0_res_10_V),
    .res_10_V_ap_vld(relu_1_U0_res_10_V_ap_vld),
    .res_11_V(relu_1_U0_res_11_V),
    .res_11_V_ap_vld(relu_1_U0_res_11_V_ap_vld),
    .res_12_V(relu_1_U0_res_12_V),
    .res_12_V_ap_vld(relu_1_U0_res_12_V_ap_vld),
    .res_13_V(relu_1_U0_res_13_V),
    .res_13_V_ap_vld(relu_1_U0_res_13_V_ap_vld),
    .res_14_V(relu_1_U0_res_14_V),
    .res_14_V_ap_vld(relu_1_U0_res_14_V_ap_vld),
    .res_15_V(relu_1_U0_res_15_V),
    .res_15_V_ap_vld(relu_1_U0_res_15_V_ap_vld),
    .res_16_V(relu_1_U0_res_16_V),
    .res_16_V_ap_vld(relu_1_U0_res_16_V_ap_vld),
    .res_17_V(relu_1_U0_res_17_V),
    .res_17_V_ap_vld(relu_1_U0_res_17_V_ap_vld),
    .res_18_V(relu_1_U0_res_18_V),
    .res_18_V_ap_vld(relu_1_U0_res_18_V_ap_vld),
    .res_19_V(relu_1_U0_res_19_V),
    .res_19_V_ap_vld(relu_1_U0_res_19_V_ap_vld),
    .res_20_V(relu_1_U0_res_20_V),
    .res_20_V_ap_vld(relu_1_U0_res_20_V_ap_vld),
    .res_21_V(relu_1_U0_res_21_V),
    .res_21_V_ap_vld(relu_1_U0_res_21_V_ap_vld),
    .res_22_V(relu_1_U0_res_22_V),
    .res_22_V_ap_vld(relu_1_U0_res_22_V_ap_vld),
    .res_23_V(relu_1_U0_res_23_V),
    .res_23_V_ap_vld(relu_1_U0_res_23_V_ap_vld),
    .res_24_V(relu_1_U0_res_24_V),
    .res_24_V_ap_vld(relu_1_U0_res_24_V_ap_vld),
    .res_25_V(relu_1_U0_res_25_V),
    .res_25_V_ap_vld(relu_1_U0_res_25_V_ap_vld),
    .res_26_V(relu_1_U0_res_26_V),
    .res_26_V_ap_vld(relu_1_U0_res_26_V_ap_vld),
    .res_27_V(relu_1_U0_res_27_V),
    .res_27_V_ap_vld(relu_1_U0_res_27_V_ap_vld),
    .res_28_V(relu_1_U0_res_28_V),
    .res_28_V_ap_vld(relu_1_U0_res_28_V_ap_vld),
    .res_29_V(relu_1_U0_res_29_V),
    .res_29_V_ap_vld(relu_1_U0_res_29_V_ap_vld),
    .res_30_V(relu_1_U0_res_30_V),
    .res_30_V_ap_vld(relu_1_U0_res_30_V_ap_vld),
    .res_31_V(relu_1_U0_res_31_V),
    .res_31_V_ap_vld(relu_1_U0_res_31_V_ap_vld),
    .res_32_V(relu_1_U0_res_32_V),
    .res_32_V_ap_vld(relu_1_U0_res_32_V_ap_vld),
    .res_33_V(relu_1_U0_res_33_V),
    .res_33_V_ap_vld(relu_1_U0_res_33_V_ap_vld),
    .res_34_V(relu_1_U0_res_34_V),
    .res_34_V_ap_vld(relu_1_U0_res_34_V_ap_vld),
    .res_35_V(relu_1_U0_res_35_V),
    .res_35_V_ap_vld(relu_1_U0_res_35_V_ap_vld),
    .res_36_V(relu_1_U0_res_36_V),
    .res_36_V_ap_vld(relu_1_U0_res_36_V_ap_vld),
    .res_37_V(relu_1_U0_res_37_V),
    .res_37_V_ap_vld(relu_1_U0_res_37_V_ap_vld),
    .res_38_V(relu_1_U0_res_38_V),
    .res_38_V_ap_vld(relu_1_U0_res_38_V_ap_vld),
    .res_39_V(relu_1_U0_res_39_V),
    .res_39_V_ap_vld(relu_1_U0_res_39_V_ap_vld),
    .res_40_V(relu_1_U0_res_40_V),
    .res_40_V_ap_vld(relu_1_U0_res_40_V_ap_vld),
    .res_41_V(relu_1_U0_res_41_V),
    .res_41_V_ap_vld(relu_1_U0_res_41_V_ap_vld),
    .res_42_V(relu_1_U0_res_42_V),
    .res_42_V_ap_vld(relu_1_U0_res_42_V_ap_vld),
    .res_43_V(relu_1_U0_res_43_V),
    .res_43_V_ap_vld(relu_1_U0_res_43_V_ap_vld),
    .res_44_V(relu_1_U0_res_44_V),
    .res_44_V_ap_vld(relu_1_U0_res_44_V_ap_vld),
    .res_45_V(relu_1_U0_res_45_V),
    .res_45_V_ap_vld(relu_1_U0_res_45_V_ap_vld),
    .res_46_V(relu_1_U0_res_46_V),
    .res_46_V_ap_vld(relu_1_U0_res_46_V_ap_vld),
    .res_47_V(relu_1_U0_res_47_V),
    .res_47_V_ap_vld(relu_1_U0_res_47_V_ap_vld),
    .res_48_V(relu_1_U0_res_48_V),
    .res_48_V_ap_vld(relu_1_U0_res_48_V_ap_vld),
    .res_49_V(relu_1_U0_res_49_V),
    .res_49_V_ap_vld(relu_1_U0_res_49_V_ap_vld),
    .res_50_V(relu_1_U0_res_50_V),
    .res_50_V_ap_vld(relu_1_U0_res_50_V_ap_vld),
    .res_51_V(relu_1_U0_res_51_V),
    .res_51_V_ap_vld(relu_1_U0_res_51_V_ap_vld),
    .res_52_V(relu_1_U0_res_52_V),
    .res_52_V_ap_vld(relu_1_U0_res_52_V_ap_vld),
    .res_53_V(relu_1_U0_res_53_V),
    .res_53_V_ap_vld(relu_1_U0_res_53_V_ap_vld),
    .res_54_V(relu_1_U0_res_54_V),
    .res_54_V_ap_vld(relu_1_U0_res_54_V_ap_vld),
    .res_55_V(relu_1_U0_res_55_V),
    .res_55_V_ap_vld(relu_1_U0_res_55_V_ap_vld),
    .res_56_V(relu_1_U0_res_56_V),
    .res_56_V_ap_vld(relu_1_U0_res_56_V_ap_vld),
    .res_57_V(relu_1_U0_res_57_V),
    .res_57_V_ap_vld(relu_1_U0_res_57_V_ap_vld),
    .res_58_V(relu_1_U0_res_58_V),
    .res_58_V_ap_vld(relu_1_U0_res_58_V_ap_vld),
    .res_59_V(relu_1_U0_res_59_V),
    .res_59_V_ap_vld(relu_1_U0_res_59_V_ap_vld),
    .res_60_V(relu_1_U0_res_60_V),
    .res_60_V_ap_vld(relu_1_U0_res_60_V_ap_vld),
    .res_61_V(relu_1_U0_res_61_V),
    .res_61_V_ap_vld(relu_1_U0_res_61_V_ap_vld),
    .res_62_V(relu_1_U0_res_62_V),
    .res_62_V_ap_vld(relu_1_U0_res_62_V_ap_vld),
    .res_63_V(relu_1_U0_res_63_V),
    .res_63_V_ap_vld(relu_1_U0_res_63_V_ap_vld)
);

dense_resource_1 dense_resource_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_1_U0_ap_start),
    .ap_done(dense_resource_1_U0_ap_done),
    .ap_continue(dense_resource_1_U0_ap_continue),
    .ap_idle(dense_resource_1_U0_ap_idle),
    .ap_ready(dense_resource_1_U0_ap_ready),
    .data_0_V(layer4_out_0_V_1_dout),
    .data_1_V(layer4_out_1_V_1_dout),
    .data_2_V(layer4_out_2_V_1_dout),
    .data_3_V(layer4_out_3_V_1_dout),
    .data_4_V(layer4_out_4_V_1_dout),
    .data_5_V(layer4_out_5_V_1_dout),
    .data_6_V(layer4_out_6_V_1_dout),
    .data_7_V(layer4_out_7_V_1_dout),
    .data_8_V(layer4_out_8_V_1_dout),
    .data_9_V(layer4_out_9_V_1_dout),
    .data_10_V(layer4_out_10_V_1_dout),
    .data_11_V(layer4_out_11_V_1_dout),
    .data_12_V(layer4_out_12_V_1_dout),
    .data_13_V(layer4_out_13_V_1_dout),
    .data_14_V(layer4_out_14_V_1_dout),
    .data_15_V(layer4_out_15_V_1_dout),
    .data_16_V(layer4_out_16_V_1_dout),
    .data_17_V(layer4_out_17_V_1_dout),
    .data_18_V(layer4_out_18_V_1_dout),
    .data_19_V(layer4_out_19_V_1_dout),
    .data_20_V(layer4_out_20_V_1_dout),
    .data_21_V(layer4_out_21_V_1_dout),
    .data_22_V(layer4_out_22_V_1_dout),
    .data_23_V(layer4_out_23_V_1_dout),
    .data_24_V(layer4_out_24_V_1_dout),
    .data_25_V(layer4_out_25_V_1_dout),
    .data_26_V(layer4_out_26_V_1_dout),
    .data_27_V(layer4_out_27_V_1_dout),
    .data_28_V(layer4_out_28_V_1_dout),
    .data_29_V(layer4_out_29_V_1_dout),
    .data_30_V(layer4_out_30_V_1_dout),
    .data_31_V(layer4_out_31_V_1_dout),
    .data_32_V(layer4_out_32_V_1_dout),
    .data_33_V(layer4_out_33_V_1_dout),
    .data_34_V(layer4_out_34_V_1_dout),
    .data_35_V(layer4_out_35_V_1_dout),
    .data_36_V(layer4_out_36_V_1_dout),
    .data_37_V(layer4_out_37_V_1_dout),
    .data_38_V(layer4_out_38_V_1_dout),
    .data_39_V(layer4_out_39_V_1_dout),
    .data_40_V(layer4_out_40_V_1_dout),
    .data_41_V(layer4_out_41_V_1_dout),
    .data_42_V(layer4_out_42_V_1_dout),
    .data_43_V(layer4_out_43_V_1_dout),
    .data_44_V(layer4_out_44_V_1_dout),
    .data_45_V(layer4_out_45_V_1_dout),
    .data_46_V(layer4_out_46_V_1_dout),
    .data_47_V(layer4_out_47_V_1_dout),
    .data_48_V(layer4_out_48_V_1_dout),
    .data_49_V(layer4_out_49_V_1_dout),
    .data_50_V(layer4_out_50_V_1_dout),
    .data_51_V(layer4_out_51_V_1_dout),
    .data_52_V(layer4_out_52_V_1_dout),
    .data_53_V(layer4_out_53_V_1_dout),
    .data_54_V(layer4_out_54_V_1_dout),
    .data_55_V(layer4_out_55_V_1_dout),
    .data_56_V(layer4_out_56_V_1_dout),
    .data_57_V(layer4_out_57_V_1_dout),
    .data_58_V(layer4_out_58_V_1_dout),
    .data_59_V(layer4_out_59_V_1_dout),
    .data_60_V(layer4_out_60_V_1_dout),
    .data_61_V(layer4_out_61_V_1_dout),
    .data_62_V(layer4_out_62_V_1_dout),
    .data_63_V(layer4_out_63_V_1_dout),
    .res_0_V(dense_resource_1_U0_res_0_V),
    .res_0_V_ap_vld(dense_resource_1_U0_res_0_V_ap_vld),
    .res_1_V(dense_resource_1_U0_res_1_V),
    .res_1_V_ap_vld(dense_resource_1_U0_res_1_V_ap_vld),
    .res_2_V(dense_resource_1_U0_res_2_V),
    .res_2_V_ap_vld(dense_resource_1_U0_res_2_V_ap_vld),
    .res_3_V(dense_resource_1_U0_res_3_V),
    .res_3_V_ap_vld(dense_resource_1_U0_res_3_V_ap_vld),
    .res_4_V(dense_resource_1_U0_res_4_V),
    .res_4_V_ap_vld(dense_resource_1_U0_res_4_V_ap_vld),
    .res_5_V(dense_resource_1_U0_res_5_V),
    .res_5_V_ap_vld(dense_resource_1_U0_res_5_V_ap_vld),
    .res_6_V(dense_resource_1_U0_res_6_V),
    .res_6_V_ap_vld(dense_resource_1_U0_res_6_V_ap_vld),
    .res_7_V(dense_resource_1_U0_res_7_V),
    .res_7_V_ap_vld(dense_resource_1_U0_res_7_V_ap_vld),
    .res_8_V(dense_resource_1_U0_res_8_V),
    .res_8_V_ap_vld(dense_resource_1_U0_res_8_V_ap_vld),
    .res_9_V(dense_resource_1_U0_res_9_V),
    .res_9_V_ap_vld(dense_resource_1_U0_res_9_V_ap_vld),
    .res_10_V(dense_resource_1_U0_res_10_V),
    .res_10_V_ap_vld(dense_resource_1_U0_res_10_V_ap_vld),
    .res_11_V(dense_resource_1_U0_res_11_V),
    .res_11_V_ap_vld(dense_resource_1_U0_res_11_V_ap_vld),
    .res_12_V(dense_resource_1_U0_res_12_V),
    .res_12_V_ap_vld(dense_resource_1_U0_res_12_V_ap_vld),
    .res_13_V(dense_resource_1_U0_res_13_V),
    .res_13_V_ap_vld(dense_resource_1_U0_res_13_V_ap_vld),
    .res_14_V(dense_resource_1_U0_res_14_V),
    .res_14_V_ap_vld(dense_resource_1_U0_res_14_V_ap_vld),
    .res_15_V(dense_resource_1_U0_res_15_V),
    .res_15_V_ap_vld(dense_resource_1_U0_res_15_V_ap_vld),
    .res_16_V(dense_resource_1_U0_res_16_V),
    .res_16_V_ap_vld(dense_resource_1_U0_res_16_V_ap_vld),
    .res_17_V(dense_resource_1_U0_res_17_V),
    .res_17_V_ap_vld(dense_resource_1_U0_res_17_V_ap_vld),
    .res_18_V(dense_resource_1_U0_res_18_V),
    .res_18_V_ap_vld(dense_resource_1_U0_res_18_V_ap_vld),
    .res_19_V(dense_resource_1_U0_res_19_V),
    .res_19_V_ap_vld(dense_resource_1_U0_res_19_V_ap_vld),
    .res_20_V(dense_resource_1_U0_res_20_V),
    .res_20_V_ap_vld(dense_resource_1_U0_res_20_V_ap_vld),
    .res_21_V(dense_resource_1_U0_res_21_V),
    .res_21_V_ap_vld(dense_resource_1_U0_res_21_V_ap_vld),
    .res_22_V(dense_resource_1_U0_res_22_V),
    .res_22_V_ap_vld(dense_resource_1_U0_res_22_V_ap_vld),
    .res_23_V(dense_resource_1_U0_res_23_V),
    .res_23_V_ap_vld(dense_resource_1_U0_res_23_V_ap_vld),
    .res_24_V(dense_resource_1_U0_res_24_V),
    .res_24_V_ap_vld(dense_resource_1_U0_res_24_V_ap_vld),
    .res_25_V(dense_resource_1_U0_res_25_V),
    .res_25_V_ap_vld(dense_resource_1_U0_res_25_V_ap_vld),
    .res_26_V(dense_resource_1_U0_res_26_V),
    .res_26_V_ap_vld(dense_resource_1_U0_res_26_V_ap_vld),
    .res_27_V(dense_resource_1_U0_res_27_V),
    .res_27_V_ap_vld(dense_resource_1_U0_res_27_V_ap_vld),
    .res_28_V(dense_resource_1_U0_res_28_V),
    .res_28_V_ap_vld(dense_resource_1_U0_res_28_V_ap_vld),
    .res_29_V(dense_resource_1_U0_res_29_V),
    .res_29_V_ap_vld(dense_resource_1_U0_res_29_V_ap_vld),
    .res_30_V(dense_resource_1_U0_res_30_V),
    .res_30_V_ap_vld(dense_resource_1_U0_res_30_V_ap_vld),
    .res_31_V(dense_resource_1_U0_res_31_V),
    .res_31_V_ap_vld(dense_resource_1_U0_res_31_V_ap_vld)
);

relu relu_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_U0_ap_start),
    .ap_done(relu_U0_ap_done),
    .ap_continue(relu_U0_ap_continue),
    .ap_idle(relu_U0_ap_idle),
    .ap_ready(relu_U0_ap_ready),
    .data_0_V(layer5_out_0_V_1_dout),
    .data_1_V(layer5_out_1_V_1_dout),
    .data_2_V(layer5_out_2_V_1_dout),
    .data_3_V(layer5_out_3_V_1_dout),
    .data_4_V(layer5_out_4_V_1_dout),
    .data_5_V(layer5_out_5_V_1_dout),
    .data_6_V(layer5_out_6_V_1_dout),
    .data_7_V(layer5_out_7_V_1_dout),
    .data_8_V(layer5_out_8_V_1_dout),
    .data_9_V(layer5_out_9_V_1_dout),
    .data_10_V(layer5_out_10_V_1_dout),
    .data_11_V(layer5_out_11_V_1_dout),
    .data_12_V(layer5_out_12_V_1_dout),
    .data_13_V(layer5_out_13_V_1_dout),
    .data_14_V(layer5_out_14_V_1_dout),
    .data_15_V(layer5_out_15_V_1_dout),
    .data_16_V(layer5_out_16_V_1_dout),
    .data_17_V(layer5_out_17_V_1_dout),
    .data_18_V(layer5_out_18_V_1_dout),
    .data_19_V(layer5_out_19_V_1_dout),
    .data_20_V(layer5_out_20_V_1_dout),
    .data_21_V(layer5_out_21_V_1_dout),
    .data_22_V(layer5_out_22_V_1_dout),
    .data_23_V(layer5_out_23_V_1_dout),
    .data_24_V(layer5_out_24_V_1_dout),
    .data_25_V(layer5_out_25_V_1_dout),
    .data_26_V(layer5_out_26_V_1_dout),
    .data_27_V(layer5_out_27_V_1_dout),
    .data_28_V(layer5_out_28_V_1_dout),
    .data_29_V(layer5_out_29_V_1_dout),
    .data_30_V(layer5_out_30_V_1_dout),
    .data_31_V(layer5_out_31_V_1_dout),
    .res_0_V(relu_U0_res_0_V),
    .res_0_V_ap_vld(relu_U0_res_0_V_ap_vld),
    .res_1_V(relu_U0_res_1_V),
    .res_1_V_ap_vld(relu_U0_res_1_V_ap_vld),
    .res_2_V(relu_U0_res_2_V),
    .res_2_V_ap_vld(relu_U0_res_2_V_ap_vld),
    .res_3_V(relu_U0_res_3_V),
    .res_3_V_ap_vld(relu_U0_res_3_V_ap_vld),
    .res_4_V(relu_U0_res_4_V),
    .res_4_V_ap_vld(relu_U0_res_4_V_ap_vld),
    .res_5_V(relu_U0_res_5_V),
    .res_5_V_ap_vld(relu_U0_res_5_V_ap_vld),
    .res_6_V(relu_U0_res_6_V),
    .res_6_V_ap_vld(relu_U0_res_6_V_ap_vld),
    .res_7_V(relu_U0_res_7_V),
    .res_7_V_ap_vld(relu_U0_res_7_V_ap_vld),
    .res_8_V(relu_U0_res_8_V),
    .res_8_V_ap_vld(relu_U0_res_8_V_ap_vld),
    .res_9_V(relu_U0_res_9_V),
    .res_9_V_ap_vld(relu_U0_res_9_V_ap_vld),
    .res_10_V(relu_U0_res_10_V),
    .res_10_V_ap_vld(relu_U0_res_10_V_ap_vld),
    .res_11_V(relu_U0_res_11_V),
    .res_11_V_ap_vld(relu_U0_res_11_V_ap_vld),
    .res_12_V(relu_U0_res_12_V),
    .res_12_V_ap_vld(relu_U0_res_12_V_ap_vld),
    .res_13_V(relu_U0_res_13_V),
    .res_13_V_ap_vld(relu_U0_res_13_V_ap_vld),
    .res_14_V(relu_U0_res_14_V),
    .res_14_V_ap_vld(relu_U0_res_14_V_ap_vld),
    .res_15_V(relu_U0_res_15_V),
    .res_15_V_ap_vld(relu_U0_res_15_V_ap_vld),
    .res_16_V(relu_U0_res_16_V),
    .res_16_V_ap_vld(relu_U0_res_16_V_ap_vld),
    .res_17_V(relu_U0_res_17_V),
    .res_17_V_ap_vld(relu_U0_res_17_V_ap_vld),
    .res_18_V(relu_U0_res_18_V),
    .res_18_V_ap_vld(relu_U0_res_18_V_ap_vld),
    .res_19_V(relu_U0_res_19_V),
    .res_19_V_ap_vld(relu_U0_res_19_V_ap_vld),
    .res_20_V(relu_U0_res_20_V),
    .res_20_V_ap_vld(relu_U0_res_20_V_ap_vld),
    .res_21_V(relu_U0_res_21_V),
    .res_21_V_ap_vld(relu_U0_res_21_V_ap_vld),
    .res_22_V(relu_U0_res_22_V),
    .res_22_V_ap_vld(relu_U0_res_22_V_ap_vld),
    .res_23_V(relu_U0_res_23_V),
    .res_23_V_ap_vld(relu_U0_res_23_V_ap_vld),
    .res_24_V(relu_U0_res_24_V),
    .res_24_V_ap_vld(relu_U0_res_24_V_ap_vld),
    .res_25_V(relu_U0_res_25_V),
    .res_25_V_ap_vld(relu_U0_res_25_V_ap_vld),
    .res_26_V(relu_U0_res_26_V),
    .res_26_V_ap_vld(relu_U0_res_26_V_ap_vld),
    .res_27_V(relu_U0_res_27_V),
    .res_27_V_ap_vld(relu_U0_res_27_V_ap_vld),
    .res_28_V(relu_U0_res_28_V),
    .res_28_V_ap_vld(relu_U0_res_28_V_ap_vld),
    .res_29_V(relu_U0_res_29_V),
    .res_29_V_ap_vld(relu_U0_res_29_V_ap_vld),
    .res_30_V(relu_U0_res_30_V),
    .res_30_V_ap_vld(relu_U0_res_30_V_ap_vld),
    .res_31_V(relu_U0_res_31_V),
    .res_31_V_ap_vld(relu_U0_res_31_V_ap_vld)
);

dense_resource dense_resource_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_U0_ap_start),
    .ap_done(dense_resource_U0_ap_done),
    .ap_continue(dense_resource_U0_ap_continue),
    .ap_idle(dense_resource_U0_ap_idle),
    .ap_ready(dense_resource_U0_ap_ready),
    .data_0_V(layer7_out_0_V_1_dout),
    .data_1_V(layer7_out_1_V_1_dout),
    .data_2_V(layer7_out_2_V_1_dout),
    .data_3_V(layer7_out_3_V_1_dout),
    .data_4_V(layer7_out_4_V_1_dout),
    .data_5_V(layer7_out_5_V_1_dout),
    .data_6_V(layer7_out_6_V_1_dout),
    .data_7_V(layer7_out_7_V_1_dout),
    .data_8_V(layer7_out_8_V_1_dout),
    .data_9_V(layer7_out_9_V_1_dout),
    .data_10_V(layer7_out_10_V_1_dout),
    .data_11_V(layer7_out_11_V_1_dout),
    .data_12_V(layer7_out_12_V_1_dout),
    .data_13_V(layer7_out_13_V_1_dout),
    .data_14_V(layer7_out_14_V_1_dout),
    .data_15_V(layer7_out_15_V_1_dout),
    .data_16_V(layer7_out_16_V_1_dout),
    .data_17_V(layer7_out_17_V_1_dout),
    .data_18_V(layer7_out_18_V_1_dout),
    .data_19_V(layer7_out_19_V_1_dout),
    .data_20_V(layer7_out_20_V_1_dout),
    .data_21_V(layer7_out_21_V_1_dout),
    .data_22_V(layer7_out_22_V_1_dout),
    .data_23_V(layer7_out_23_V_1_dout),
    .data_24_V(layer7_out_24_V_1_dout),
    .data_25_V(layer7_out_25_V_1_dout),
    .data_26_V(layer7_out_26_V_1_dout),
    .data_27_V(layer7_out_27_V_1_dout),
    .data_28_V(layer7_out_28_V_1_dout),
    .data_29_V(layer7_out_29_V_1_dout),
    .data_30_V(layer7_out_30_V_1_dout),
    .data_31_V(layer7_out_31_V_1_dout),
    .res_0_V(dense_resource_U0_res_0_V),
    .res_0_V_ap_vld(dense_resource_U0_res_0_V_ap_vld),
    .res_1_V(dense_resource_U0_res_1_V),
    .res_1_V_ap_vld(dense_resource_U0_res_1_V_ap_vld),
    .res_2_V(dense_resource_U0_res_2_V),
    .res_2_V_ap_vld(dense_resource_U0_res_2_V_ap_vld),
    .res_3_V(dense_resource_U0_res_3_V),
    .res_3_V_ap_vld(dense_resource_U0_res_3_V_ap_vld),
    .res_4_V(dense_resource_U0_res_4_V),
    .res_4_V_ap_vld(dense_resource_U0_res_4_V_ap_vld),
    .res_5_V(dense_resource_U0_res_5_V),
    .res_5_V_ap_vld(dense_resource_U0_res_5_V_ap_vld),
    .res_6_V(dense_resource_U0_res_6_V),
    .res_6_V_ap_vld(dense_resource_U0_res_6_V_ap_vld),
    .res_7_V(dense_resource_U0_res_7_V),
    .res_7_V_ap_vld(dense_resource_U0_res_7_V_ap_vld),
    .res_8_V(dense_resource_U0_res_8_V),
    .res_8_V_ap_vld(dense_resource_U0_res_8_V_ap_vld),
    .res_9_V(dense_resource_U0_res_9_V),
    .res_9_V_ap_vld(dense_resource_U0_res_9_V_ap_vld),
    .res_10_V(dense_resource_U0_res_10_V),
    .res_10_V_ap_vld(dense_resource_U0_res_10_V_ap_vld),
    .res_11_V(dense_resource_U0_res_11_V),
    .res_11_V_ap_vld(dense_resource_U0_res_11_V_ap_vld),
    .res_12_V(dense_resource_U0_res_12_V),
    .res_12_V_ap_vld(dense_resource_U0_res_12_V_ap_vld),
    .res_13_V(dense_resource_U0_res_13_V),
    .res_13_V_ap_vld(dense_resource_U0_res_13_V_ap_vld),
    .res_14_V(dense_resource_U0_res_14_V),
    .res_14_V_ap_vld(dense_resource_U0_res_14_V_ap_vld),
    .res_15_V(dense_resource_U0_res_15_V),
    .res_15_V_ap_vld(dense_resource_U0_res_15_V_ap_vld),
    .res_16_V(dense_resource_U0_res_16_V),
    .res_16_V_ap_vld(dense_resource_U0_res_16_V_ap_vld),
    .res_17_V(dense_resource_U0_res_17_V),
    .res_17_V_ap_vld(dense_resource_U0_res_17_V_ap_vld),
    .res_18_V(dense_resource_U0_res_18_V),
    .res_18_V_ap_vld(dense_resource_U0_res_18_V_ap_vld),
    .res_19_V(dense_resource_U0_res_19_V),
    .res_19_V_ap_vld(dense_resource_U0_res_19_V_ap_vld),
    .res_20_V(dense_resource_U0_res_20_V),
    .res_20_V_ap_vld(dense_resource_U0_res_20_V_ap_vld),
    .res_21_V(dense_resource_U0_res_21_V),
    .res_21_V_ap_vld(dense_resource_U0_res_21_V_ap_vld),
    .res_22_V(dense_resource_U0_res_22_V),
    .res_22_V_ap_vld(dense_resource_U0_res_22_V_ap_vld),
    .res_23_V(dense_resource_U0_res_23_V),
    .res_23_V_ap_vld(dense_resource_U0_res_23_V_ap_vld),
    .res_24_V(dense_resource_U0_res_24_V),
    .res_24_V_ap_vld(dense_resource_U0_res_24_V_ap_vld),
    .res_25_V(dense_resource_U0_res_25_V),
    .res_25_V_ap_vld(dense_resource_U0_res_25_V_ap_vld),
    .res_26_V(dense_resource_U0_res_26_V),
    .res_26_V_ap_vld(dense_resource_U0_res_26_V_ap_vld),
    .res_27_V(dense_resource_U0_res_27_V),
    .res_27_V_ap_vld(dense_resource_U0_res_27_V_ap_vld),
    .res_28_V(dense_resource_U0_res_28_V),
    .res_28_V_ap_vld(dense_resource_U0_res_28_V_ap_vld),
    .res_29_V(dense_resource_U0_res_29_V),
    .res_29_V_ap_vld(dense_resource_U0_res_29_V_ap_vld),
    .res_30_V(dense_resource_U0_res_30_V),
    .res_30_V_ap_vld(dense_resource_U0_res_30_V_ap_vld),
    .res_31_V(dense_resource_U0_res_31_V),
    .res_31_V_ap_vld(dense_resource_U0_res_31_V_ap_vld)
);

relu_2 relu_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(relu_2_U0_ap_start),
    .ap_done(relu_2_U0_ap_done),
    .ap_continue(relu_2_U0_ap_continue),
    .ap_idle(relu_2_U0_ap_idle),
    .ap_ready(relu_2_U0_ap_ready),
    .data_0_V(layer8_out_0_V_1_dout),
    .data_1_V(layer8_out_1_V_1_dout),
    .data_2_V(layer8_out_2_V_1_dout),
    .data_3_V(layer8_out_3_V_1_dout),
    .data_4_V(layer8_out_4_V_1_dout),
    .data_5_V(layer8_out_5_V_1_dout),
    .data_6_V(layer8_out_6_V_1_dout),
    .data_7_V(layer8_out_7_V_1_dout),
    .data_8_V(layer8_out_8_V_1_dout),
    .data_9_V(layer8_out_9_V_1_dout),
    .data_10_V(layer8_out_10_V_1_dout),
    .data_11_V(layer8_out_11_V_1_dout),
    .data_12_V(layer8_out_12_V_1_dout),
    .data_13_V(layer8_out_13_V_1_dout),
    .data_14_V(layer8_out_14_V_1_dout),
    .data_15_V(layer8_out_15_V_1_dout),
    .data_16_V(layer8_out_16_V_1_dout),
    .data_17_V(layer8_out_17_V_1_dout),
    .data_18_V(layer8_out_18_V_1_dout),
    .data_19_V(layer8_out_19_V_1_dout),
    .data_20_V(layer8_out_20_V_1_dout),
    .data_21_V(layer8_out_21_V_1_dout),
    .data_22_V(layer8_out_22_V_1_dout),
    .data_23_V(layer8_out_23_V_1_dout),
    .data_24_V(layer8_out_24_V_1_dout),
    .data_25_V(layer8_out_25_V_1_dout),
    .data_26_V(layer8_out_26_V_1_dout),
    .data_27_V(layer8_out_27_V_1_dout),
    .data_28_V(layer8_out_28_V_1_dout),
    .data_29_V(layer8_out_29_V_1_dout),
    .data_30_V(layer8_out_30_V_1_dout),
    .data_31_V(layer8_out_31_V_1_dout),
    .res_0_V(relu_2_U0_res_0_V),
    .res_0_V_ap_vld(relu_2_U0_res_0_V_ap_vld),
    .res_1_V(relu_2_U0_res_1_V),
    .res_1_V_ap_vld(relu_2_U0_res_1_V_ap_vld),
    .res_2_V(relu_2_U0_res_2_V),
    .res_2_V_ap_vld(relu_2_U0_res_2_V_ap_vld),
    .res_3_V(relu_2_U0_res_3_V),
    .res_3_V_ap_vld(relu_2_U0_res_3_V_ap_vld),
    .res_4_V(relu_2_U0_res_4_V),
    .res_4_V_ap_vld(relu_2_U0_res_4_V_ap_vld),
    .res_5_V(relu_2_U0_res_5_V),
    .res_5_V_ap_vld(relu_2_U0_res_5_V_ap_vld),
    .res_6_V(relu_2_U0_res_6_V),
    .res_6_V_ap_vld(relu_2_U0_res_6_V_ap_vld),
    .res_7_V(relu_2_U0_res_7_V),
    .res_7_V_ap_vld(relu_2_U0_res_7_V_ap_vld),
    .res_8_V(relu_2_U0_res_8_V),
    .res_8_V_ap_vld(relu_2_U0_res_8_V_ap_vld),
    .res_9_V(relu_2_U0_res_9_V),
    .res_9_V_ap_vld(relu_2_U0_res_9_V_ap_vld),
    .res_10_V(relu_2_U0_res_10_V),
    .res_10_V_ap_vld(relu_2_U0_res_10_V_ap_vld),
    .res_11_V(relu_2_U0_res_11_V),
    .res_11_V_ap_vld(relu_2_U0_res_11_V_ap_vld),
    .res_12_V(relu_2_U0_res_12_V),
    .res_12_V_ap_vld(relu_2_U0_res_12_V_ap_vld),
    .res_13_V(relu_2_U0_res_13_V),
    .res_13_V_ap_vld(relu_2_U0_res_13_V_ap_vld),
    .res_14_V(relu_2_U0_res_14_V),
    .res_14_V_ap_vld(relu_2_U0_res_14_V_ap_vld),
    .res_15_V(relu_2_U0_res_15_V),
    .res_15_V_ap_vld(relu_2_U0_res_15_V_ap_vld),
    .res_16_V(relu_2_U0_res_16_V),
    .res_16_V_ap_vld(relu_2_U0_res_16_V_ap_vld),
    .res_17_V(relu_2_U0_res_17_V),
    .res_17_V_ap_vld(relu_2_U0_res_17_V_ap_vld),
    .res_18_V(relu_2_U0_res_18_V),
    .res_18_V_ap_vld(relu_2_U0_res_18_V_ap_vld),
    .res_19_V(relu_2_U0_res_19_V),
    .res_19_V_ap_vld(relu_2_U0_res_19_V_ap_vld),
    .res_20_V(relu_2_U0_res_20_V),
    .res_20_V_ap_vld(relu_2_U0_res_20_V_ap_vld),
    .res_21_V(relu_2_U0_res_21_V),
    .res_21_V_ap_vld(relu_2_U0_res_21_V_ap_vld),
    .res_22_V(relu_2_U0_res_22_V),
    .res_22_V_ap_vld(relu_2_U0_res_22_V_ap_vld),
    .res_23_V(relu_2_U0_res_23_V),
    .res_23_V_ap_vld(relu_2_U0_res_23_V_ap_vld),
    .res_24_V(relu_2_U0_res_24_V),
    .res_24_V_ap_vld(relu_2_U0_res_24_V_ap_vld),
    .res_25_V(relu_2_U0_res_25_V),
    .res_25_V_ap_vld(relu_2_U0_res_25_V_ap_vld),
    .res_26_V(relu_2_U0_res_26_V),
    .res_26_V_ap_vld(relu_2_U0_res_26_V_ap_vld),
    .res_27_V(relu_2_U0_res_27_V),
    .res_27_V_ap_vld(relu_2_U0_res_27_V_ap_vld),
    .res_28_V(relu_2_U0_res_28_V),
    .res_28_V_ap_vld(relu_2_U0_res_28_V_ap_vld),
    .res_29_V(relu_2_U0_res_29_V),
    .res_29_V_ap_vld(relu_2_U0_res_29_V_ap_vld),
    .res_30_V(relu_2_U0_res_30_V),
    .res_30_V_ap_vld(relu_2_U0_res_30_V_ap_vld),
    .res_31_V(relu_2_U0_res_31_V),
    .res_31_V_ap_vld(relu_2_U0_res_31_V_ap_vld)
);

dense_resource_2 dense_resource_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_2_U0_ap_start),
    .ap_done(dense_resource_2_U0_ap_done),
    .ap_continue(dense_resource_2_U0_ap_continue),
    .ap_idle(dense_resource_2_U0_ap_idle),
    .ap_ready(dense_resource_2_U0_ap_ready),
    .data_0_V(layer10_out_0_V_1_dout),
    .data_1_V(layer10_out_1_V_1_dout),
    .data_2_V(layer10_out_2_V_1_dout),
    .data_3_V(layer10_out_3_V_1_dout),
    .data_4_V(layer10_out_4_V_1_dout),
    .data_5_V(layer10_out_5_V_1_dout),
    .data_6_V(layer10_out_6_V_1_dout),
    .data_7_V(layer10_out_7_V_1_dout),
    .data_8_V(layer10_out_8_V_1_dout),
    .data_9_V(layer10_out_9_V_1_dout),
    .data_10_V(layer10_out_10_V_1_dout),
    .data_11_V(layer10_out_11_V_1_dout),
    .data_12_V(layer10_out_12_V_1_dout),
    .data_13_V(layer10_out_13_V_1_dout),
    .data_14_V(layer10_out_14_V_1_dout),
    .data_15_V(layer10_out_15_V_1_dout),
    .data_16_V(layer10_out_16_V_1_dout),
    .data_17_V(layer10_out_17_V_1_dout),
    .data_18_V(layer10_out_18_V_1_dout),
    .data_19_V(layer10_out_19_V_1_dout),
    .data_20_V(layer10_out_20_V_1_dout),
    .data_21_V(layer10_out_21_V_1_dout),
    .data_22_V(layer10_out_22_V_1_dout),
    .data_23_V(layer10_out_23_V_1_dout),
    .data_24_V(layer10_out_24_V_1_dout),
    .data_25_V(layer10_out_25_V_1_dout),
    .data_26_V(layer10_out_26_V_1_dout),
    .data_27_V(layer10_out_27_V_1_dout),
    .data_28_V(layer10_out_28_V_1_dout),
    .data_29_V(layer10_out_29_V_1_dout),
    .data_30_V(layer10_out_30_V_1_dout),
    .data_31_V(layer10_out_31_V_1_dout),
    .res_0_V(dense_resource_2_U0_res_0_V),
    .res_0_V_ap_vld(dense_resource_2_U0_res_0_V_ap_vld),
    .res_1_V(dense_resource_2_U0_res_1_V),
    .res_1_V_ap_vld(dense_resource_2_U0_res_1_V_ap_vld),
    .res_2_V(dense_resource_2_U0_res_2_V),
    .res_2_V_ap_vld(dense_resource_2_U0_res_2_V_ap_vld),
    .res_3_V(dense_resource_2_U0_res_3_V),
    .res_3_V_ap_vld(dense_resource_2_U0_res_3_V_ap_vld),
    .res_4_V(dense_resource_2_U0_res_4_V),
    .res_4_V_ap_vld(dense_resource_2_U0_res_4_V_ap_vld)
);

softmax_latency softmax_latency_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(softmax_latency_U0_ap_start),
    .ap_done(softmax_latency_U0_ap_done),
    .ap_continue(softmax_latency_U0_ap_continue),
    .ap_idle(softmax_latency_U0_ap_idle),
    .ap_ready(softmax_latency_U0_ap_ready),
    .data_0_V(layer11_out_0_V_1_dout),
    .data_1_V(layer11_out_1_V_1_dout),
    .data_2_V(layer11_out_2_V_1_dout),
    .data_3_V(layer11_out_3_V_1_dout),
    .data_4_V(layer11_out_4_V_1_dout),
    .res_0_V(softmax_latency_U0_res_0_V),
    .res_0_V_ap_vld(softmax_latency_U0_res_0_V_ap_vld),
    .res_1_V(softmax_latency_U0_res_1_V),
    .res_1_V_ap_vld(softmax_latency_U0_res_1_V_ap_vld),
    .res_2_V(softmax_latency_U0_res_2_V),
    .res_2_V_ap_vld(softmax_latency_U0_res_2_V_ap_vld),
    .res_3_V(softmax_latency_U0_res_3_V),
    .res_3_V_ap_vld(softmax_latency_U0_res_3_V_ap_vld),
    .res_4_V(softmax_latency_U0_res_4_V),
    .res_4_V_ap_vld(softmax_latency_U0_res_4_V_ap_vld)
);

fifo_w256_d2_A fc1_input_V_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(myproject_entry153_U0_fc1_input_V_c_din),
    .if_full_n(fc1_input_V_c_full_n),
    .if_write(myproject_entry153_U0_fc1_input_V_c_write),
    .if_dout(fc1_input_V_c_dout),
    .if_empty_n(fc1_input_V_c_empty_n),
    .if_read(dense_resource_3_U0_data_V_read)
);

fifo_w16_d2_A layer2_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_0_V),
    .if_full_n(layer2_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_0_V_1),
    .if_dout(layer2_out_0_V_1_dout),
    .if_empty_n(layer2_out_0_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_1_V),
    .if_full_n(layer2_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_1_V_1),
    .if_dout(layer2_out_1_V_1_dout),
    .if_empty_n(layer2_out_1_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_2_V),
    .if_full_n(layer2_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_2_V_1),
    .if_dout(layer2_out_2_V_1_dout),
    .if_empty_n(layer2_out_2_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_3_V),
    .if_full_n(layer2_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_3_V_1),
    .if_dout(layer2_out_3_V_1_dout),
    .if_empty_n(layer2_out_3_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_4_V),
    .if_full_n(layer2_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_4_V_1),
    .if_dout(layer2_out_4_V_1_dout),
    .if_empty_n(layer2_out_4_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_5_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_5_V),
    .if_full_n(layer2_out_5_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_5_V_1),
    .if_dout(layer2_out_5_V_1_dout),
    .if_empty_n(layer2_out_5_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_6_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_6_V),
    .if_full_n(layer2_out_6_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_6_V_1),
    .if_dout(layer2_out_6_V_1_dout),
    .if_empty_n(layer2_out_6_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_7_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_7_V),
    .if_full_n(layer2_out_7_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_7_V_1),
    .if_dout(layer2_out_7_V_1_dout),
    .if_empty_n(layer2_out_7_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_8_V),
    .if_full_n(layer2_out_8_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_8_V_1),
    .if_dout(layer2_out_8_V_1_dout),
    .if_empty_n(layer2_out_8_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_9_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_9_V),
    .if_full_n(layer2_out_9_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_9_V_1),
    .if_dout(layer2_out_9_V_1_dout),
    .if_empty_n(layer2_out_9_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_10_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_10_V),
    .if_full_n(layer2_out_10_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_10_V_1),
    .if_dout(layer2_out_10_V_1_dout),
    .if_empty_n(layer2_out_10_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_11_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_11_V),
    .if_full_n(layer2_out_11_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_11_V_1),
    .if_dout(layer2_out_11_V_1_dout),
    .if_empty_n(layer2_out_11_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_12_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_12_V),
    .if_full_n(layer2_out_12_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_12_V_1),
    .if_dout(layer2_out_12_V_1_dout),
    .if_empty_n(layer2_out_12_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_13_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_13_V),
    .if_full_n(layer2_out_13_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_13_V_1),
    .if_dout(layer2_out_13_V_1_dout),
    .if_empty_n(layer2_out_13_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_14_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_14_V),
    .if_full_n(layer2_out_14_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_14_V_1),
    .if_dout(layer2_out_14_V_1_dout),
    .if_empty_n(layer2_out_14_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_15_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_15_V),
    .if_full_n(layer2_out_15_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_15_V_1),
    .if_dout(layer2_out_15_V_1_dout),
    .if_empty_n(layer2_out_15_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_16_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_16_V),
    .if_full_n(layer2_out_16_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_16_V_1),
    .if_dout(layer2_out_16_V_1_dout),
    .if_empty_n(layer2_out_16_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_17_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_17_V),
    .if_full_n(layer2_out_17_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_17_V_1),
    .if_dout(layer2_out_17_V_1_dout),
    .if_empty_n(layer2_out_17_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_18_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_18_V),
    .if_full_n(layer2_out_18_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_18_V_1),
    .if_dout(layer2_out_18_V_1_dout),
    .if_empty_n(layer2_out_18_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_19_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_19_V),
    .if_full_n(layer2_out_19_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_19_V_1),
    .if_dout(layer2_out_19_V_1_dout),
    .if_empty_n(layer2_out_19_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_20_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_20_V),
    .if_full_n(layer2_out_20_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_20_V_1),
    .if_dout(layer2_out_20_V_1_dout),
    .if_empty_n(layer2_out_20_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_21_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_21_V),
    .if_full_n(layer2_out_21_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_21_V_1),
    .if_dout(layer2_out_21_V_1_dout),
    .if_empty_n(layer2_out_21_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_22_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_22_V),
    .if_full_n(layer2_out_22_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_22_V_1),
    .if_dout(layer2_out_22_V_1_dout),
    .if_empty_n(layer2_out_22_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_23_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_23_V),
    .if_full_n(layer2_out_23_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_23_V_1),
    .if_dout(layer2_out_23_V_1_dout),
    .if_empty_n(layer2_out_23_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_24_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_24_V),
    .if_full_n(layer2_out_24_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_24_V_1),
    .if_dout(layer2_out_24_V_1_dout),
    .if_empty_n(layer2_out_24_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_25_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_25_V),
    .if_full_n(layer2_out_25_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_25_V_1),
    .if_dout(layer2_out_25_V_1_dout),
    .if_empty_n(layer2_out_25_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_26_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_26_V),
    .if_full_n(layer2_out_26_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_26_V_1),
    .if_dout(layer2_out_26_V_1_dout),
    .if_empty_n(layer2_out_26_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_27_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_27_V),
    .if_full_n(layer2_out_27_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_27_V_1),
    .if_dout(layer2_out_27_V_1_dout),
    .if_empty_n(layer2_out_27_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_28_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_28_V),
    .if_full_n(layer2_out_28_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_28_V_1),
    .if_dout(layer2_out_28_V_1_dout),
    .if_empty_n(layer2_out_28_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_29_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_29_V),
    .if_full_n(layer2_out_29_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_29_V_1),
    .if_dout(layer2_out_29_V_1_dout),
    .if_empty_n(layer2_out_29_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_30_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_30_V),
    .if_full_n(layer2_out_30_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_30_V_1),
    .if_dout(layer2_out_30_V_1_dout),
    .if_empty_n(layer2_out_30_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_31_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_31_V),
    .if_full_n(layer2_out_31_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_31_V_1),
    .if_dout(layer2_out_31_V_1_dout),
    .if_empty_n(layer2_out_31_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_32_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_32_V),
    .if_full_n(layer2_out_32_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_32_V_1),
    .if_dout(layer2_out_32_V_1_dout),
    .if_empty_n(layer2_out_32_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_33_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_33_V),
    .if_full_n(layer2_out_33_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_33_V_1),
    .if_dout(layer2_out_33_V_1_dout),
    .if_empty_n(layer2_out_33_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_34_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_34_V),
    .if_full_n(layer2_out_34_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_34_V_1),
    .if_dout(layer2_out_34_V_1_dout),
    .if_empty_n(layer2_out_34_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_35_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_35_V),
    .if_full_n(layer2_out_35_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_35_V_1),
    .if_dout(layer2_out_35_V_1_dout),
    .if_empty_n(layer2_out_35_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_36_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_36_V),
    .if_full_n(layer2_out_36_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_36_V_1),
    .if_dout(layer2_out_36_V_1_dout),
    .if_empty_n(layer2_out_36_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_37_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_37_V),
    .if_full_n(layer2_out_37_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_37_V_1),
    .if_dout(layer2_out_37_V_1_dout),
    .if_empty_n(layer2_out_37_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_38_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_38_V),
    .if_full_n(layer2_out_38_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_38_V_1),
    .if_dout(layer2_out_38_V_1_dout),
    .if_empty_n(layer2_out_38_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_39_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_39_V),
    .if_full_n(layer2_out_39_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_39_V_1),
    .if_dout(layer2_out_39_V_1_dout),
    .if_empty_n(layer2_out_39_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_40_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_40_V),
    .if_full_n(layer2_out_40_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_40_V_1),
    .if_dout(layer2_out_40_V_1_dout),
    .if_empty_n(layer2_out_40_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_41_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_41_V),
    .if_full_n(layer2_out_41_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_41_V_1),
    .if_dout(layer2_out_41_V_1_dout),
    .if_empty_n(layer2_out_41_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_42_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_42_V),
    .if_full_n(layer2_out_42_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_42_V_1),
    .if_dout(layer2_out_42_V_1_dout),
    .if_empty_n(layer2_out_42_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_43_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_43_V),
    .if_full_n(layer2_out_43_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_43_V_1),
    .if_dout(layer2_out_43_V_1_dout),
    .if_empty_n(layer2_out_43_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_44_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_44_V),
    .if_full_n(layer2_out_44_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_44_V_1),
    .if_dout(layer2_out_44_V_1_dout),
    .if_empty_n(layer2_out_44_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_45_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_45_V),
    .if_full_n(layer2_out_45_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_45_V_1),
    .if_dout(layer2_out_45_V_1_dout),
    .if_empty_n(layer2_out_45_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_46_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_46_V),
    .if_full_n(layer2_out_46_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_46_V_1),
    .if_dout(layer2_out_46_V_1_dout),
    .if_empty_n(layer2_out_46_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_47_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_47_V),
    .if_full_n(layer2_out_47_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_47_V_1),
    .if_dout(layer2_out_47_V_1_dout),
    .if_empty_n(layer2_out_47_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_48_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_48_V),
    .if_full_n(layer2_out_48_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_48_V_1),
    .if_dout(layer2_out_48_V_1_dout),
    .if_empty_n(layer2_out_48_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_49_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_49_V),
    .if_full_n(layer2_out_49_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_49_V_1),
    .if_dout(layer2_out_49_V_1_dout),
    .if_empty_n(layer2_out_49_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_50_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_50_V),
    .if_full_n(layer2_out_50_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_50_V_1),
    .if_dout(layer2_out_50_V_1_dout),
    .if_empty_n(layer2_out_50_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_51_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_51_V),
    .if_full_n(layer2_out_51_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_51_V_1),
    .if_dout(layer2_out_51_V_1_dout),
    .if_empty_n(layer2_out_51_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_52_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_52_V),
    .if_full_n(layer2_out_52_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_52_V_1),
    .if_dout(layer2_out_52_V_1_dout),
    .if_empty_n(layer2_out_52_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_53_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_53_V),
    .if_full_n(layer2_out_53_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_53_V_1),
    .if_dout(layer2_out_53_V_1_dout),
    .if_empty_n(layer2_out_53_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_54_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_54_V),
    .if_full_n(layer2_out_54_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_54_V_1),
    .if_dout(layer2_out_54_V_1_dout),
    .if_empty_n(layer2_out_54_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_55_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_55_V),
    .if_full_n(layer2_out_55_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_55_V_1),
    .if_dout(layer2_out_55_V_1_dout),
    .if_empty_n(layer2_out_55_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_56_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_56_V),
    .if_full_n(layer2_out_56_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_56_V_1),
    .if_dout(layer2_out_56_V_1_dout),
    .if_empty_n(layer2_out_56_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_57_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_57_V),
    .if_full_n(layer2_out_57_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_57_V_1),
    .if_dout(layer2_out_57_V_1_dout),
    .if_empty_n(layer2_out_57_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_58_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_58_V),
    .if_full_n(layer2_out_58_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_58_V_1),
    .if_dout(layer2_out_58_V_1_dout),
    .if_empty_n(layer2_out_58_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_59_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_59_V),
    .if_full_n(layer2_out_59_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_59_V_1),
    .if_dout(layer2_out_59_V_1_dout),
    .if_empty_n(layer2_out_59_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_60_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_60_V),
    .if_full_n(layer2_out_60_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_60_V_1),
    .if_dout(layer2_out_60_V_1_dout),
    .if_empty_n(layer2_out_60_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_61_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_61_V),
    .if_full_n(layer2_out_61_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_61_V_1),
    .if_dout(layer2_out_61_V_1_dout),
    .if_empty_n(layer2_out_61_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_62_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_62_V),
    .if_full_n(layer2_out_62_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_62_V_1),
    .if_dout(layer2_out_62_V_1_dout),
    .if_empty_n(layer2_out_62_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w16_d2_A layer2_out_63_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_3_U0_res_63_V),
    .if_full_n(layer2_out_63_V_1_full_n),
    .if_write(ap_channel_done_layer2_out_63_V_1),
    .if_dout(layer2_out_63_V_1_dout),
    .if_empty_n(layer2_out_63_V_1_empty_n),
    .if_read(relu_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_0_V),
    .if_full_n(layer4_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_0_V_1),
    .if_dout(layer4_out_0_V_1_dout),
    .if_empty_n(layer4_out_0_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_1_V),
    .if_full_n(layer4_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_1_V_1),
    .if_dout(layer4_out_1_V_1_dout),
    .if_empty_n(layer4_out_1_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_2_V),
    .if_full_n(layer4_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_2_V_1),
    .if_dout(layer4_out_2_V_1_dout),
    .if_empty_n(layer4_out_2_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_3_V),
    .if_full_n(layer4_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_3_V_1),
    .if_dout(layer4_out_3_V_1_dout),
    .if_empty_n(layer4_out_3_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_4_V),
    .if_full_n(layer4_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_4_V_1),
    .if_dout(layer4_out_4_V_1_dout),
    .if_empty_n(layer4_out_4_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_5_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_5_V),
    .if_full_n(layer4_out_5_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_5_V_1),
    .if_dout(layer4_out_5_V_1_dout),
    .if_empty_n(layer4_out_5_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_6_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_6_V),
    .if_full_n(layer4_out_6_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_6_V_1),
    .if_dout(layer4_out_6_V_1_dout),
    .if_empty_n(layer4_out_6_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_7_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_7_V),
    .if_full_n(layer4_out_7_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_7_V_1),
    .if_dout(layer4_out_7_V_1_dout),
    .if_empty_n(layer4_out_7_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_8_V),
    .if_full_n(layer4_out_8_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_8_V_1),
    .if_dout(layer4_out_8_V_1_dout),
    .if_empty_n(layer4_out_8_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_9_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_9_V),
    .if_full_n(layer4_out_9_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_9_V_1),
    .if_dout(layer4_out_9_V_1_dout),
    .if_empty_n(layer4_out_9_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_10_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_10_V),
    .if_full_n(layer4_out_10_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_10_V_1),
    .if_dout(layer4_out_10_V_1_dout),
    .if_empty_n(layer4_out_10_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_11_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_11_V),
    .if_full_n(layer4_out_11_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_11_V_1),
    .if_dout(layer4_out_11_V_1_dout),
    .if_empty_n(layer4_out_11_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_12_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_12_V),
    .if_full_n(layer4_out_12_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_12_V_1),
    .if_dout(layer4_out_12_V_1_dout),
    .if_empty_n(layer4_out_12_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_13_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_13_V),
    .if_full_n(layer4_out_13_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_13_V_1),
    .if_dout(layer4_out_13_V_1_dout),
    .if_empty_n(layer4_out_13_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_14_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_14_V),
    .if_full_n(layer4_out_14_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_14_V_1),
    .if_dout(layer4_out_14_V_1_dout),
    .if_empty_n(layer4_out_14_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_15_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_15_V),
    .if_full_n(layer4_out_15_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_15_V_1),
    .if_dout(layer4_out_15_V_1_dout),
    .if_empty_n(layer4_out_15_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_16_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_16_V),
    .if_full_n(layer4_out_16_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_16_V_1),
    .if_dout(layer4_out_16_V_1_dout),
    .if_empty_n(layer4_out_16_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_17_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_17_V),
    .if_full_n(layer4_out_17_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_17_V_1),
    .if_dout(layer4_out_17_V_1_dout),
    .if_empty_n(layer4_out_17_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_18_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_18_V),
    .if_full_n(layer4_out_18_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_18_V_1),
    .if_dout(layer4_out_18_V_1_dout),
    .if_empty_n(layer4_out_18_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_19_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_19_V),
    .if_full_n(layer4_out_19_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_19_V_1),
    .if_dout(layer4_out_19_V_1_dout),
    .if_empty_n(layer4_out_19_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_20_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_20_V),
    .if_full_n(layer4_out_20_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_20_V_1),
    .if_dout(layer4_out_20_V_1_dout),
    .if_empty_n(layer4_out_20_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_21_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_21_V),
    .if_full_n(layer4_out_21_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_21_V_1),
    .if_dout(layer4_out_21_V_1_dout),
    .if_empty_n(layer4_out_21_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_22_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_22_V),
    .if_full_n(layer4_out_22_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_22_V_1),
    .if_dout(layer4_out_22_V_1_dout),
    .if_empty_n(layer4_out_22_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_23_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_23_V),
    .if_full_n(layer4_out_23_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_23_V_1),
    .if_dout(layer4_out_23_V_1_dout),
    .if_empty_n(layer4_out_23_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_24_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_24_V),
    .if_full_n(layer4_out_24_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_24_V_1),
    .if_dout(layer4_out_24_V_1_dout),
    .if_empty_n(layer4_out_24_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_25_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_25_V),
    .if_full_n(layer4_out_25_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_25_V_1),
    .if_dout(layer4_out_25_V_1_dout),
    .if_empty_n(layer4_out_25_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_26_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_26_V),
    .if_full_n(layer4_out_26_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_26_V_1),
    .if_dout(layer4_out_26_V_1_dout),
    .if_empty_n(layer4_out_26_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_27_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_27_V),
    .if_full_n(layer4_out_27_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_27_V_1),
    .if_dout(layer4_out_27_V_1_dout),
    .if_empty_n(layer4_out_27_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_28_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_28_V),
    .if_full_n(layer4_out_28_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_28_V_1),
    .if_dout(layer4_out_28_V_1_dout),
    .if_empty_n(layer4_out_28_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_29_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_29_V),
    .if_full_n(layer4_out_29_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_29_V_1),
    .if_dout(layer4_out_29_V_1_dout),
    .if_empty_n(layer4_out_29_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_30_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_30_V),
    .if_full_n(layer4_out_30_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_30_V_1),
    .if_dout(layer4_out_30_V_1_dout),
    .if_empty_n(layer4_out_30_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_31_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_31_V),
    .if_full_n(layer4_out_31_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_31_V_1),
    .if_dout(layer4_out_31_V_1_dout),
    .if_empty_n(layer4_out_31_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_32_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_32_V),
    .if_full_n(layer4_out_32_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_32_V_1),
    .if_dout(layer4_out_32_V_1_dout),
    .if_empty_n(layer4_out_32_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_33_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_33_V),
    .if_full_n(layer4_out_33_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_33_V_1),
    .if_dout(layer4_out_33_V_1_dout),
    .if_empty_n(layer4_out_33_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_34_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_34_V),
    .if_full_n(layer4_out_34_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_34_V_1),
    .if_dout(layer4_out_34_V_1_dout),
    .if_empty_n(layer4_out_34_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_35_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_35_V),
    .if_full_n(layer4_out_35_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_35_V_1),
    .if_dout(layer4_out_35_V_1_dout),
    .if_empty_n(layer4_out_35_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_36_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_36_V),
    .if_full_n(layer4_out_36_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_36_V_1),
    .if_dout(layer4_out_36_V_1_dout),
    .if_empty_n(layer4_out_36_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_37_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_37_V),
    .if_full_n(layer4_out_37_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_37_V_1),
    .if_dout(layer4_out_37_V_1_dout),
    .if_empty_n(layer4_out_37_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_38_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_38_V),
    .if_full_n(layer4_out_38_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_38_V_1),
    .if_dout(layer4_out_38_V_1_dout),
    .if_empty_n(layer4_out_38_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_39_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_39_V),
    .if_full_n(layer4_out_39_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_39_V_1),
    .if_dout(layer4_out_39_V_1_dout),
    .if_empty_n(layer4_out_39_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_40_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_40_V),
    .if_full_n(layer4_out_40_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_40_V_1),
    .if_dout(layer4_out_40_V_1_dout),
    .if_empty_n(layer4_out_40_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_41_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_41_V),
    .if_full_n(layer4_out_41_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_41_V_1),
    .if_dout(layer4_out_41_V_1_dout),
    .if_empty_n(layer4_out_41_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_42_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_42_V),
    .if_full_n(layer4_out_42_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_42_V_1),
    .if_dout(layer4_out_42_V_1_dout),
    .if_empty_n(layer4_out_42_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_43_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_43_V),
    .if_full_n(layer4_out_43_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_43_V_1),
    .if_dout(layer4_out_43_V_1_dout),
    .if_empty_n(layer4_out_43_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_44_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_44_V),
    .if_full_n(layer4_out_44_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_44_V_1),
    .if_dout(layer4_out_44_V_1_dout),
    .if_empty_n(layer4_out_44_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_45_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_45_V),
    .if_full_n(layer4_out_45_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_45_V_1),
    .if_dout(layer4_out_45_V_1_dout),
    .if_empty_n(layer4_out_45_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_46_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_46_V),
    .if_full_n(layer4_out_46_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_46_V_1),
    .if_dout(layer4_out_46_V_1_dout),
    .if_empty_n(layer4_out_46_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_47_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_47_V),
    .if_full_n(layer4_out_47_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_47_V_1),
    .if_dout(layer4_out_47_V_1_dout),
    .if_empty_n(layer4_out_47_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_48_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_48_V),
    .if_full_n(layer4_out_48_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_48_V_1),
    .if_dout(layer4_out_48_V_1_dout),
    .if_empty_n(layer4_out_48_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_49_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_49_V),
    .if_full_n(layer4_out_49_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_49_V_1),
    .if_dout(layer4_out_49_V_1_dout),
    .if_empty_n(layer4_out_49_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_50_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_50_V),
    .if_full_n(layer4_out_50_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_50_V_1),
    .if_dout(layer4_out_50_V_1_dout),
    .if_empty_n(layer4_out_50_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_51_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_51_V),
    .if_full_n(layer4_out_51_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_51_V_1),
    .if_dout(layer4_out_51_V_1_dout),
    .if_empty_n(layer4_out_51_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_52_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_52_V),
    .if_full_n(layer4_out_52_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_52_V_1),
    .if_dout(layer4_out_52_V_1_dout),
    .if_empty_n(layer4_out_52_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_53_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_53_V),
    .if_full_n(layer4_out_53_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_53_V_1),
    .if_dout(layer4_out_53_V_1_dout),
    .if_empty_n(layer4_out_53_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_54_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_54_V),
    .if_full_n(layer4_out_54_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_54_V_1),
    .if_dout(layer4_out_54_V_1_dout),
    .if_empty_n(layer4_out_54_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_55_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_55_V),
    .if_full_n(layer4_out_55_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_55_V_1),
    .if_dout(layer4_out_55_V_1_dout),
    .if_empty_n(layer4_out_55_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_56_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_56_V),
    .if_full_n(layer4_out_56_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_56_V_1),
    .if_dout(layer4_out_56_V_1_dout),
    .if_empty_n(layer4_out_56_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_57_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_57_V),
    .if_full_n(layer4_out_57_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_57_V_1),
    .if_dout(layer4_out_57_V_1_dout),
    .if_empty_n(layer4_out_57_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_58_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_58_V),
    .if_full_n(layer4_out_58_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_58_V_1),
    .if_dout(layer4_out_58_V_1_dout),
    .if_empty_n(layer4_out_58_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_59_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_59_V),
    .if_full_n(layer4_out_59_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_59_V_1),
    .if_dout(layer4_out_59_V_1_dout),
    .if_empty_n(layer4_out_59_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_60_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_60_V),
    .if_full_n(layer4_out_60_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_60_V_1),
    .if_dout(layer4_out_60_V_1_dout),
    .if_empty_n(layer4_out_60_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_61_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_61_V),
    .if_full_n(layer4_out_61_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_61_V_1),
    .if_dout(layer4_out_61_V_1_dout),
    .if_empty_n(layer4_out_61_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_62_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_62_V),
    .if_full_n(layer4_out_62_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_62_V_1),
    .if_dout(layer4_out_62_V_1_dout),
    .if_empty_n(layer4_out_62_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w6_d2_A layer4_out_63_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_1_U0_res_63_V),
    .if_full_n(layer4_out_63_V_1_full_n),
    .if_write(ap_channel_done_layer4_out_63_V_1),
    .if_dout(layer4_out_63_V_1_dout),
    .if_empty_n(layer4_out_63_V_1_empty_n),
    .if_read(dense_resource_1_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_0_V),
    .if_full_n(layer5_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_0_V_1),
    .if_dout(layer5_out_0_V_1_dout),
    .if_empty_n(layer5_out_0_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_1_V),
    .if_full_n(layer5_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_1_V_1),
    .if_dout(layer5_out_1_V_1_dout),
    .if_empty_n(layer5_out_1_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_2_V),
    .if_full_n(layer5_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_2_V_1),
    .if_dout(layer5_out_2_V_1_dout),
    .if_empty_n(layer5_out_2_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_3_V),
    .if_full_n(layer5_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_3_V_1),
    .if_dout(layer5_out_3_V_1_dout),
    .if_empty_n(layer5_out_3_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_4_V),
    .if_full_n(layer5_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_4_V_1),
    .if_dout(layer5_out_4_V_1_dout),
    .if_empty_n(layer5_out_4_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_5_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_5_V),
    .if_full_n(layer5_out_5_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_5_V_1),
    .if_dout(layer5_out_5_V_1_dout),
    .if_empty_n(layer5_out_5_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_6_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_6_V),
    .if_full_n(layer5_out_6_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_6_V_1),
    .if_dout(layer5_out_6_V_1_dout),
    .if_empty_n(layer5_out_6_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_7_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_7_V),
    .if_full_n(layer5_out_7_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_7_V_1),
    .if_dout(layer5_out_7_V_1_dout),
    .if_empty_n(layer5_out_7_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_8_V),
    .if_full_n(layer5_out_8_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_8_V_1),
    .if_dout(layer5_out_8_V_1_dout),
    .if_empty_n(layer5_out_8_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_9_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_9_V),
    .if_full_n(layer5_out_9_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_9_V_1),
    .if_dout(layer5_out_9_V_1_dout),
    .if_empty_n(layer5_out_9_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_10_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_10_V),
    .if_full_n(layer5_out_10_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_10_V_1),
    .if_dout(layer5_out_10_V_1_dout),
    .if_empty_n(layer5_out_10_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_11_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_11_V),
    .if_full_n(layer5_out_11_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_11_V_1),
    .if_dout(layer5_out_11_V_1_dout),
    .if_empty_n(layer5_out_11_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_12_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_12_V),
    .if_full_n(layer5_out_12_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_12_V_1),
    .if_dout(layer5_out_12_V_1_dout),
    .if_empty_n(layer5_out_12_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_13_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_13_V),
    .if_full_n(layer5_out_13_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_13_V_1),
    .if_dout(layer5_out_13_V_1_dout),
    .if_empty_n(layer5_out_13_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_14_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_14_V),
    .if_full_n(layer5_out_14_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_14_V_1),
    .if_dout(layer5_out_14_V_1_dout),
    .if_empty_n(layer5_out_14_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_15_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_15_V),
    .if_full_n(layer5_out_15_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_15_V_1),
    .if_dout(layer5_out_15_V_1_dout),
    .if_empty_n(layer5_out_15_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_16_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_16_V),
    .if_full_n(layer5_out_16_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_16_V_1),
    .if_dout(layer5_out_16_V_1_dout),
    .if_empty_n(layer5_out_16_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_17_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_17_V),
    .if_full_n(layer5_out_17_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_17_V_1),
    .if_dout(layer5_out_17_V_1_dout),
    .if_empty_n(layer5_out_17_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_18_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_18_V),
    .if_full_n(layer5_out_18_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_18_V_1),
    .if_dout(layer5_out_18_V_1_dout),
    .if_empty_n(layer5_out_18_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_19_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_19_V),
    .if_full_n(layer5_out_19_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_19_V_1),
    .if_dout(layer5_out_19_V_1_dout),
    .if_empty_n(layer5_out_19_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_20_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_20_V),
    .if_full_n(layer5_out_20_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_20_V_1),
    .if_dout(layer5_out_20_V_1_dout),
    .if_empty_n(layer5_out_20_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_21_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_21_V),
    .if_full_n(layer5_out_21_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_21_V_1),
    .if_dout(layer5_out_21_V_1_dout),
    .if_empty_n(layer5_out_21_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_22_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_22_V),
    .if_full_n(layer5_out_22_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_22_V_1),
    .if_dout(layer5_out_22_V_1_dout),
    .if_empty_n(layer5_out_22_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_23_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_23_V),
    .if_full_n(layer5_out_23_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_23_V_1),
    .if_dout(layer5_out_23_V_1_dout),
    .if_empty_n(layer5_out_23_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_24_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_24_V),
    .if_full_n(layer5_out_24_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_24_V_1),
    .if_dout(layer5_out_24_V_1_dout),
    .if_empty_n(layer5_out_24_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_25_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_25_V),
    .if_full_n(layer5_out_25_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_25_V_1),
    .if_dout(layer5_out_25_V_1_dout),
    .if_empty_n(layer5_out_25_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_26_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_26_V),
    .if_full_n(layer5_out_26_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_26_V_1),
    .if_dout(layer5_out_26_V_1_dout),
    .if_empty_n(layer5_out_26_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_27_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_27_V),
    .if_full_n(layer5_out_27_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_27_V_1),
    .if_dout(layer5_out_27_V_1_dout),
    .if_empty_n(layer5_out_27_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_28_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_28_V),
    .if_full_n(layer5_out_28_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_28_V_1),
    .if_dout(layer5_out_28_V_1_dout),
    .if_empty_n(layer5_out_28_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_29_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_29_V),
    .if_full_n(layer5_out_29_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_29_V_1),
    .if_dout(layer5_out_29_V_1_dout),
    .if_empty_n(layer5_out_29_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_30_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_30_V),
    .if_full_n(layer5_out_30_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_30_V_1),
    .if_dout(layer5_out_30_V_1_dout),
    .if_empty_n(layer5_out_30_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w16_d2_A layer5_out_31_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_1_U0_res_31_V),
    .if_full_n(layer5_out_31_V_1_full_n),
    .if_write(ap_channel_done_layer5_out_31_V_1),
    .if_dout(layer5_out_31_V_1_dout),
    .if_empty_n(layer5_out_31_V_1_empty_n),
    .if_read(relu_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_0_V),
    .if_full_n(layer7_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_0_V_1),
    .if_dout(layer7_out_0_V_1_dout),
    .if_empty_n(layer7_out_0_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_1_V),
    .if_full_n(layer7_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_1_V_1),
    .if_dout(layer7_out_1_V_1_dout),
    .if_empty_n(layer7_out_1_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_2_V),
    .if_full_n(layer7_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_2_V_1),
    .if_dout(layer7_out_2_V_1_dout),
    .if_empty_n(layer7_out_2_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_3_V),
    .if_full_n(layer7_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_3_V_1),
    .if_dout(layer7_out_3_V_1_dout),
    .if_empty_n(layer7_out_3_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_4_V),
    .if_full_n(layer7_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_4_V_1),
    .if_dout(layer7_out_4_V_1_dout),
    .if_empty_n(layer7_out_4_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_5_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_5_V),
    .if_full_n(layer7_out_5_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_5_V_1),
    .if_dout(layer7_out_5_V_1_dout),
    .if_empty_n(layer7_out_5_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_6_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_6_V),
    .if_full_n(layer7_out_6_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_6_V_1),
    .if_dout(layer7_out_6_V_1_dout),
    .if_empty_n(layer7_out_6_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_7_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_7_V),
    .if_full_n(layer7_out_7_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_7_V_1),
    .if_dout(layer7_out_7_V_1_dout),
    .if_empty_n(layer7_out_7_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_8_V),
    .if_full_n(layer7_out_8_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_8_V_1),
    .if_dout(layer7_out_8_V_1_dout),
    .if_empty_n(layer7_out_8_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_9_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_9_V),
    .if_full_n(layer7_out_9_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_9_V_1),
    .if_dout(layer7_out_9_V_1_dout),
    .if_empty_n(layer7_out_9_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_10_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_10_V),
    .if_full_n(layer7_out_10_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_10_V_1),
    .if_dout(layer7_out_10_V_1_dout),
    .if_empty_n(layer7_out_10_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_11_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_11_V),
    .if_full_n(layer7_out_11_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_11_V_1),
    .if_dout(layer7_out_11_V_1_dout),
    .if_empty_n(layer7_out_11_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_12_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_12_V),
    .if_full_n(layer7_out_12_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_12_V_1),
    .if_dout(layer7_out_12_V_1_dout),
    .if_empty_n(layer7_out_12_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_13_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_13_V),
    .if_full_n(layer7_out_13_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_13_V_1),
    .if_dout(layer7_out_13_V_1_dout),
    .if_empty_n(layer7_out_13_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_14_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_14_V),
    .if_full_n(layer7_out_14_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_14_V_1),
    .if_dout(layer7_out_14_V_1_dout),
    .if_empty_n(layer7_out_14_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_15_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_15_V),
    .if_full_n(layer7_out_15_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_15_V_1),
    .if_dout(layer7_out_15_V_1_dout),
    .if_empty_n(layer7_out_15_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_16_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_16_V),
    .if_full_n(layer7_out_16_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_16_V_1),
    .if_dout(layer7_out_16_V_1_dout),
    .if_empty_n(layer7_out_16_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_17_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_17_V),
    .if_full_n(layer7_out_17_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_17_V_1),
    .if_dout(layer7_out_17_V_1_dout),
    .if_empty_n(layer7_out_17_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_18_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_18_V),
    .if_full_n(layer7_out_18_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_18_V_1),
    .if_dout(layer7_out_18_V_1_dout),
    .if_empty_n(layer7_out_18_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_19_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_19_V),
    .if_full_n(layer7_out_19_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_19_V_1),
    .if_dout(layer7_out_19_V_1_dout),
    .if_empty_n(layer7_out_19_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_20_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_20_V),
    .if_full_n(layer7_out_20_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_20_V_1),
    .if_dout(layer7_out_20_V_1_dout),
    .if_empty_n(layer7_out_20_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_21_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_21_V),
    .if_full_n(layer7_out_21_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_21_V_1),
    .if_dout(layer7_out_21_V_1_dout),
    .if_empty_n(layer7_out_21_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_22_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_22_V),
    .if_full_n(layer7_out_22_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_22_V_1),
    .if_dout(layer7_out_22_V_1_dout),
    .if_empty_n(layer7_out_22_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_23_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_23_V),
    .if_full_n(layer7_out_23_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_23_V_1),
    .if_dout(layer7_out_23_V_1_dout),
    .if_empty_n(layer7_out_23_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_24_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_24_V),
    .if_full_n(layer7_out_24_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_24_V_1),
    .if_dout(layer7_out_24_V_1_dout),
    .if_empty_n(layer7_out_24_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_25_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_25_V),
    .if_full_n(layer7_out_25_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_25_V_1),
    .if_dout(layer7_out_25_V_1_dout),
    .if_empty_n(layer7_out_25_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_26_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_26_V),
    .if_full_n(layer7_out_26_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_26_V_1),
    .if_dout(layer7_out_26_V_1_dout),
    .if_empty_n(layer7_out_26_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_27_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_27_V),
    .if_full_n(layer7_out_27_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_27_V_1),
    .if_dout(layer7_out_27_V_1_dout),
    .if_empty_n(layer7_out_27_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_28_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_28_V),
    .if_full_n(layer7_out_28_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_28_V_1),
    .if_dout(layer7_out_28_V_1_dout),
    .if_empty_n(layer7_out_28_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_29_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_29_V),
    .if_full_n(layer7_out_29_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_29_V_1),
    .if_dout(layer7_out_29_V_1_dout),
    .if_empty_n(layer7_out_29_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_30_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_30_V),
    .if_full_n(layer7_out_30_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_30_V_1),
    .if_dout(layer7_out_30_V_1_dout),
    .if_empty_n(layer7_out_30_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w6_d2_A layer7_out_31_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_U0_res_31_V),
    .if_full_n(layer7_out_31_V_1_full_n),
    .if_write(ap_channel_done_layer7_out_31_V_1),
    .if_dout(layer7_out_31_V_1_dout),
    .if_empty_n(layer7_out_31_V_1_empty_n),
    .if_read(dense_resource_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_0_V),
    .if_full_n(layer8_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_0_V_1),
    .if_dout(layer8_out_0_V_1_dout),
    .if_empty_n(layer8_out_0_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_1_V),
    .if_full_n(layer8_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_1_V_1),
    .if_dout(layer8_out_1_V_1_dout),
    .if_empty_n(layer8_out_1_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_2_V),
    .if_full_n(layer8_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_2_V_1),
    .if_dout(layer8_out_2_V_1_dout),
    .if_empty_n(layer8_out_2_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_3_V),
    .if_full_n(layer8_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_3_V_1),
    .if_dout(layer8_out_3_V_1_dout),
    .if_empty_n(layer8_out_3_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_4_V),
    .if_full_n(layer8_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_4_V_1),
    .if_dout(layer8_out_4_V_1_dout),
    .if_empty_n(layer8_out_4_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_5_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_5_V),
    .if_full_n(layer8_out_5_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_5_V_1),
    .if_dout(layer8_out_5_V_1_dout),
    .if_empty_n(layer8_out_5_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_6_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_6_V),
    .if_full_n(layer8_out_6_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_6_V_1),
    .if_dout(layer8_out_6_V_1_dout),
    .if_empty_n(layer8_out_6_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_7_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_7_V),
    .if_full_n(layer8_out_7_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_7_V_1),
    .if_dout(layer8_out_7_V_1_dout),
    .if_empty_n(layer8_out_7_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_8_V),
    .if_full_n(layer8_out_8_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_8_V_1),
    .if_dout(layer8_out_8_V_1_dout),
    .if_empty_n(layer8_out_8_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_9_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_9_V),
    .if_full_n(layer8_out_9_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_9_V_1),
    .if_dout(layer8_out_9_V_1_dout),
    .if_empty_n(layer8_out_9_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_10_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_10_V),
    .if_full_n(layer8_out_10_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_10_V_1),
    .if_dout(layer8_out_10_V_1_dout),
    .if_empty_n(layer8_out_10_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_11_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_11_V),
    .if_full_n(layer8_out_11_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_11_V_1),
    .if_dout(layer8_out_11_V_1_dout),
    .if_empty_n(layer8_out_11_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_12_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_12_V),
    .if_full_n(layer8_out_12_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_12_V_1),
    .if_dout(layer8_out_12_V_1_dout),
    .if_empty_n(layer8_out_12_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_13_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_13_V),
    .if_full_n(layer8_out_13_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_13_V_1),
    .if_dout(layer8_out_13_V_1_dout),
    .if_empty_n(layer8_out_13_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_14_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_14_V),
    .if_full_n(layer8_out_14_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_14_V_1),
    .if_dout(layer8_out_14_V_1_dout),
    .if_empty_n(layer8_out_14_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_15_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_15_V),
    .if_full_n(layer8_out_15_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_15_V_1),
    .if_dout(layer8_out_15_V_1_dout),
    .if_empty_n(layer8_out_15_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_16_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_16_V),
    .if_full_n(layer8_out_16_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_16_V_1),
    .if_dout(layer8_out_16_V_1_dout),
    .if_empty_n(layer8_out_16_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_17_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_17_V),
    .if_full_n(layer8_out_17_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_17_V_1),
    .if_dout(layer8_out_17_V_1_dout),
    .if_empty_n(layer8_out_17_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_18_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_18_V),
    .if_full_n(layer8_out_18_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_18_V_1),
    .if_dout(layer8_out_18_V_1_dout),
    .if_empty_n(layer8_out_18_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_19_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_19_V),
    .if_full_n(layer8_out_19_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_19_V_1),
    .if_dout(layer8_out_19_V_1_dout),
    .if_empty_n(layer8_out_19_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_20_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_20_V),
    .if_full_n(layer8_out_20_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_20_V_1),
    .if_dout(layer8_out_20_V_1_dout),
    .if_empty_n(layer8_out_20_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_21_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_21_V),
    .if_full_n(layer8_out_21_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_21_V_1),
    .if_dout(layer8_out_21_V_1_dout),
    .if_empty_n(layer8_out_21_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_22_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_22_V),
    .if_full_n(layer8_out_22_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_22_V_1),
    .if_dout(layer8_out_22_V_1_dout),
    .if_empty_n(layer8_out_22_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_23_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_23_V),
    .if_full_n(layer8_out_23_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_23_V_1),
    .if_dout(layer8_out_23_V_1_dout),
    .if_empty_n(layer8_out_23_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_24_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_24_V),
    .if_full_n(layer8_out_24_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_24_V_1),
    .if_dout(layer8_out_24_V_1_dout),
    .if_empty_n(layer8_out_24_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_25_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_25_V),
    .if_full_n(layer8_out_25_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_25_V_1),
    .if_dout(layer8_out_25_V_1_dout),
    .if_empty_n(layer8_out_25_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_26_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_26_V),
    .if_full_n(layer8_out_26_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_26_V_1),
    .if_dout(layer8_out_26_V_1_dout),
    .if_empty_n(layer8_out_26_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_27_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_27_V),
    .if_full_n(layer8_out_27_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_27_V_1),
    .if_dout(layer8_out_27_V_1_dout),
    .if_empty_n(layer8_out_27_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_28_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_28_V),
    .if_full_n(layer8_out_28_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_28_V_1),
    .if_dout(layer8_out_28_V_1_dout),
    .if_empty_n(layer8_out_28_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_29_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_29_V),
    .if_full_n(layer8_out_29_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_29_V_1),
    .if_dout(layer8_out_29_V_1_dout),
    .if_empty_n(layer8_out_29_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_30_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_30_V),
    .if_full_n(layer8_out_30_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_30_V_1),
    .if_dout(layer8_out_30_V_1_dout),
    .if_empty_n(layer8_out_30_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w16_d2_A layer8_out_31_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_U0_res_31_V),
    .if_full_n(layer8_out_31_V_1_full_n),
    .if_write(ap_channel_done_layer8_out_31_V_1),
    .if_dout(layer8_out_31_V_1_dout),
    .if_empty_n(layer8_out_31_V_1_empty_n),
    .if_read(relu_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_0_V),
    .if_full_n(layer10_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_0_V_1),
    .if_dout(layer10_out_0_V_1_dout),
    .if_empty_n(layer10_out_0_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_1_V),
    .if_full_n(layer10_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_1_V_1),
    .if_dout(layer10_out_1_V_1_dout),
    .if_empty_n(layer10_out_1_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_2_V),
    .if_full_n(layer10_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_2_V_1),
    .if_dout(layer10_out_2_V_1_dout),
    .if_empty_n(layer10_out_2_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_3_V),
    .if_full_n(layer10_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_3_V_1),
    .if_dout(layer10_out_3_V_1_dout),
    .if_empty_n(layer10_out_3_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_4_V),
    .if_full_n(layer10_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_4_V_1),
    .if_dout(layer10_out_4_V_1_dout),
    .if_empty_n(layer10_out_4_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_5_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_5_V),
    .if_full_n(layer10_out_5_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_5_V_1),
    .if_dout(layer10_out_5_V_1_dout),
    .if_empty_n(layer10_out_5_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_6_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_6_V),
    .if_full_n(layer10_out_6_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_6_V_1),
    .if_dout(layer10_out_6_V_1_dout),
    .if_empty_n(layer10_out_6_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_7_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_7_V),
    .if_full_n(layer10_out_7_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_7_V_1),
    .if_dout(layer10_out_7_V_1_dout),
    .if_empty_n(layer10_out_7_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_8_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_8_V),
    .if_full_n(layer10_out_8_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_8_V_1),
    .if_dout(layer10_out_8_V_1_dout),
    .if_empty_n(layer10_out_8_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_9_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_9_V),
    .if_full_n(layer10_out_9_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_9_V_1),
    .if_dout(layer10_out_9_V_1_dout),
    .if_empty_n(layer10_out_9_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_10_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_10_V),
    .if_full_n(layer10_out_10_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_10_V_1),
    .if_dout(layer10_out_10_V_1_dout),
    .if_empty_n(layer10_out_10_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_11_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_11_V),
    .if_full_n(layer10_out_11_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_11_V_1),
    .if_dout(layer10_out_11_V_1_dout),
    .if_empty_n(layer10_out_11_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_12_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_12_V),
    .if_full_n(layer10_out_12_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_12_V_1),
    .if_dout(layer10_out_12_V_1_dout),
    .if_empty_n(layer10_out_12_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_13_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_13_V),
    .if_full_n(layer10_out_13_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_13_V_1),
    .if_dout(layer10_out_13_V_1_dout),
    .if_empty_n(layer10_out_13_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_14_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_14_V),
    .if_full_n(layer10_out_14_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_14_V_1),
    .if_dout(layer10_out_14_V_1_dout),
    .if_empty_n(layer10_out_14_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_15_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_15_V),
    .if_full_n(layer10_out_15_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_15_V_1),
    .if_dout(layer10_out_15_V_1_dout),
    .if_empty_n(layer10_out_15_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_16_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_16_V),
    .if_full_n(layer10_out_16_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_16_V_1),
    .if_dout(layer10_out_16_V_1_dout),
    .if_empty_n(layer10_out_16_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_17_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_17_V),
    .if_full_n(layer10_out_17_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_17_V_1),
    .if_dout(layer10_out_17_V_1_dout),
    .if_empty_n(layer10_out_17_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_18_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_18_V),
    .if_full_n(layer10_out_18_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_18_V_1),
    .if_dout(layer10_out_18_V_1_dout),
    .if_empty_n(layer10_out_18_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_19_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_19_V),
    .if_full_n(layer10_out_19_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_19_V_1),
    .if_dout(layer10_out_19_V_1_dout),
    .if_empty_n(layer10_out_19_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_20_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_20_V),
    .if_full_n(layer10_out_20_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_20_V_1),
    .if_dout(layer10_out_20_V_1_dout),
    .if_empty_n(layer10_out_20_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_21_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_21_V),
    .if_full_n(layer10_out_21_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_21_V_1),
    .if_dout(layer10_out_21_V_1_dout),
    .if_empty_n(layer10_out_21_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_22_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_22_V),
    .if_full_n(layer10_out_22_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_22_V_1),
    .if_dout(layer10_out_22_V_1_dout),
    .if_empty_n(layer10_out_22_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_23_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_23_V),
    .if_full_n(layer10_out_23_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_23_V_1),
    .if_dout(layer10_out_23_V_1_dout),
    .if_empty_n(layer10_out_23_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_24_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_24_V),
    .if_full_n(layer10_out_24_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_24_V_1),
    .if_dout(layer10_out_24_V_1_dout),
    .if_empty_n(layer10_out_24_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_25_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_25_V),
    .if_full_n(layer10_out_25_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_25_V_1),
    .if_dout(layer10_out_25_V_1_dout),
    .if_empty_n(layer10_out_25_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_26_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_26_V),
    .if_full_n(layer10_out_26_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_26_V_1),
    .if_dout(layer10_out_26_V_1_dout),
    .if_empty_n(layer10_out_26_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_27_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_27_V),
    .if_full_n(layer10_out_27_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_27_V_1),
    .if_dout(layer10_out_27_V_1_dout),
    .if_empty_n(layer10_out_27_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_28_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_28_V),
    .if_full_n(layer10_out_28_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_28_V_1),
    .if_dout(layer10_out_28_V_1_dout),
    .if_empty_n(layer10_out_28_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_29_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_29_V),
    .if_full_n(layer10_out_29_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_29_V_1),
    .if_dout(layer10_out_29_V_1_dout),
    .if_empty_n(layer10_out_29_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_30_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_30_V),
    .if_full_n(layer10_out_30_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_30_V_1),
    .if_dout(layer10_out_30_V_1_dout),
    .if_empty_n(layer10_out_30_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w6_d2_A layer10_out_31_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_2_U0_res_31_V),
    .if_full_n(layer10_out_31_V_1_full_n),
    .if_write(ap_channel_done_layer10_out_31_V_1),
    .if_dout(layer10_out_31_V_1_dout),
    .if_empty_n(layer10_out_31_V_1_empty_n),
    .if_read(dense_resource_2_U0_ap_ready)
);

fifo_w16_d2_A layer11_out_0_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_2_U0_res_0_V),
    .if_full_n(layer11_out_0_V_1_full_n),
    .if_write(ap_channel_done_layer11_out_0_V_1),
    .if_dout(layer11_out_0_V_1_dout),
    .if_empty_n(layer11_out_0_V_1_empty_n),
    .if_read(softmax_latency_U0_ap_ready)
);

fifo_w16_d2_A layer11_out_1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_2_U0_res_1_V),
    .if_full_n(layer11_out_1_V_1_full_n),
    .if_write(ap_channel_done_layer11_out_1_V_1),
    .if_dout(layer11_out_1_V_1_dout),
    .if_empty_n(layer11_out_1_V_1_empty_n),
    .if_read(softmax_latency_U0_ap_ready)
);

fifo_w16_d2_A layer11_out_2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_2_U0_res_2_V),
    .if_full_n(layer11_out_2_V_1_full_n),
    .if_write(ap_channel_done_layer11_out_2_V_1),
    .if_dout(layer11_out_2_V_1_dout),
    .if_empty_n(layer11_out_2_V_1_empty_n),
    .if_read(softmax_latency_U0_ap_ready)
);

fifo_w16_d2_A layer11_out_3_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_2_U0_res_3_V),
    .if_full_n(layer11_out_3_V_1_full_n),
    .if_write(ap_channel_done_layer11_out_3_V_1),
    .if_dout(layer11_out_3_V_1_dout),
    .if_empty_n(layer11_out_3_V_1_empty_n),
    .if_read(softmax_latency_U0_ap_ready)
);

fifo_w16_d2_A layer11_out_4_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_2_U0_res_4_V),
    .if_full_n(layer11_out_4_V_1_full_n),
    .if_write(ap_channel_done_layer11_out_4_V_1),
    .if_dout(layer11_out_4_V_1_dout),
    .if_empty_n(layer11_out_4_V_1_empty_n),
    .if_read(softmax_latency_U0_ap_ready)
);

start_for_dense_rpcA start_for_dense_rpcA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_resource_3_U0_din),
    .if_full_n(start_for_dense_resource_3_U0_full_n),
    .if_write(myproject_entry153_U0_start_write),
    .if_dout(start_for_dense_resource_3_U0_dout),
    .if_empty_n(start_for_dense_resource_3_U0_empty_n),
    .if_read(dense_resource_3_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_0_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_0_V_1 <= ap_sync_channel_write_layer10_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_10_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_10_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_10_V_1 <= ap_sync_channel_write_layer10_out_10_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_11_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_11_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_11_V_1 <= ap_sync_channel_write_layer10_out_11_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_12_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_12_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_12_V_1 <= ap_sync_channel_write_layer10_out_12_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_13_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_13_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_13_V_1 <= ap_sync_channel_write_layer10_out_13_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_14_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_14_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_14_V_1 <= ap_sync_channel_write_layer10_out_14_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_15_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_15_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_15_V_1 <= ap_sync_channel_write_layer10_out_15_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_16_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_16_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_16_V_1 <= ap_sync_channel_write_layer10_out_16_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_17_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_17_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_17_V_1 <= ap_sync_channel_write_layer10_out_17_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_18_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_18_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_18_V_1 <= ap_sync_channel_write_layer10_out_18_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_19_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_19_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_19_V_1 <= ap_sync_channel_write_layer10_out_19_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_1_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_1_V_1 <= ap_sync_channel_write_layer10_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_20_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_20_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_20_V_1 <= ap_sync_channel_write_layer10_out_20_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_21_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_21_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_21_V_1 <= ap_sync_channel_write_layer10_out_21_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_22_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_22_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_22_V_1 <= ap_sync_channel_write_layer10_out_22_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_23_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_23_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_23_V_1 <= ap_sync_channel_write_layer10_out_23_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_24_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_24_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_24_V_1 <= ap_sync_channel_write_layer10_out_24_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_25_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_25_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_25_V_1 <= ap_sync_channel_write_layer10_out_25_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_26_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_26_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_26_V_1 <= ap_sync_channel_write_layer10_out_26_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_27_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_27_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_27_V_1 <= ap_sync_channel_write_layer10_out_27_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_28_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_28_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_28_V_1 <= ap_sync_channel_write_layer10_out_28_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_29_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_29_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_29_V_1 <= ap_sync_channel_write_layer10_out_29_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_2_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_2_V_1 <= ap_sync_channel_write_layer10_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_30_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_30_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_30_V_1 <= ap_sync_channel_write_layer10_out_30_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_31_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_31_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_31_V_1 <= ap_sync_channel_write_layer10_out_31_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_3_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_3_V_1 <= ap_sync_channel_write_layer10_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_4_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_4_V_1 <= ap_sync_channel_write_layer10_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_5_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_5_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_5_V_1 <= ap_sync_channel_write_layer10_out_5_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_6_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_6_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_6_V_1 <= ap_sync_channel_write_layer10_out_6_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_7_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_7_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_7_V_1 <= ap_sync_channel_write_layer10_out_7_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_8_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_8_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_8_V_1 <= ap_sync_channel_write_layer10_out_8_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer10_out_9_V_1 <= 1'b0;
    end else begin
        if (((relu_2_U0_ap_done & relu_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer10_out_9_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer10_out_9_V_1 <= ap_sync_channel_write_layer10_out_9_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_0_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_2_U0_ap_done & dense_resource_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_0_V_1 <= ap_sync_channel_write_layer11_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_1_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_2_U0_ap_done & dense_resource_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_1_V_1 <= ap_sync_channel_write_layer11_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_2_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_2_U0_ap_done & dense_resource_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_2_V_1 <= ap_sync_channel_write_layer11_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_3_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_2_U0_ap_done & dense_resource_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_3_V_1 <= ap_sync_channel_write_layer11_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer11_out_4_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_2_U0_ap_done & dense_resource_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer11_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer11_out_4_V_1 <= ap_sync_channel_write_layer11_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_0_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_0_V_1 <= ap_sync_channel_write_layer2_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_10_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_10_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_10_V_1 <= ap_sync_channel_write_layer2_out_10_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_11_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_11_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_11_V_1 <= ap_sync_channel_write_layer2_out_11_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_12_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_12_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_12_V_1 <= ap_sync_channel_write_layer2_out_12_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_13_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_13_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_13_V_1 <= ap_sync_channel_write_layer2_out_13_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_14_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_14_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_14_V_1 <= ap_sync_channel_write_layer2_out_14_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_15_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_15_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_15_V_1 <= ap_sync_channel_write_layer2_out_15_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_16_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_16_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_16_V_1 <= ap_sync_channel_write_layer2_out_16_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_17_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_17_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_17_V_1 <= ap_sync_channel_write_layer2_out_17_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_18_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_18_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_18_V_1 <= ap_sync_channel_write_layer2_out_18_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_19_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_19_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_19_V_1 <= ap_sync_channel_write_layer2_out_19_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_1_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_1_V_1 <= ap_sync_channel_write_layer2_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_20_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_20_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_20_V_1 <= ap_sync_channel_write_layer2_out_20_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_21_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_21_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_21_V_1 <= ap_sync_channel_write_layer2_out_21_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_22_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_22_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_22_V_1 <= ap_sync_channel_write_layer2_out_22_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_23_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_23_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_23_V_1 <= ap_sync_channel_write_layer2_out_23_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_24_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_24_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_24_V_1 <= ap_sync_channel_write_layer2_out_24_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_25_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_25_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_25_V_1 <= ap_sync_channel_write_layer2_out_25_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_26_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_26_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_26_V_1 <= ap_sync_channel_write_layer2_out_26_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_27_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_27_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_27_V_1 <= ap_sync_channel_write_layer2_out_27_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_28_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_28_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_28_V_1 <= ap_sync_channel_write_layer2_out_28_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_29_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_29_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_29_V_1 <= ap_sync_channel_write_layer2_out_29_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_2_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_2_V_1 <= ap_sync_channel_write_layer2_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_30_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_30_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_30_V_1 <= ap_sync_channel_write_layer2_out_30_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_31_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_31_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_31_V_1 <= ap_sync_channel_write_layer2_out_31_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_32_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_32_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_32_V_1 <= ap_sync_channel_write_layer2_out_32_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_33_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_33_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_33_V_1 <= ap_sync_channel_write_layer2_out_33_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_34_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_34_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_34_V_1 <= ap_sync_channel_write_layer2_out_34_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_35_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_35_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_35_V_1 <= ap_sync_channel_write_layer2_out_35_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_36_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_36_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_36_V_1 <= ap_sync_channel_write_layer2_out_36_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_37_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_37_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_37_V_1 <= ap_sync_channel_write_layer2_out_37_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_38_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_38_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_38_V_1 <= ap_sync_channel_write_layer2_out_38_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_39_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_39_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_39_V_1 <= ap_sync_channel_write_layer2_out_39_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_3_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_3_V_1 <= ap_sync_channel_write_layer2_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_40_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_40_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_40_V_1 <= ap_sync_channel_write_layer2_out_40_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_41_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_41_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_41_V_1 <= ap_sync_channel_write_layer2_out_41_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_42_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_42_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_42_V_1 <= ap_sync_channel_write_layer2_out_42_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_43_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_43_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_43_V_1 <= ap_sync_channel_write_layer2_out_43_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_44_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_44_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_44_V_1 <= ap_sync_channel_write_layer2_out_44_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_45_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_45_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_45_V_1 <= ap_sync_channel_write_layer2_out_45_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_46_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_46_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_46_V_1 <= ap_sync_channel_write_layer2_out_46_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_47_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_47_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_47_V_1 <= ap_sync_channel_write_layer2_out_47_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_48_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_48_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_48_V_1 <= ap_sync_channel_write_layer2_out_48_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_49_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_49_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_49_V_1 <= ap_sync_channel_write_layer2_out_49_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_4_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_4_V_1 <= ap_sync_channel_write_layer2_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_50_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_50_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_50_V_1 <= ap_sync_channel_write_layer2_out_50_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_51_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_51_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_51_V_1 <= ap_sync_channel_write_layer2_out_51_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_52_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_52_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_52_V_1 <= ap_sync_channel_write_layer2_out_52_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_53_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_53_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_53_V_1 <= ap_sync_channel_write_layer2_out_53_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_54_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_54_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_54_V_1 <= ap_sync_channel_write_layer2_out_54_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_55_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_55_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_55_V_1 <= ap_sync_channel_write_layer2_out_55_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_56_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_56_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_56_V_1 <= ap_sync_channel_write_layer2_out_56_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_57_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_57_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_57_V_1 <= ap_sync_channel_write_layer2_out_57_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_58_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_58_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_58_V_1 <= ap_sync_channel_write_layer2_out_58_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_59_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_59_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_59_V_1 <= ap_sync_channel_write_layer2_out_59_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_5_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_5_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_5_V_1 <= ap_sync_channel_write_layer2_out_5_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_60_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_60_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_60_V_1 <= ap_sync_channel_write_layer2_out_60_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_61_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_61_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_61_V_1 <= ap_sync_channel_write_layer2_out_61_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_62_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_62_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_62_V_1 <= ap_sync_channel_write_layer2_out_62_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_63_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_63_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_63_V_1 <= ap_sync_channel_write_layer2_out_63_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_6_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_6_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_6_V_1 <= ap_sync_channel_write_layer2_out_6_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_7_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_7_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_7_V_1 <= ap_sync_channel_write_layer2_out_7_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_8_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_8_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_8_V_1 <= ap_sync_channel_write_layer2_out_8_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer2_out_9_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_3_U0_ap_done & dense_resource_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer2_out_9_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer2_out_9_V_1 <= ap_sync_channel_write_layer2_out_9_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_0_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_0_V_1 <= ap_sync_channel_write_layer4_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_10_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_10_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_10_V_1 <= ap_sync_channel_write_layer4_out_10_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_11_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_11_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_11_V_1 <= ap_sync_channel_write_layer4_out_11_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_12_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_12_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_12_V_1 <= ap_sync_channel_write_layer4_out_12_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_13_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_13_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_13_V_1 <= ap_sync_channel_write_layer4_out_13_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_14_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_14_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_14_V_1 <= ap_sync_channel_write_layer4_out_14_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_15_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_15_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_15_V_1 <= ap_sync_channel_write_layer4_out_15_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_16_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_16_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_16_V_1 <= ap_sync_channel_write_layer4_out_16_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_17_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_17_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_17_V_1 <= ap_sync_channel_write_layer4_out_17_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_18_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_18_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_18_V_1 <= ap_sync_channel_write_layer4_out_18_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_19_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_19_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_19_V_1 <= ap_sync_channel_write_layer4_out_19_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_1_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_1_V_1 <= ap_sync_channel_write_layer4_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_20_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_20_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_20_V_1 <= ap_sync_channel_write_layer4_out_20_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_21_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_21_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_21_V_1 <= ap_sync_channel_write_layer4_out_21_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_22_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_22_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_22_V_1 <= ap_sync_channel_write_layer4_out_22_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_23_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_23_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_23_V_1 <= ap_sync_channel_write_layer4_out_23_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_24_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_24_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_24_V_1 <= ap_sync_channel_write_layer4_out_24_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_25_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_25_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_25_V_1 <= ap_sync_channel_write_layer4_out_25_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_26_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_26_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_26_V_1 <= ap_sync_channel_write_layer4_out_26_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_27_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_27_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_27_V_1 <= ap_sync_channel_write_layer4_out_27_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_28_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_28_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_28_V_1 <= ap_sync_channel_write_layer4_out_28_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_29_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_29_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_29_V_1 <= ap_sync_channel_write_layer4_out_29_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_2_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_2_V_1 <= ap_sync_channel_write_layer4_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_30_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_30_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_30_V_1 <= ap_sync_channel_write_layer4_out_30_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_31_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_31_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_31_V_1 <= ap_sync_channel_write_layer4_out_31_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_32_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_32_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_32_V_1 <= ap_sync_channel_write_layer4_out_32_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_33_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_33_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_33_V_1 <= ap_sync_channel_write_layer4_out_33_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_34_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_34_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_34_V_1 <= ap_sync_channel_write_layer4_out_34_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_35_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_35_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_35_V_1 <= ap_sync_channel_write_layer4_out_35_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_36_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_36_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_36_V_1 <= ap_sync_channel_write_layer4_out_36_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_37_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_37_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_37_V_1 <= ap_sync_channel_write_layer4_out_37_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_38_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_38_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_38_V_1 <= ap_sync_channel_write_layer4_out_38_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_39_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_39_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_39_V_1 <= ap_sync_channel_write_layer4_out_39_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_3_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_3_V_1 <= ap_sync_channel_write_layer4_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_40_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_40_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_40_V_1 <= ap_sync_channel_write_layer4_out_40_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_41_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_41_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_41_V_1 <= ap_sync_channel_write_layer4_out_41_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_42_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_42_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_42_V_1 <= ap_sync_channel_write_layer4_out_42_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_43_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_43_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_43_V_1 <= ap_sync_channel_write_layer4_out_43_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_44_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_44_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_44_V_1 <= ap_sync_channel_write_layer4_out_44_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_45_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_45_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_45_V_1 <= ap_sync_channel_write_layer4_out_45_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_46_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_46_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_46_V_1 <= ap_sync_channel_write_layer4_out_46_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_47_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_47_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_47_V_1 <= ap_sync_channel_write_layer4_out_47_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_48_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_48_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_48_V_1 <= ap_sync_channel_write_layer4_out_48_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_49_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_49_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_49_V_1 <= ap_sync_channel_write_layer4_out_49_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_4_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_4_V_1 <= ap_sync_channel_write_layer4_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_50_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_50_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_50_V_1 <= ap_sync_channel_write_layer4_out_50_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_51_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_51_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_51_V_1 <= ap_sync_channel_write_layer4_out_51_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_52_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_52_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_52_V_1 <= ap_sync_channel_write_layer4_out_52_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_53_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_53_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_53_V_1 <= ap_sync_channel_write_layer4_out_53_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_54_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_54_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_54_V_1 <= ap_sync_channel_write_layer4_out_54_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_55_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_55_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_55_V_1 <= ap_sync_channel_write_layer4_out_55_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_56_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_56_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_56_V_1 <= ap_sync_channel_write_layer4_out_56_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_57_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_57_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_57_V_1 <= ap_sync_channel_write_layer4_out_57_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_58_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_58_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_58_V_1 <= ap_sync_channel_write_layer4_out_58_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_59_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_59_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_59_V_1 <= ap_sync_channel_write_layer4_out_59_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_5_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_5_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_5_V_1 <= ap_sync_channel_write_layer4_out_5_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_60_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_60_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_60_V_1 <= ap_sync_channel_write_layer4_out_60_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_61_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_61_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_61_V_1 <= ap_sync_channel_write_layer4_out_61_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_62_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_62_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_62_V_1 <= ap_sync_channel_write_layer4_out_62_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_63_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_63_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_63_V_1 <= ap_sync_channel_write_layer4_out_63_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_6_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_6_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_6_V_1 <= ap_sync_channel_write_layer4_out_6_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_7_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_7_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_7_V_1 <= ap_sync_channel_write_layer4_out_7_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_8_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_8_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_8_V_1 <= ap_sync_channel_write_layer4_out_8_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer4_out_9_V_1 <= 1'b0;
    end else begin
        if (((relu_1_U0_ap_done & relu_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer4_out_9_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer4_out_9_V_1 <= ap_sync_channel_write_layer4_out_9_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_0_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_0_V_1 <= ap_sync_channel_write_layer5_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_10_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_10_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_10_V_1 <= ap_sync_channel_write_layer5_out_10_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_11_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_11_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_11_V_1 <= ap_sync_channel_write_layer5_out_11_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_12_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_12_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_12_V_1 <= ap_sync_channel_write_layer5_out_12_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_13_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_13_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_13_V_1 <= ap_sync_channel_write_layer5_out_13_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_14_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_14_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_14_V_1 <= ap_sync_channel_write_layer5_out_14_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_15_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_15_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_15_V_1 <= ap_sync_channel_write_layer5_out_15_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_16_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_16_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_16_V_1 <= ap_sync_channel_write_layer5_out_16_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_17_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_17_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_17_V_1 <= ap_sync_channel_write_layer5_out_17_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_18_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_18_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_18_V_1 <= ap_sync_channel_write_layer5_out_18_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_19_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_19_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_19_V_1 <= ap_sync_channel_write_layer5_out_19_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_1_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_1_V_1 <= ap_sync_channel_write_layer5_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_20_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_20_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_20_V_1 <= ap_sync_channel_write_layer5_out_20_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_21_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_21_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_21_V_1 <= ap_sync_channel_write_layer5_out_21_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_22_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_22_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_22_V_1 <= ap_sync_channel_write_layer5_out_22_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_23_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_23_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_23_V_1 <= ap_sync_channel_write_layer5_out_23_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_24_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_24_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_24_V_1 <= ap_sync_channel_write_layer5_out_24_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_25_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_25_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_25_V_1 <= ap_sync_channel_write_layer5_out_25_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_26_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_26_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_26_V_1 <= ap_sync_channel_write_layer5_out_26_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_27_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_27_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_27_V_1 <= ap_sync_channel_write_layer5_out_27_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_28_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_28_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_28_V_1 <= ap_sync_channel_write_layer5_out_28_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_29_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_29_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_29_V_1 <= ap_sync_channel_write_layer5_out_29_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_2_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_2_V_1 <= ap_sync_channel_write_layer5_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_30_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_30_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_30_V_1 <= ap_sync_channel_write_layer5_out_30_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_31_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_31_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_31_V_1 <= ap_sync_channel_write_layer5_out_31_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_3_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_3_V_1 <= ap_sync_channel_write_layer5_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_4_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_4_V_1 <= ap_sync_channel_write_layer5_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_5_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_5_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_5_V_1 <= ap_sync_channel_write_layer5_out_5_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_6_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_6_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_6_V_1 <= ap_sync_channel_write_layer5_out_6_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_7_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_7_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_7_V_1 <= ap_sync_channel_write_layer5_out_7_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_8_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_8_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_8_V_1 <= ap_sync_channel_write_layer5_out_8_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer5_out_9_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_1_U0_ap_done & dense_resource_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer5_out_9_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer5_out_9_V_1 <= ap_sync_channel_write_layer5_out_9_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_0_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_0_V_1 <= ap_sync_channel_write_layer7_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_10_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_10_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_10_V_1 <= ap_sync_channel_write_layer7_out_10_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_11_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_11_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_11_V_1 <= ap_sync_channel_write_layer7_out_11_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_12_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_12_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_12_V_1 <= ap_sync_channel_write_layer7_out_12_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_13_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_13_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_13_V_1 <= ap_sync_channel_write_layer7_out_13_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_14_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_14_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_14_V_1 <= ap_sync_channel_write_layer7_out_14_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_15_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_15_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_15_V_1 <= ap_sync_channel_write_layer7_out_15_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_16_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_16_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_16_V_1 <= ap_sync_channel_write_layer7_out_16_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_17_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_17_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_17_V_1 <= ap_sync_channel_write_layer7_out_17_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_18_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_18_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_18_V_1 <= ap_sync_channel_write_layer7_out_18_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_19_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_19_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_19_V_1 <= ap_sync_channel_write_layer7_out_19_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_1_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_1_V_1 <= ap_sync_channel_write_layer7_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_20_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_20_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_20_V_1 <= ap_sync_channel_write_layer7_out_20_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_21_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_21_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_21_V_1 <= ap_sync_channel_write_layer7_out_21_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_22_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_22_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_22_V_1 <= ap_sync_channel_write_layer7_out_22_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_23_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_23_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_23_V_1 <= ap_sync_channel_write_layer7_out_23_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_24_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_24_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_24_V_1 <= ap_sync_channel_write_layer7_out_24_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_25_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_25_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_25_V_1 <= ap_sync_channel_write_layer7_out_25_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_26_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_26_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_26_V_1 <= ap_sync_channel_write_layer7_out_26_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_27_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_27_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_27_V_1 <= ap_sync_channel_write_layer7_out_27_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_28_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_28_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_28_V_1 <= ap_sync_channel_write_layer7_out_28_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_29_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_29_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_29_V_1 <= ap_sync_channel_write_layer7_out_29_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_2_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_2_V_1 <= ap_sync_channel_write_layer7_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_30_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_30_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_30_V_1 <= ap_sync_channel_write_layer7_out_30_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_31_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_31_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_31_V_1 <= ap_sync_channel_write_layer7_out_31_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_3_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_3_V_1 <= ap_sync_channel_write_layer7_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_4_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_4_V_1 <= ap_sync_channel_write_layer7_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_5_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_5_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_5_V_1 <= ap_sync_channel_write_layer7_out_5_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_6_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_6_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_6_V_1 <= ap_sync_channel_write_layer7_out_6_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_7_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_7_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_7_V_1 <= ap_sync_channel_write_layer7_out_7_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_8_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_8_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_8_V_1 <= ap_sync_channel_write_layer7_out_8_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer7_out_9_V_1 <= 1'b0;
    end else begin
        if (((relu_U0_ap_done & relu_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer7_out_9_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer7_out_9_V_1 <= ap_sync_channel_write_layer7_out_9_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_0_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_0_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_0_V_1 <= ap_sync_channel_write_layer8_out_0_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_10_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_10_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_10_V_1 <= ap_sync_channel_write_layer8_out_10_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_11_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_11_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_11_V_1 <= ap_sync_channel_write_layer8_out_11_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_12_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_12_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_12_V_1 <= ap_sync_channel_write_layer8_out_12_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_13_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_13_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_13_V_1 <= ap_sync_channel_write_layer8_out_13_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_14_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_14_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_14_V_1 <= ap_sync_channel_write_layer8_out_14_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_15_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_15_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_15_V_1 <= ap_sync_channel_write_layer8_out_15_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_16_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_16_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_16_V_1 <= ap_sync_channel_write_layer8_out_16_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_17_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_17_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_17_V_1 <= ap_sync_channel_write_layer8_out_17_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_18_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_18_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_18_V_1 <= ap_sync_channel_write_layer8_out_18_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_19_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_19_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_19_V_1 <= ap_sync_channel_write_layer8_out_19_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_1_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_1_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_1_V_1 <= ap_sync_channel_write_layer8_out_1_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_20_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_20_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_20_V_1 <= ap_sync_channel_write_layer8_out_20_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_21_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_21_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_21_V_1 <= ap_sync_channel_write_layer8_out_21_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_22_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_22_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_22_V_1 <= ap_sync_channel_write_layer8_out_22_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_23_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_23_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_23_V_1 <= ap_sync_channel_write_layer8_out_23_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_24_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_24_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_24_V_1 <= ap_sync_channel_write_layer8_out_24_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_25_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_25_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_25_V_1 <= ap_sync_channel_write_layer8_out_25_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_26_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_26_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_26_V_1 <= ap_sync_channel_write_layer8_out_26_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_27_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_27_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_27_V_1 <= ap_sync_channel_write_layer8_out_27_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_28_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_28_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_28_V_1 <= ap_sync_channel_write_layer8_out_28_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_29_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_29_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_29_V_1 <= ap_sync_channel_write_layer8_out_29_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_2_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_2_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_2_V_1 <= ap_sync_channel_write_layer8_out_2_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_30_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_30_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_30_V_1 <= ap_sync_channel_write_layer8_out_30_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_31_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_31_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_31_V_1 <= ap_sync_channel_write_layer8_out_31_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_3_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_3_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_3_V_1 <= ap_sync_channel_write_layer8_out_3_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_4_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_4_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_4_V_1 <= ap_sync_channel_write_layer8_out_4_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_5_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_5_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_5_V_1 <= ap_sync_channel_write_layer8_out_5_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_6_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_6_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_6_V_1 <= ap_sync_channel_write_layer8_out_6_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_7_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_7_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_7_V_1 <= ap_sync_channel_write_layer8_out_7_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_8_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_8_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_8_V_1 <= ap_sync_channel_write_layer8_out_8_V_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_layer8_out_9_V_1 <= 1'b0;
    end else begin
        if (((dense_resource_U0_ap_done & dense_resource_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_layer8_out_9_V_1 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_layer8_out_9_V_1 <= ap_sync_channel_write_layer8_out_9_V_1;
        end
    end
end

assign ap_channel_done_layer10_out_0_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_0_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_10_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_10_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_11_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_11_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_12_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_12_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_13_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_13_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_14_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_14_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_15_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_15_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_16_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_16_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_17_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_17_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_18_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_18_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_19_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_19_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_1_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_1_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_20_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_20_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_21_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_21_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_22_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_22_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_23_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_23_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_24_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_24_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_25_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_25_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_26_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_26_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_27_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_27_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_28_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_28_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_29_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_29_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_2_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_2_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_30_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_30_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_31_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_31_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_3_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_3_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_4_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_4_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_5_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_5_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_6_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_6_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_7_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_7_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_8_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_8_V_1 ^ 1'b1));

assign ap_channel_done_layer10_out_9_V_1 = (relu_2_U0_ap_done & (ap_sync_reg_channel_write_layer10_out_9_V_1 ^ 1'b1));

assign ap_channel_done_layer11_out_0_V_1 = ((ap_sync_reg_channel_write_layer11_out_0_V_1 ^ 1'b1) & dense_resource_2_U0_ap_done);

assign ap_channel_done_layer11_out_1_V_1 = ((ap_sync_reg_channel_write_layer11_out_1_V_1 ^ 1'b1) & dense_resource_2_U0_ap_done);

assign ap_channel_done_layer11_out_2_V_1 = ((ap_sync_reg_channel_write_layer11_out_2_V_1 ^ 1'b1) & dense_resource_2_U0_ap_done);

assign ap_channel_done_layer11_out_3_V_1 = ((ap_sync_reg_channel_write_layer11_out_3_V_1 ^ 1'b1) & dense_resource_2_U0_ap_done);

assign ap_channel_done_layer11_out_4_V_1 = ((ap_sync_reg_channel_write_layer11_out_4_V_1 ^ 1'b1) & dense_resource_2_U0_ap_done);

assign ap_channel_done_layer2_out_0_V_1 = ((ap_sync_reg_channel_write_layer2_out_0_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_10_V_1 = ((ap_sync_reg_channel_write_layer2_out_10_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_11_V_1 = ((ap_sync_reg_channel_write_layer2_out_11_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_12_V_1 = ((ap_sync_reg_channel_write_layer2_out_12_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_13_V_1 = ((ap_sync_reg_channel_write_layer2_out_13_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_14_V_1 = ((ap_sync_reg_channel_write_layer2_out_14_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_15_V_1 = ((ap_sync_reg_channel_write_layer2_out_15_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_16_V_1 = ((ap_sync_reg_channel_write_layer2_out_16_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_17_V_1 = ((ap_sync_reg_channel_write_layer2_out_17_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_18_V_1 = ((ap_sync_reg_channel_write_layer2_out_18_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_19_V_1 = ((ap_sync_reg_channel_write_layer2_out_19_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_1_V_1 = ((ap_sync_reg_channel_write_layer2_out_1_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_20_V_1 = ((ap_sync_reg_channel_write_layer2_out_20_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_21_V_1 = ((ap_sync_reg_channel_write_layer2_out_21_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_22_V_1 = ((ap_sync_reg_channel_write_layer2_out_22_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_23_V_1 = ((ap_sync_reg_channel_write_layer2_out_23_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_24_V_1 = ((ap_sync_reg_channel_write_layer2_out_24_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_25_V_1 = ((ap_sync_reg_channel_write_layer2_out_25_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_26_V_1 = ((ap_sync_reg_channel_write_layer2_out_26_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_27_V_1 = ((ap_sync_reg_channel_write_layer2_out_27_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_28_V_1 = ((ap_sync_reg_channel_write_layer2_out_28_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_29_V_1 = ((ap_sync_reg_channel_write_layer2_out_29_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_2_V_1 = ((ap_sync_reg_channel_write_layer2_out_2_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_30_V_1 = ((ap_sync_reg_channel_write_layer2_out_30_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_31_V_1 = ((ap_sync_reg_channel_write_layer2_out_31_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_32_V_1 = ((ap_sync_reg_channel_write_layer2_out_32_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_33_V_1 = ((ap_sync_reg_channel_write_layer2_out_33_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_34_V_1 = ((ap_sync_reg_channel_write_layer2_out_34_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_35_V_1 = ((ap_sync_reg_channel_write_layer2_out_35_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_36_V_1 = ((ap_sync_reg_channel_write_layer2_out_36_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_37_V_1 = ((ap_sync_reg_channel_write_layer2_out_37_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_38_V_1 = ((ap_sync_reg_channel_write_layer2_out_38_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_39_V_1 = ((ap_sync_reg_channel_write_layer2_out_39_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_3_V_1 = ((ap_sync_reg_channel_write_layer2_out_3_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_40_V_1 = ((ap_sync_reg_channel_write_layer2_out_40_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_41_V_1 = ((ap_sync_reg_channel_write_layer2_out_41_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_42_V_1 = ((ap_sync_reg_channel_write_layer2_out_42_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_43_V_1 = ((ap_sync_reg_channel_write_layer2_out_43_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_44_V_1 = ((ap_sync_reg_channel_write_layer2_out_44_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_45_V_1 = ((ap_sync_reg_channel_write_layer2_out_45_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_46_V_1 = ((ap_sync_reg_channel_write_layer2_out_46_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_47_V_1 = ((ap_sync_reg_channel_write_layer2_out_47_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_48_V_1 = ((ap_sync_reg_channel_write_layer2_out_48_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_49_V_1 = ((ap_sync_reg_channel_write_layer2_out_49_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_4_V_1 = ((ap_sync_reg_channel_write_layer2_out_4_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_50_V_1 = ((ap_sync_reg_channel_write_layer2_out_50_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_51_V_1 = ((ap_sync_reg_channel_write_layer2_out_51_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_52_V_1 = ((ap_sync_reg_channel_write_layer2_out_52_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_53_V_1 = ((ap_sync_reg_channel_write_layer2_out_53_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_54_V_1 = ((ap_sync_reg_channel_write_layer2_out_54_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_55_V_1 = ((ap_sync_reg_channel_write_layer2_out_55_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_56_V_1 = ((ap_sync_reg_channel_write_layer2_out_56_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_57_V_1 = ((ap_sync_reg_channel_write_layer2_out_57_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_58_V_1 = ((ap_sync_reg_channel_write_layer2_out_58_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_59_V_1 = ((ap_sync_reg_channel_write_layer2_out_59_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_5_V_1 = ((ap_sync_reg_channel_write_layer2_out_5_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_60_V_1 = ((ap_sync_reg_channel_write_layer2_out_60_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_61_V_1 = ((ap_sync_reg_channel_write_layer2_out_61_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_62_V_1 = ((ap_sync_reg_channel_write_layer2_out_62_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_63_V_1 = ((ap_sync_reg_channel_write_layer2_out_63_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_6_V_1 = ((ap_sync_reg_channel_write_layer2_out_6_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_7_V_1 = ((ap_sync_reg_channel_write_layer2_out_7_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_8_V_1 = ((ap_sync_reg_channel_write_layer2_out_8_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer2_out_9_V_1 = ((ap_sync_reg_channel_write_layer2_out_9_V_1 ^ 1'b1) & dense_resource_3_U0_ap_done);

assign ap_channel_done_layer4_out_0_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_0_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_10_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_10_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_11_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_11_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_12_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_12_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_13_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_13_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_14_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_14_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_15_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_15_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_16_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_16_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_17_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_17_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_18_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_18_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_19_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_19_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_1_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_1_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_20_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_20_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_21_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_21_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_22_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_22_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_23_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_23_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_24_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_24_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_25_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_25_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_26_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_26_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_27_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_27_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_28_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_28_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_29_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_29_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_2_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_2_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_30_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_30_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_31_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_31_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_32_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_32_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_33_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_33_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_34_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_34_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_35_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_35_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_36_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_36_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_37_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_37_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_38_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_38_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_39_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_39_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_3_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_3_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_40_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_40_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_41_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_41_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_42_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_42_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_43_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_43_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_44_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_44_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_45_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_45_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_46_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_46_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_47_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_47_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_48_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_48_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_49_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_49_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_4_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_4_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_50_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_50_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_51_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_51_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_52_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_52_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_53_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_53_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_54_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_54_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_55_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_55_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_56_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_56_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_57_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_57_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_58_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_58_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_59_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_59_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_5_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_5_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_60_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_60_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_61_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_61_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_62_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_62_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_63_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_63_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_6_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_6_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_7_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_7_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_8_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_8_V_1 ^ 1'b1));

assign ap_channel_done_layer4_out_9_V_1 = (relu_1_U0_ap_done & (ap_sync_reg_channel_write_layer4_out_9_V_1 ^ 1'b1));

assign ap_channel_done_layer5_out_0_V_1 = ((ap_sync_reg_channel_write_layer5_out_0_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_10_V_1 = ((ap_sync_reg_channel_write_layer5_out_10_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_11_V_1 = ((ap_sync_reg_channel_write_layer5_out_11_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_12_V_1 = ((ap_sync_reg_channel_write_layer5_out_12_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_13_V_1 = ((ap_sync_reg_channel_write_layer5_out_13_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_14_V_1 = ((ap_sync_reg_channel_write_layer5_out_14_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_15_V_1 = ((ap_sync_reg_channel_write_layer5_out_15_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_16_V_1 = ((ap_sync_reg_channel_write_layer5_out_16_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_17_V_1 = ((ap_sync_reg_channel_write_layer5_out_17_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_18_V_1 = ((ap_sync_reg_channel_write_layer5_out_18_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_19_V_1 = ((ap_sync_reg_channel_write_layer5_out_19_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_1_V_1 = ((ap_sync_reg_channel_write_layer5_out_1_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_20_V_1 = ((ap_sync_reg_channel_write_layer5_out_20_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_21_V_1 = ((ap_sync_reg_channel_write_layer5_out_21_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_22_V_1 = ((ap_sync_reg_channel_write_layer5_out_22_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_23_V_1 = ((ap_sync_reg_channel_write_layer5_out_23_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_24_V_1 = ((ap_sync_reg_channel_write_layer5_out_24_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_25_V_1 = ((ap_sync_reg_channel_write_layer5_out_25_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_26_V_1 = ((ap_sync_reg_channel_write_layer5_out_26_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_27_V_1 = ((ap_sync_reg_channel_write_layer5_out_27_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_28_V_1 = ((ap_sync_reg_channel_write_layer5_out_28_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_29_V_1 = ((ap_sync_reg_channel_write_layer5_out_29_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_2_V_1 = ((ap_sync_reg_channel_write_layer5_out_2_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_30_V_1 = ((ap_sync_reg_channel_write_layer5_out_30_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_31_V_1 = ((ap_sync_reg_channel_write_layer5_out_31_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_3_V_1 = ((ap_sync_reg_channel_write_layer5_out_3_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_4_V_1 = ((ap_sync_reg_channel_write_layer5_out_4_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_5_V_1 = ((ap_sync_reg_channel_write_layer5_out_5_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_6_V_1 = ((ap_sync_reg_channel_write_layer5_out_6_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_7_V_1 = ((ap_sync_reg_channel_write_layer5_out_7_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_8_V_1 = ((ap_sync_reg_channel_write_layer5_out_8_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer5_out_9_V_1 = ((ap_sync_reg_channel_write_layer5_out_9_V_1 ^ 1'b1) & dense_resource_1_U0_ap_done);

assign ap_channel_done_layer7_out_0_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_0_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_10_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_10_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_11_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_11_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_12_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_12_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_13_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_13_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_14_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_14_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_15_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_15_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_16_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_16_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_17_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_17_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_18_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_18_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_19_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_19_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_1_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_1_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_20_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_20_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_21_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_21_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_22_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_22_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_23_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_23_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_24_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_24_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_25_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_25_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_26_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_26_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_27_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_27_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_28_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_28_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_29_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_29_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_2_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_2_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_30_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_30_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_31_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_31_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_3_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_3_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_4_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_4_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_5_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_5_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_6_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_6_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_7_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_7_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_8_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_8_V_1 ^ 1'b1));

assign ap_channel_done_layer7_out_9_V_1 = (relu_U0_ap_done & (ap_sync_reg_channel_write_layer7_out_9_V_1 ^ 1'b1));

assign ap_channel_done_layer8_out_0_V_1 = ((ap_sync_reg_channel_write_layer8_out_0_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_10_V_1 = ((ap_sync_reg_channel_write_layer8_out_10_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_11_V_1 = ((ap_sync_reg_channel_write_layer8_out_11_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_12_V_1 = ((ap_sync_reg_channel_write_layer8_out_12_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_13_V_1 = ((ap_sync_reg_channel_write_layer8_out_13_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_14_V_1 = ((ap_sync_reg_channel_write_layer8_out_14_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_15_V_1 = ((ap_sync_reg_channel_write_layer8_out_15_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_16_V_1 = ((ap_sync_reg_channel_write_layer8_out_16_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_17_V_1 = ((ap_sync_reg_channel_write_layer8_out_17_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_18_V_1 = ((ap_sync_reg_channel_write_layer8_out_18_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_19_V_1 = ((ap_sync_reg_channel_write_layer8_out_19_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_1_V_1 = ((ap_sync_reg_channel_write_layer8_out_1_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_20_V_1 = ((ap_sync_reg_channel_write_layer8_out_20_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_21_V_1 = ((ap_sync_reg_channel_write_layer8_out_21_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_22_V_1 = ((ap_sync_reg_channel_write_layer8_out_22_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_23_V_1 = ((ap_sync_reg_channel_write_layer8_out_23_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_24_V_1 = ((ap_sync_reg_channel_write_layer8_out_24_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_25_V_1 = ((ap_sync_reg_channel_write_layer8_out_25_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_26_V_1 = ((ap_sync_reg_channel_write_layer8_out_26_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_27_V_1 = ((ap_sync_reg_channel_write_layer8_out_27_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_28_V_1 = ((ap_sync_reg_channel_write_layer8_out_28_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_29_V_1 = ((ap_sync_reg_channel_write_layer8_out_29_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_2_V_1 = ((ap_sync_reg_channel_write_layer8_out_2_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_30_V_1 = ((ap_sync_reg_channel_write_layer8_out_30_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_31_V_1 = ((ap_sync_reg_channel_write_layer8_out_31_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_3_V_1 = ((ap_sync_reg_channel_write_layer8_out_3_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_4_V_1 = ((ap_sync_reg_channel_write_layer8_out_4_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_5_V_1 = ((ap_sync_reg_channel_write_layer8_out_5_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_6_V_1 = ((ap_sync_reg_channel_write_layer8_out_6_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_7_V_1 = ((ap_sync_reg_channel_write_layer8_out_7_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_8_V_1 = ((ap_sync_reg_channel_write_layer8_out_8_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_channel_done_layer8_out_9_V_1 = ((ap_sync_reg_channel_write_layer8_out_9_V_1 ^ 1'b1) & dense_resource_U0_ap_done);

assign ap_done = softmax_latency_U0_ap_done;

assign ap_idle = (softmax_latency_U0_ap_idle & relu_U0_ap_idle & relu_2_U0_ap_idle & relu_1_U0_ap_idle & myproject_entry153_U0_ap_idle & (layer11_out_4_V_1_empty_n ^ 1'b1) & (layer11_out_3_V_1_empty_n ^ 1'b1) & (layer11_out_2_V_1_empty_n ^ 1'b1) & (layer11_out_1_V_1_empty_n ^ 1'b1) & (layer11_out_0_V_1_empty_n ^ 1'b1) & (layer10_out_31_V_1_empty_n ^ 1'b1) & (layer10_out_30_V_1_empty_n ^ 1'b1) & (layer10_out_29_V_1_empty_n ^ 1'b1) & (layer10_out_28_V_1_empty_n ^ 1'b1) & (layer10_out_27_V_1_empty_n ^ 1'b1) & (layer10_out_26_V_1_empty_n ^ 1'b1) & (layer10_out_25_V_1_empty_n ^ 1'b1) & (layer10_out_24_V_1_empty_n ^ 1'b1) & (layer10_out_23_V_1_empty_n ^ 1'b1) & (layer10_out_22_V_1_empty_n ^ 1'b1) & (layer10_out_21_V_1_empty_n ^ 1'b1) & (layer10_out_20_V_1_empty_n ^ 1'b1) & (layer10_out_19_V_1_empty_n ^ 1'b1) & (layer10_out_18_V_1_empty_n ^ 1'b1) & (layer10_out_17_V_1_empty_n ^ 1'b1) & (layer10_out_16_V_1_empty_n ^ 1'b1) & (layer10_out_15_V_1_empty_n ^ 1'b1) & (layer10_out_14_V_1_empty_n ^ 1'b1) & (layer10_out_13_V_1_empty_n ^ 1'b1) & (layer10_out_12_V_1_empty_n ^ 1'b1) & (layer10_out_11_V_1_empty_n ^ 1'b1) & (layer10_out_10_V_1_empty_n ^ 1'b1) & (layer10_out_9_V_1_empty_n ^ 1'b1) & (layer10_out_8_V_1_empty_n ^ 1'b1) & (layer10_out_7_V_1_empty_n ^ 1'b1) & (layer10_out_6_V_1_empty_n ^ 1'b1) & (layer10_out_5_V_1_empty_n ^ 1'b1) & (layer10_out_4_V_1_empty_n ^ 1'b1) & (layer10_out_3_V_1_empty_n ^ 1'b1) & (layer10_out_2_V_1_empty_n ^ 1'b1) & (layer10_out_1_V_1_empty_n ^ 1'b1) & (layer10_out_0_V_1_empty_n ^ 1'b1) & (layer8_out_31_V_1_empty_n ^ 1'b1) & (layer8_out_30_V_1_empty_n ^ 1'b1) & (layer8_out_29_V_1_empty_n ^ 1'b1) & (layer8_out_28_V_1_empty_n ^ 1'b1) & (layer8_out_27_V_1_empty_n ^ 1'b1) & (layer8_out_26_V_1_empty_n ^ 1'b1) & (layer8_out_25_V_1_empty_n ^ 1'b1) & (layer8_out_24_V_1_empty_n ^ 1'b1) & (layer8_out_23_V_1_empty_n ^ 1'b1) & (layer8_out_22_V_1_empty_n ^ 1'b1) & (layer8_out_21_V_1_empty_n ^ 1'b1) & (layer8_out_20_V_1_empty_n ^ 1'b1) & (layer8_out_19_V_1_empty_n ^ 1'b1) & (layer8_out_18_V_1_empty_n ^ 1'b1) & (layer8_out_17_V_1_empty_n ^ 1'b1) & (layer8_out_16_V_1_empty_n ^ 1'b1) & (layer8_out_15_V_1_empty_n ^ 1'b1) & (layer8_out_14_V_1_empty_n ^ 1'b1) & (layer8_out_13_V_1_empty_n ^ 1'b1) & (layer8_out_12_V_1_empty_n ^ 1'b1) & (layer8_out_11_V_1_empty_n ^ 1'b1) & (layer8_out_10_V_1_empty_n ^ 1'b1) & (layer8_out_9_V_1_empty_n ^ 1'b1) & (layer8_out_8_V_1_empty_n ^ 1'b1) & (layer8_out_7_V_1_empty_n ^ 1'b1) & (layer8_out_6_V_1_empty_n ^ 1'b1) & (layer8_out_5_V_1_empty_n ^ 1'b1) & (layer8_out_4_V_1_empty_n ^ 1'b1) & (layer8_out_3_V_1_empty_n ^ 1'b1) & (layer8_out_2_V_1_empty_n ^ 1'b1) & (layer8_out_1_V_1_empty_n ^ 1'b1) & (layer8_out_0_V_1_empty_n ^ 1'b1) & (layer7_out_31_V_1_empty_n ^ 1'b1) & (layer7_out_30_V_1_empty_n ^ 1'b1) & (layer7_out_29_V_1_empty_n ^ 1'b1) & (layer7_out_28_V_1_empty_n ^ 1'b1) & (layer7_out_27_V_1_empty_n ^ 1'b1) & (layer7_out_26_V_1_empty_n ^ 1'b1) & (layer7_out_25_V_1_empty_n ^ 1'b1) & (layer7_out_24_V_1_empty_n ^ 1'b1) & (layer7_out_23_V_1_empty_n ^ 1'b1) & (layer7_out_22_V_1_empty_n ^ 1'b1) & (layer7_out_21_V_1_empty_n ^ 1'b1) & (layer7_out_20_V_1_empty_n ^ 1'b1) & (layer7_out_19_V_1_empty_n ^ 1'b1) & (layer7_out_18_V_1_empty_n ^ 1'b1) & (layer7_out_17_V_1_empty_n ^ 1'b1) & (layer7_out_16_V_1_empty_n ^ 1'b1) & (layer7_out_15_V_1_empty_n ^ 1'b1) & (layer7_out_14_V_1_empty_n ^ 1'b1) & (layer7_out_13_V_1_empty_n ^ 1'b1) & (layer7_out_12_V_1_empty_n ^ 1'b1) & (layer7_out_11_V_1_empty_n ^ 1'b1) & (layer7_out_10_V_1_empty_n ^ 1'b1) & (layer7_out_9_V_1_empty_n ^ 1'b1) & (layer7_out_8_V_1_empty_n ^ 1'b1) & (layer7_out_7_V_1_empty_n ^ 1'b1) & (layer7_out_6_V_1_empty_n ^ 1'b1) & (layer7_out_5_V_1_empty_n ^ 1'b1) & (layer7_out_4_V_1_empty_n ^ 1'b1) & (layer7_out_3_V_1_empty_n ^ 1'b1) & (layer7_out_2_V_1_empty_n ^ 1'b1) & (layer7_out_1_V_1_empty_n ^ 1'b1) & (layer7_out_0_V_1_empty_n ^ 1'b1) & (layer5_out_31_V_1_empty_n ^ 1'b1) & (layer5_out_30_V_1_empty_n ^ 1'b1) & (layer5_out_29_V_1_empty_n ^ 1'b1) & (layer5_out_28_V_1_empty_n ^ 1'b1) & (layer5_out_27_V_1_empty_n ^ 1'b1) & (layer5_out_26_V_1_empty_n ^ 1'b1) & (layer5_out_25_V_1_empty_n ^ 1'b1) & (layer5_out_24_V_1_empty_n ^ 1'b1) & (layer5_out_23_V_1_empty_n ^ 1'b1) & (layer5_out_22_V_1_empty_n ^ 1'b1) & (layer5_out_21_V_1_empty_n ^ 1'b1) & (layer5_out_20_V_1_empty_n ^ 1'b1) & (layer5_out_19_V_1_empty_n ^ 1'b1) & (layer5_out_18_V_1_empty_n ^ 1'b1) & (layer5_out_17_V_1_empty_n ^ 1'b1) & (layer5_out_16_V_1_empty_n ^ 1'b1) & (layer5_out_15_V_1_empty_n ^ 1'b1) & (layer5_out_14_V_1_empty_n ^ 1'b1) & (layer5_out_13_V_1_empty_n ^ 1'b1) & (layer5_out_12_V_1_empty_n ^ 1'b1) & (layer5_out_11_V_1_empty_n ^ 1'b1) & (layer5_out_10_V_1_empty_n ^ 1'b1) & (layer5_out_9_V_1_empty_n ^ 1'b1) & (layer5_out_8_V_1_empty_n ^ 1'b1) & (layer5_out_7_V_1_empty_n ^ 1'b1) & (layer5_out_6_V_1_empty_n ^ 1'b1) & (layer5_out_5_V_1_empty_n ^ 1'b1) & (layer5_out_4_V_1_empty_n ^ 1'b1) & (layer5_out_3_V_1_empty_n ^ 1'b1) & (layer5_out_2_V_1_empty_n ^ 1'b1) & (layer5_out_1_V_1_empty_n ^ 1'b1) & (layer5_out_0_V_1_empty_n ^ 1'b1) & (layer4_out_63_V_1_empty_n ^ 1'b1) & (layer4_out_62_V_1_empty_n ^ 1'b1) & (layer4_out_61_V_1_empty_n ^ 1'b1) & (layer4_out_60_V_1_empty_n ^ 1'b1) & (layer4_out_59_V_1_empty_n ^ 1'b1) & (layer4_out_58_V_1_empty_n ^ 1'b1) & (layer4_out_57_V_1_empty_n ^ 1'b1) & (layer4_out_56_V_1_empty_n ^ 1'b1) & (layer4_out_55_V_1_empty_n ^ 1'b1) & (layer4_out_54_V_1_empty_n ^ 1'b1) & (layer4_out_53_V_1_empty_n ^ 1'b1) & (layer4_out_52_V_1_empty_n ^ 1'b1) & (layer4_out_51_V_1_empty_n ^ 1'b1) & (layer4_out_50_V_1_empty_n ^ 1'b1) & (layer4_out_49_V_1_empty_n ^ 1'b1) & (layer4_out_48_V_1_empty_n ^ 1'b1) & (layer4_out_47_V_1_empty_n ^ 1'b1) & (layer4_out_46_V_1_empty_n ^ 1'b1) & (layer4_out_45_V_1_empty_n ^ 1'b1) & (layer4_out_44_V_1_empty_n ^ 1'b1) & (layer4_out_43_V_1_empty_n ^ 1'b1) & (layer4_out_42_V_1_empty_n ^ 1'b1) & (layer4_out_41_V_1_empty_n ^ 1'b1) & (layer4_out_40_V_1_empty_n ^ 1'b1) & (layer4_out_39_V_1_empty_n ^ 1'b1) & (layer4_out_38_V_1_empty_n ^ 1'b1) & (layer4_out_37_V_1_empty_n ^ 1'b1) & (layer4_out_36_V_1_empty_n ^ 1'b1) & (layer4_out_35_V_1_empty_n ^ 1'b1) & (layer4_out_34_V_1_empty_n ^ 1'b1) & (layer4_out_33_V_1_empty_n ^ 1'b1) & (layer4_out_32_V_1_empty_n ^ 1'b1) & (layer4_out_31_V_1_empty_n ^ 1'b1) & (layer4_out_30_V_1_empty_n ^ 1'b1) & (layer4_out_29_V_1_empty_n ^ 1'b1) & (layer4_out_28_V_1_empty_n ^ 1'b1) & (layer4_out_27_V_1_empty_n ^ 1'b1) & (layer4_out_26_V_1_empty_n ^ 1'b1) & (layer4_out_25_V_1_empty_n ^ 1'b1) & (layer4_out_24_V_1_empty_n ^ 1'b1) & (layer4_out_23_V_1_empty_n ^ 1'b1) & (layer4_out_22_V_1_empty_n ^ 1'b1) & (layer4_out_21_V_1_empty_n ^ 1'b1) & (layer4_out_20_V_1_empty_n ^ 1'b1) & (layer4_out_19_V_1_empty_n ^ 1'b1) & (layer4_out_18_V_1_empty_n ^ 1'b1) & (layer4_out_17_V_1_empty_n ^ 1'b1) & (layer4_out_16_V_1_empty_n ^ 1'b1) & (layer4_out_15_V_1_empty_n ^ 1'b1) & (layer4_out_14_V_1_empty_n ^ 1'b1) & (layer4_out_13_V_1_empty_n ^ 1'b1) & (layer4_out_12_V_1_empty_n ^ 1'b1) & (layer4_out_11_V_1_empty_n ^ 1'b1) & (layer4_out_10_V_1_empty_n ^ 1'b1) & (layer4_out_9_V_1_empty_n ^ 1'b1) & (layer4_out_8_V_1_empty_n ^ 1'b1) & (layer4_out_7_V_1_empty_n ^ 1'b1) & (layer4_out_6_V_1_empty_n ^ 1'b1) & (layer4_out_5_V_1_empty_n ^ 1'b1) & (layer4_out_4_V_1_empty_n ^ 1'b1) & (layer4_out_3_V_1_empty_n ^ 1'b1) & (layer4_out_2_V_1_empty_n ^ 1'b1) & (layer4_out_1_V_1_empty_n ^ 1'b1) & (layer4_out_0_V_1_empty_n ^ 1'b1) & (layer2_out_63_V_1_empty_n ^ 1'b1) & (layer2_out_62_V_1_empty_n ^ 1'b1) & (layer2_out_61_V_1_empty_n ^ 1'b1) & (layer2_out_60_V_1_empty_n ^ 1'b1) & (layer2_out_59_V_1_empty_n ^ 1'b1) & (layer2_out_58_V_1_empty_n ^ 1'b1) & (layer2_out_57_V_1_empty_n ^ 1'b1) & (layer2_out_56_V_1_empty_n ^ 1'b1) & (layer2_out_55_V_1_empty_n ^ 1'b1) & (layer2_out_54_V_1_empty_n ^ 1'b1) & (layer2_out_53_V_1_empty_n ^ 1'b1) & (layer2_out_52_V_1_empty_n ^ 1'b1) & (layer2_out_51_V_1_empty_n ^ 1'b1) & (layer2_out_50_V_1_empty_n ^ 1'b1) & (layer2_out_49_V_1_empty_n ^ 1'b1) & (layer2_out_48_V_1_empty_n ^ 1'b1) & (layer2_out_47_V_1_empty_n ^ 1'b1) & (layer2_out_46_V_1_empty_n ^ 1'b1) & (layer2_out_45_V_1_empty_n ^ 1'b1) & (layer2_out_44_V_1_empty_n ^ 1'b1) & (layer2_out_43_V_1_empty_n ^ 1'b1) & (layer2_out_42_V_1_empty_n ^ 1'b1) & (layer2_out_41_V_1_empty_n ^ 1'b1) & (layer2_out_40_V_1_empty_n ^ 1'b1) & (layer2_out_39_V_1_empty_n ^ 1'b1) & (layer2_out_38_V_1_empty_n ^ 1'b1) & (layer2_out_37_V_1_empty_n ^ 1'b1) & (layer2_out_36_V_1_empty_n ^ 1'b1) & (layer2_out_35_V_1_empty_n ^ 1'b1) & (layer2_out_34_V_1_empty_n ^ 1'b1) & (layer2_out_33_V_1_empty_n ^ 1'b1) & (layer2_out_32_V_1_empty_n ^ 1'b1) & (layer2_out_31_V_1_empty_n ^ 1'b1) & (layer2_out_30_V_1_empty_n ^ 1'b1) & (layer2_out_29_V_1_empty_n ^ 1'b1) & (layer2_out_28_V_1_empty_n ^ 1'b1) & (layer2_out_27_V_1_empty_n ^ 1'b1) & (layer2_out_26_V_1_empty_n ^ 1'b1) & (layer2_out_25_V_1_empty_n ^ 1'b1) & (layer2_out_24_V_1_empty_n ^ 1'b1) & (layer2_out_23_V_1_empty_n ^ 1'b1) & (layer2_out_22_V_1_empty_n ^ 1'b1) & (layer2_out_21_V_1_empty_n ^ 1'b1) & (layer2_out_20_V_1_empty_n ^ 1'b1) & (layer2_out_19_V_1_empty_n ^ 1'b1) & (layer2_out_18_V_1_empty_n ^ 1'b1) & (layer2_out_17_V_1_empty_n ^ 1'b1) & (layer2_out_16_V_1_empty_n ^ 1'b1) & (layer2_out_15_V_1_empty_n ^ 1'b1) & (layer2_out_14_V_1_empty_n ^ 1'b1) & (layer2_out_13_V_1_empty_n ^ 1'b1) & (layer2_out_12_V_1_empty_n ^ 1'b1) & (layer2_out_11_V_1_empty_n ^ 1'b1) & (layer2_out_10_V_1_empty_n ^ 1'b1) & (layer2_out_9_V_1_empty_n ^ 1'b1) & (layer2_out_8_V_1_empty_n ^ 1'b1) & (layer2_out_7_V_1_empty_n ^ 1'b1) & (layer2_out_6_V_1_empty_n ^ 1'b1) & (layer2_out_5_V_1_empty_n ^ 1'b1) & (layer2_out_4_V_1_empty_n ^ 1'b1) & (layer2_out_3_V_1_empty_n ^ 1'b1) & (layer2_out_2_V_1_empty_n ^ 1'b1) & (layer2_out_1_V_1_empty_n ^ 1'b1) & (layer2_out_0_V_1_empty_n ^ 1'b1) & dense_resource_U0_ap_idle & dense_resource_3_U0_ap_idle & dense_resource_2_U0_ap_idle & dense_resource_1_U0_ap_idle);

assign ap_ready = myproject_entry153_U0_ap_ready;

assign ap_sync_channel_write_layer10_out_0_V_1 = ((layer10_out_0_V_1_full_n & ap_channel_done_layer10_out_0_V_1) | ap_sync_reg_channel_write_layer10_out_0_V_1);

assign ap_sync_channel_write_layer10_out_10_V_1 = ((layer10_out_10_V_1_full_n & ap_channel_done_layer10_out_10_V_1) | ap_sync_reg_channel_write_layer10_out_10_V_1);

assign ap_sync_channel_write_layer10_out_11_V_1 = ((layer10_out_11_V_1_full_n & ap_channel_done_layer10_out_11_V_1) | ap_sync_reg_channel_write_layer10_out_11_V_1);

assign ap_sync_channel_write_layer10_out_12_V_1 = ((layer10_out_12_V_1_full_n & ap_channel_done_layer10_out_12_V_1) | ap_sync_reg_channel_write_layer10_out_12_V_1);

assign ap_sync_channel_write_layer10_out_13_V_1 = ((layer10_out_13_V_1_full_n & ap_channel_done_layer10_out_13_V_1) | ap_sync_reg_channel_write_layer10_out_13_V_1);

assign ap_sync_channel_write_layer10_out_14_V_1 = ((layer10_out_14_V_1_full_n & ap_channel_done_layer10_out_14_V_1) | ap_sync_reg_channel_write_layer10_out_14_V_1);

assign ap_sync_channel_write_layer10_out_15_V_1 = ((layer10_out_15_V_1_full_n & ap_channel_done_layer10_out_15_V_1) | ap_sync_reg_channel_write_layer10_out_15_V_1);

assign ap_sync_channel_write_layer10_out_16_V_1 = ((layer10_out_16_V_1_full_n & ap_channel_done_layer10_out_16_V_1) | ap_sync_reg_channel_write_layer10_out_16_V_1);

assign ap_sync_channel_write_layer10_out_17_V_1 = ((layer10_out_17_V_1_full_n & ap_channel_done_layer10_out_17_V_1) | ap_sync_reg_channel_write_layer10_out_17_V_1);

assign ap_sync_channel_write_layer10_out_18_V_1 = ((layer10_out_18_V_1_full_n & ap_channel_done_layer10_out_18_V_1) | ap_sync_reg_channel_write_layer10_out_18_V_1);

assign ap_sync_channel_write_layer10_out_19_V_1 = ((layer10_out_19_V_1_full_n & ap_channel_done_layer10_out_19_V_1) | ap_sync_reg_channel_write_layer10_out_19_V_1);

assign ap_sync_channel_write_layer10_out_1_V_1 = ((layer10_out_1_V_1_full_n & ap_channel_done_layer10_out_1_V_1) | ap_sync_reg_channel_write_layer10_out_1_V_1);

assign ap_sync_channel_write_layer10_out_20_V_1 = ((layer10_out_20_V_1_full_n & ap_channel_done_layer10_out_20_V_1) | ap_sync_reg_channel_write_layer10_out_20_V_1);

assign ap_sync_channel_write_layer10_out_21_V_1 = ((layer10_out_21_V_1_full_n & ap_channel_done_layer10_out_21_V_1) | ap_sync_reg_channel_write_layer10_out_21_V_1);

assign ap_sync_channel_write_layer10_out_22_V_1 = ((layer10_out_22_V_1_full_n & ap_channel_done_layer10_out_22_V_1) | ap_sync_reg_channel_write_layer10_out_22_V_1);

assign ap_sync_channel_write_layer10_out_23_V_1 = ((layer10_out_23_V_1_full_n & ap_channel_done_layer10_out_23_V_1) | ap_sync_reg_channel_write_layer10_out_23_V_1);

assign ap_sync_channel_write_layer10_out_24_V_1 = ((layer10_out_24_V_1_full_n & ap_channel_done_layer10_out_24_V_1) | ap_sync_reg_channel_write_layer10_out_24_V_1);

assign ap_sync_channel_write_layer10_out_25_V_1 = ((layer10_out_25_V_1_full_n & ap_channel_done_layer10_out_25_V_1) | ap_sync_reg_channel_write_layer10_out_25_V_1);

assign ap_sync_channel_write_layer10_out_26_V_1 = ((layer10_out_26_V_1_full_n & ap_channel_done_layer10_out_26_V_1) | ap_sync_reg_channel_write_layer10_out_26_V_1);

assign ap_sync_channel_write_layer10_out_27_V_1 = ((layer10_out_27_V_1_full_n & ap_channel_done_layer10_out_27_V_1) | ap_sync_reg_channel_write_layer10_out_27_V_1);

assign ap_sync_channel_write_layer10_out_28_V_1 = ((layer10_out_28_V_1_full_n & ap_channel_done_layer10_out_28_V_1) | ap_sync_reg_channel_write_layer10_out_28_V_1);

assign ap_sync_channel_write_layer10_out_29_V_1 = ((layer10_out_29_V_1_full_n & ap_channel_done_layer10_out_29_V_1) | ap_sync_reg_channel_write_layer10_out_29_V_1);

assign ap_sync_channel_write_layer10_out_2_V_1 = ((layer10_out_2_V_1_full_n & ap_channel_done_layer10_out_2_V_1) | ap_sync_reg_channel_write_layer10_out_2_V_1);

assign ap_sync_channel_write_layer10_out_30_V_1 = ((layer10_out_30_V_1_full_n & ap_channel_done_layer10_out_30_V_1) | ap_sync_reg_channel_write_layer10_out_30_V_1);

assign ap_sync_channel_write_layer10_out_31_V_1 = ((layer10_out_31_V_1_full_n & ap_channel_done_layer10_out_31_V_1) | ap_sync_reg_channel_write_layer10_out_31_V_1);

assign ap_sync_channel_write_layer10_out_3_V_1 = ((layer10_out_3_V_1_full_n & ap_channel_done_layer10_out_3_V_1) | ap_sync_reg_channel_write_layer10_out_3_V_1);

assign ap_sync_channel_write_layer10_out_4_V_1 = ((layer10_out_4_V_1_full_n & ap_channel_done_layer10_out_4_V_1) | ap_sync_reg_channel_write_layer10_out_4_V_1);

assign ap_sync_channel_write_layer10_out_5_V_1 = ((layer10_out_5_V_1_full_n & ap_channel_done_layer10_out_5_V_1) | ap_sync_reg_channel_write_layer10_out_5_V_1);

assign ap_sync_channel_write_layer10_out_6_V_1 = ((layer10_out_6_V_1_full_n & ap_channel_done_layer10_out_6_V_1) | ap_sync_reg_channel_write_layer10_out_6_V_1);

assign ap_sync_channel_write_layer10_out_7_V_1 = ((layer10_out_7_V_1_full_n & ap_channel_done_layer10_out_7_V_1) | ap_sync_reg_channel_write_layer10_out_7_V_1);

assign ap_sync_channel_write_layer10_out_8_V_1 = ((layer10_out_8_V_1_full_n & ap_channel_done_layer10_out_8_V_1) | ap_sync_reg_channel_write_layer10_out_8_V_1);

assign ap_sync_channel_write_layer10_out_9_V_1 = ((layer10_out_9_V_1_full_n & ap_channel_done_layer10_out_9_V_1) | ap_sync_reg_channel_write_layer10_out_9_V_1);

assign ap_sync_channel_write_layer11_out_0_V_1 = ((layer11_out_0_V_1_full_n & ap_channel_done_layer11_out_0_V_1) | ap_sync_reg_channel_write_layer11_out_0_V_1);

assign ap_sync_channel_write_layer11_out_1_V_1 = ((layer11_out_1_V_1_full_n & ap_channel_done_layer11_out_1_V_1) | ap_sync_reg_channel_write_layer11_out_1_V_1);

assign ap_sync_channel_write_layer11_out_2_V_1 = ((layer11_out_2_V_1_full_n & ap_channel_done_layer11_out_2_V_1) | ap_sync_reg_channel_write_layer11_out_2_V_1);

assign ap_sync_channel_write_layer11_out_3_V_1 = ((layer11_out_3_V_1_full_n & ap_channel_done_layer11_out_3_V_1) | ap_sync_reg_channel_write_layer11_out_3_V_1);

assign ap_sync_channel_write_layer11_out_4_V_1 = ((layer11_out_4_V_1_full_n & ap_channel_done_layer11_out_4_V_1) | ap_sync_reg_channel_write_layer11_out_4_V_1);

assign ap_sync_channel_write_layer2_out_0_V_1 = ((layer2_out_0_V_1_full_n & ap_channel_done_layer2_out_0_V_1) | ap_sync_reg_channel_write_layer2_out_0_V_1);

assign ap_sync_channel_write_layer2_out_10_V_1 = ((layer2_out_10_V_1_full_n & ap_channel_done_layer2_out_10_V_1) | ap_sync_reg_channel_write_layer2_out_10_V_1);

assign ap_sync_channel_write_layer2_out_11_V_1 = ((layer2_out_11_V_1_full_n & ap_channel_done_layer2_out_11_V_1) | ap_sync_reg_channel_write_layer2_out_11_V_1);

assign ap_sync_channel_write_layer2_out_12_V_1 = ((layer2_out_12_V_1_full_n & ap_channel_done_layer2_out_12_V_1) | ap_sync_reg_channel_write_layer2_out_12_V_1);

assign ap_sync_channel_write_layer2_out_13_V_1 = ((layer2_out_13_V_1_full_n & ap_channel_done_layer2_out_13_V_1) | ap_sync_reg_channel_write_layer2_out_13_V_1);

assign ap_sync_channel_write_layer2_out_14_V_1 = ((layer2_out_14_V_1_full_n & ap_channel_done_layer2_out_14_V_1) | ap_sync_reg_channel_write_layer2_out_14_V_1);

assign ap_sync_channel_write_layer2_out_15_V_1 = ((layer2_out_15_V_1_full_n & ap_channel_done_layer2_out_15_V_1) | ap_sync_reg_channel_write_layer2_out_15_V_1);

assign ap_sync_channel_write_layer2_out_16_V_1 = ((layer2_out_16_V_1_full_n & ap_channel_done_layer2_out_16_V_1) | ap_sync_reg_channel_write_layer2_out_16_V_1);

assign ap_sync_channel_write_layer2_out_17_V_1 = ((layer2_out_17_V_1_full_n & ap_channel_done_layer2_out_17_V_1) | ap_sync_reg_channel_write_layer2_out_17_V_1);

assign ap_sync_channel_write_layer2_out_18_V_1 = ((layer2_out_18_V_1_full_n & ap_channel_done_layer2_out_18_V_1) | ap_sync_reg_channel_write_layer2_out_18_V_1);

assign ap_sync_channel_write_layer2_out_19_V_1 = ((layer2_out_19_V_1_full_n & ap_channel_done_layer2_out_19_V_1) | ap_sync_reg_channel_write_layer2_out_19_V_1);

assign ap_sync_channel_write_layer2_out_1_V_1 = ((layer2_out_1_V_1_full_n & ap_channel_done_layer2_out_1_V_1) | ap_sync_reg_channel_write_layer2_out_1_V_1);

assign ap_sync_channel_write_layer2_out_20_V_1 = ((layer2_out_20_V_1_full_n & ap_channel_done_layer2_out_20_V_1) | ap_sync_reg_channel_write_layer2_out_20_V_1);

assign ap_sync_channel_write_layer2_out_21_V_1 = ((layer2_out_21_V_1_full_n & ap_channel_done_layer2_out_21_V_1) | ap_sync_reg_channel_write_layer2_out_21_V_1);

assign ap_sync_channel_write_layer2_out_22_V_1 = ((layer2_out_22_V_1_full_n & ap_channel_done_layer2_out_22_V_1) | ap_sync_reg_channel_write_layer2_out_22_V_1);

assign ap_sync_channel_write_layer2_out_23_V_1 = ((layer2_out_23_V_1_full_n & ap_channel_done_layer2_out_23_V_1) | ap_sync_reg_channel_write_layer2_out_23_V_1);

assign ap_sync_channel_write_layer2_out_24_V_1 = ((layer2_out_24_V_1_full_n & ap_channel_done_layer2_out_24_V_1) | ap_sync_reg_channel_write_layer2_out_24_V_1);

assign ap_sync_channel_write_layer2_out_25_V_1 = ((layer2_out_25_V_1_full_n & ap_channel_done_layer2_out_25_V_1) | ap_sync_reg_channel_write_layer2_out_25_V_1);

assign ap_sync_channel_write_layer2_out_26_V_1 = ((layer2_out_26_V_1_full_n & ap_channel_done_layer2_out_26_V_1) | ap_sync_reg_channel_write_layer2_out_26_V_1);

assign ap_sync_channel_write_layer2_out_27_V_1 = ((layer2_out_27_V_1_full_n & ap_channel_done_layer2_out_27_V_1) | ap_sync_reg_channel_write_layer2_out_27_V_1);

assign ap_sync_channel_write_layer2_out_28_V_1 = ((layer2_out_28_V_1_full_n & ap_channel_done_layer2_out_28_V_1) | ap_sync_reg_channel_write_layer2_out_28_V_1);

assign ap_sync_channel_write_layer2_out_29_V_1 = ((layer2_out_29_V_1_full_n & ap_channel_done_layer2_out_29_V_1) | ap_sync_reg_channel_write_layer2_out_29_V_1);

assign ap_sync_channel_write_layer2_out_2_V_1 = ((layer2_out_2_V_1_full_n & ap_channel_done_layer2_out_2_V_1) | ap_sync_reg_channel_write_layer2_out_2_V_1);

assign ap_sync_channel_write_layer2_out_30_V_1 = ((layer2_out_30_V_1_full_n & ap_channel_done_layer2_out_30_V_1) | ap_sync_reg_channel_write_layer2_out_30_V_1);

assign ap_sync_channel_write_layer2_out_31_V_1 = ((layer2_out_31_V_1_full_n & ap_channel_done_layer2_out_31_V_1) | ap_sync_reg_channel_write_layer2_out_31_V_1);

assign ap_sync_channel_write_layer2_out_32_V_1 = ((layer2_out_32_V_1_full_n & ap_channel_done_layer2_out_32_V_1) | ap_sync_reg_channel_write_layer2_out_32_V_1);

assign ap_sync_channel_write_layer2_out_33_V_1 = ((layer2_out_33_V_1_full_n & ap_channel_done_layer2_out_33_V_1) | ap_sync_reg_channel_write_layer2_out_33_V_1);

assign ap_sync_channel_write_layer2_out_34_V_1 = ((layer2_out_34_V_1_full_n & ap_channel_done_layer2_out_34_V_1) | ap_sync_reg_channel_write_layer2_out_34_V_1);

assign ap_sync_channel_write_layer2_out_35_V_1 = ((layer2_out_35_V_1_full_n & ap_channel_done_layer2_out_35_V_1) | ap_sync_reg_channel_write_layer2_out_35_V_1);

assign ap_sync_channel_write_layer2_out_36_V_1 = ((layer2_out_36_V_1_full_n & ap_channel_done_layer2_out_36_V_1) | ap_sync_reg_channel_write_layer2_out_36_V_1);

assign ap_sync_channel_write_layer2_out_37_V_1 = ((layer2_out_37_V_1_full_n & ap_channel_done_layer2_out_37_V_1) | ap_sync_reg_channel_write_layer2_out_37_V_1);

assign ap_sync_channel_write_layer2_out_38_V_1 = ((layer2_out_38_V_1_full_n & ap_channel_done_layer2_out_38_V_1) | ap_sync_reg_channel_write_layer2_out_38_V_1);

assign ap_sync_channel_write_layer2_out_39_V_1 = ((layer2_out_39_V_1_full_n & ap_channel_done_layer2_out_39_V_1) | ap_sync_reg_channel_write_layer2_out_39_V_1);

assign ap_sync_channel_write_layer2_out_3_V_1 = ((layer2_out_3_V_1_full_n & ap_channel_done_layer2_out_3_V_1) | ap_sync_reg_channel_write_layer2_out_3_V_1);

assign ap_sync_channel_write_layer2_out_40_V_1 = ((layer2_out_40_V_1_full_n & ap_channel_done_layer2_out_40_V_1) | ap_sync_reg_channel_write_layer2_out_40_V_1);

assign ap_sync_channel_write_layer2_out_41_V_1 = ((layer2_out_41_V_1_full_n & ap_channel_done_layer2_out_41_V_1) | ap_sync_reg_channel_write_layer2_out_41_V_1);

assign ap_sync_channel_write_layer2_out_42_V_1 = ((layer2_out_42_V_1_full_n & ap_channel_done_layer2_out_42_V_1) | ap_sync_reg_channel_write_layer2_out_42_V_1);

assign ap_sync_channel_write_layer2_out_43_V_1 = ((layer2_out_43_V_1_full_n & ap_channel_done_layer2_out_43_V_1) | ap_sync_reg_channel_write_layer2_out_43_V_1);

assign ap_sync_channel_write_layer2_out_44_V_1 = ((layer2_out_44_V_1_full_n & ap_channel_done_layer2_out_44_V_1) | ap_sync_reg_channel_write_layer2_out_44_V_1);

assign ap_sync_channel_write_layer2_out_45_V_1 = ((layer2_out_45_V_1_full_n & ap_channel_done_layer2_out_45_V_1) | ap_sync_reg_channel_write_layer2_out_45_V_1);

assign ap_sync_channel_write_layer2_out_46_V_1 = ((layer2_out_46_V_1_full_n & ap_channel_done_layer2_out_46_V_1) | ap_sync_reg_channel_write_layer2_out_46_V_1);

assign ap_sync_channel_write_layer2_out_47_V_1 = ((layer2_out_47_V_1_full_n & ap_channel_done_layer2_out_47_V_1) | ap_sync_reg_channel_write_layer2_out_47_V_1);

assign ap_sync_channel_write_layer2_out_48_V_1 = ((layer2_out_48_V_1_full_n & ap_channel_done_layer2_out_48_V_1) | ap_sync_reg_channel_write_layer2_out_48_V_1);

assign ap_sync_channel_write_layer2_out_49_V_1 = ((layer2_out_49_V_1_full_n & ap_channel_done_layer2_out_49_V_1) | ap_sync_reg_channel_write_layer2_out_49_V_1);

assign ap_sync_channel_write_layer2_out_4_V_1 = ((layer2_out_4_V_1_full_n & ap_channel_done_layer2_out_4_V_1) | ap_sync_reg_channel_write_layer2_out_4_V_1);

assign ap_sync_channel_write_layer2_out_50_V_1 = ((layer2_out_50_V_1_full_n & ap_channel_done_layer2_out_50_V_1) | ap_sync_reg_channel_write_layer2_out_50_V_1);

assign ap_sync_channel_write_layer2_out_51_V_1 = ((layer2_out_51_V_1_full_n & ap_channel_done_layer2_out_51_V_1) | ap_sync_reg_channel_write_layer2_out_51_V_1);

assign ap_sync_channel_write_layer2_out_52_V_1 = ((layer2_out_52_V_1_full_n & ap_channel_done_layer2_out_52_V_1) | ap_sync_reg_channel_write_layer2_out_52_V_1);

assign ap_sync_channel_write_layer2_out_53_V_1 = ((layer2_out_53_V_1_full_n & ap_channel_done_layer2_out_53_V_1) | ap_sync_reg_channel_write_layer2_out_53_V_1);

assign ap_sync_channel_write_layer2_out_54_V_1 = ((layer2_out_54_V_1_full_n & ap_channel_done_layer2_out_54_V_1) | ap_sync_reg_channel_write_layer2_out_54_V_1);

assign ap_sync_channel_write_layer2_out_55_V_1 = ((layer2_out_55_V_1_full_n & ap_channel_done_layer2_out_55_V_1) | ap_sync_reg_channel_write_layer2_out_55_V_1);

assign ap_sync_channel_write_layer2_out_56_V_1 = ((layer2_out_56_V_1_full_n & ap_channel_done_layer2_out_56_V_1) | ap_sync_reg_channel_write_layer2_out_56_V_1);

assign ap_sync_channel_write_layer2_out_57_V_1 = ((layer2_out_57_V_1_full_n & ap_channel_done_layer2_out_57_V_1) | ap_sync_reg_channel_write_layer2_out_57_V_1);

assign ap_sync_channel_write_layer2_out_58_V_1 = ((layer2_out_58_V_1_full_n & ap_channel_done_layer2_out_58_V_1) | ap_sync_reg_channel_write_layer2_out_58_V_1);

assign ap_sync_channel_write_layer2_out_59_V_1 = ((layer2_out_59_V_1_full_n & ap_channel_done_layer2_out_59_V_1) | ap_sync_reg_channel_write_layer2_out_59_V_1);

assign ap_sync_channel_write_layer2_out_5_V_1 = ((layer2_out_5_V_1_full_n & ap_channel_done_layer2_out_5_V_1) | ap_sync_reg_channel_write_layer2_out_5_V_1);

assign ap_sync_channel_write_layer2_out_60_V_1 = ((layer2_out_60_V_1_full_n & ap_channel_done_layer2_out_60_V_1) | ap_sync_reg_channel_write_layer2_out_60_V_1);

assign ap_sync_channel_write_layer2_out_61_V_1 = ((layer2_out_61_V_1_full_n & ap_channel_done_layer2_out_61_V_1) | ap_sync_reg_channel_write_layer2_out_61_V_1);

assign ap_sync_channel_write_layer2_out_62_V_1 = ((layer2_out_62_V_1_full_n & ap_channel_done_layer2_out_62_V_1) | ap_sync_reg_channel_write_layer2_out_62_V_1);

assign ap_sync_channel_write_layer2_out_63_V_1 = ((layer2_out_63_V_1_full_n & ap_channel_done_layer2_out_63_V_1) | ap_sync_reg_channel_write_layer2_out_63_V_1);

assign ap_sync_channel_write_layer2_out_6_V_1 = ((layer2_out_6_V_1_full_n & ap_channel_done_layer2_out_6_V_1) | ap_sync_reg_channel_write_layer2_out_6_V_1);

assign ap_sync_channel_write_layer2_out_7_V_1 = ((layer2_out_7_V_1_full_n & ap_channel_done_layer2_out_7_V_1) | ap_sync_reg_channel_write_layer2_out_7_V_1);

assign ap_sync_channel_write_layer2_out_8_V_1 = ((layer2_out_8_V_1_full_n & ap_channel_done_layer2_out_8_V_1) | ap_sync_reg_channel_write_layer2_out_8_V_1);

assign ap_sync_channel_write_layer2_out_9_V_1 = ((layer2_out_9_V_1_full_n & ap_channel_done_layer2_out_9_V_1) | ap_sync_reg_channel_write_layer2_out_9_V_1);

assign ap_sync_channel_write_layer4_out_0_V_1 = ((layer4_out_0_V_1_full_n & ap_channel_done_layer4_out_0_V_1) | ap_sync_reg_channel_write_layer4_out_0_V_1);

assign ap_sync_channel_write_layer4_out_10_V_1 = ((layer4_out_10_V_1_full_n & ap_channel_done_layer4_out_10_V_1) | ap_sync_reg_channel_write_layer4_out_10_V_1);

assign ap_sync_channel_write_layer4_out_11_V_1 = ((layer4_out_11_V_1_full_n & ap_channel_done_layer4_out_11_V_1) | ap_sync_reg_channel_write_layer4_out_11_V_1);

assign ap_sync_channel_write_layer4_out_12_V_1 = ((layer4_out_12_V_1_full_n & ap_channel_done_layer4_out_12_V_1) | ap_sync_reg_channel_write_layer4_out_12_V_1);

assign ap_sync_channel_write_layer4_out_13_V_1 = ((layer4_out_13_V_1_full_n & ap_channel_done_layer4_out_13_V_1) | ap_sync_reg_channel_write_layer4_out_13_V_1);

assign ap_sync_channel_write_layer4_out_14_V_1 = ((layer4_out_14_V_1_full_n & ap_channel_done_layer4_out_14_V_1) | ap_sync_reg_channel_write_layer4_out_14_V_1);

assign ap_sync_channel_write_layer4_out_15_V_1 = ((layer4_out_15_V_1_full_n & ap_channel_done_layer4_out_15_V_1) | ap_sync_reg_channel_write_layer4_out_15_V_1);

assign ap_sync_channel_write_layer4_out_16_V_1 = ((layer4_out_16_V_1_full_n & ap_channel_done_layer4_out_16_V_1) | ap_sync_reg_channel_write_layer4_out_16_V_1);

assign ap_sync_channel_write_layer4_out_17_V_1 = ((layer4_out_17_V_1_full_n & ap_channel_done_layer4_out_17_V_1) | ap_sync_reg_channel_write_layer4_out_17_V_1);

assign ap_sync_channel_write_layer4_out_18_V_1 = ((layer4_out_18_V_1_full_n & ap_channel_done_layer4_out_18_V_1) | ap_sync_reg_channel_write_layer4_out_18_V_1);

assign ap_sync_channel_write_layer4_out_19_V_1 = ((layer4_out_19_V_1_full_n & ap_channel_done_layer4_out_19_V_1) | ap_sync_reg_channel_write_layer4_out_19_V_1);

assign ap_sync_channel_write_layer4_out_1_V_1 = ((layer4_out_1_V_1_full_n & ap_channel_done_layer4_out_1_V_1) | ap_sync_reg_channel_write_layer4_out_1_V_1);

assign ap_sync_channel_write_layer4_out_20_V_1 = ((layer4_out_20_V_1_full_n & ap_channel_done_layer4_out_20_V_1) | ap_sync_reg_channel_write_layer4_out_20_V_1);

assign ap_sync_channel_write_layer4_out_21_V_1 = ((layer4_out_21_V_1_full_n & ap_channel_done_layer4_out_21_V_1) | ap_sync_reg_channel_write_layer4_out_21_V_1);

assign ap_sync_channel_write_layer4_out_22_V_1 = ((layer4_out_22_V_1_full_n & ap_channel_done_layer4_out_22_V_1) | ap_sync_reg_channel_write_layer4_out_22_V_1);

assign ap_sync_channel_write_layer4_out_23_V_1 = ((layer4_out_23_V_1_full_n & ap_channel_done_layer4_out_23_V_1) | ap_sync_reg_channel_write_layer4_out_23_V_1);

assign ap_sync_channel_write_layer4_out_24_V_1 = ((layer4_out_24_V_1_full_n & ap_channel_done_layer4_out_24_V_1) | ap_sync_reg_channel_write_layer4_out_24_V_1);

assign ap_sync_channel_write_layer4_out_25_V_1 = ((layer4_out_25_V_1_full_n & ap_channel_done_layer4_out_25_V_1) | ap_sync_reg_channel_write_layer4_out_25_V_1);

assign ap_sync_channel_write_layer4_out_26_V_1 = ((layer4_out_26_V_1_full_n & ap_channel_done_layer4_out_26_V_1) | ap_sync_reg_channel_write_layer4_out_26_V_1);

assign ap_sync_channel_write_layer4_out_27_V_1 = ((layer4_out_27_V_1_full_n & ap_channel_done_layer4_out_27_V_1) | ap_sync_reg_channel_write_layer4_out_27_V_1);

assign ap_sync_channel_write_layer4_out_28_V_1 = ((layer4_out_28_V_1_full_n & ap_channel_done_layer4_out_28_V_1) | ap_sync_reg_channel_write_layer4_out_28_V_1);

assign ap_sync_channel_write_layer4_out_29_V_1 = ((layer4_out_29_V_1_full_n & ap_channel_done_layer4_out_29_V_1) | ap_sync_reg_channel_write_layer4_out_29_V_1);

assign ap_sync_channel_write_layer4_out_2_V_1 = ((layer4_out_2_V_1_full_n & ap_channel_done_layer4_out_2_V_1) | ap_sync_reg_channel_write_layer4_out_2_V_1);

assign ap_sync_channel_write_layer4_out_30_V_1 = ((layer4_out_30_V_1_full_n & ap_channel_done_layer4_out_30_V_1) | ap_sync_reg_channel_write_layer4_out_30_V_1);

assign ap_sync_channel_write_layer4_out_31_V_1 = ((layer4_out_31_V_1_full_n & ap_channel_done_layer4_out_31_V_1) | ap_sync_reg_channel_write_layer4_out_31_V_1);

assign ap_sync_channel_write_layer4_out_32_V_1 = ((layer4_out_32_V_1_full_n & ap_channel_done_layer4_out_32_V_1) | ap_sync_reg_channel_write_layer4_out_32_V_1);

assign ap_sync_channel_write_layer4_out_33_V_1 = ((layer4_out_33_V_1_full_n & ap_channel_done_layer4_out_33_V_1) | ap_sync_reg_channel_write_layer4_out_33_V_1);

assign ap_sync_channel_write_layer4_out_34_V_1 = ((layer4_out_34_V_1_full_n & ap_channel_done_layer4_out_34_V_1) | ap_sync_reg_channel_write_layer4_out_34_V_1);

assign ap_sync_channel_write_layer4_out_35_V_1 = ((layer4_out_35_V_1_full_n & ap_channel_done_layer4_out_35_V_1) | ap_sync_reg_channel_write_layer4_out_35_V_1);

assign ap_sync_channel_write_layer4_out_36_V_1 = ((layer4_out_36_V_1_full_n & ap_channel_done_layer4_out_36_V_1) | ap_sync_reg_channel_write_layer4_out_36_V_1);

assign ap_sync_channel_write_layer4_out_37_V_1 = ((layer4_out_37_V_1_full_n & ap_channel_done_layer4_out_37_V_1) | ap_sync_reg_channel_write_layer4_out_37_V_1);

assign ap_sync_channel_write_layer4_out_38_V_1 = ((layer4_out_38_V_1_full_n & ap_channel_done_layer4_out_38_V_1) | ap_sync_reg_channel_write_layer4_out_38_V_1);

assign ap_sync_channel_write_layer4_out_39_V_1 = ((layer4_out_39_V_1_full_n & ap_channel_done_layer4_out_39_V_1) | ap_sync_reg_channel_write_layer4_out_39_V_1);

assign ap_sync_channel_write_layer4_out_3_V_1 = ((layer4_out_3_V_1_full_n & ap_channel_done_layer4_out_3_V_1) | ap_sync_reg_channel_write_layer4_out_3_V_1);

assign ap_sync_channel_write_layer4_out_40_V_1 = ((layer4_out_40_V_1_full_n & ap_channel_done_layer4_out_40_V_1) | ap_sync_reg_channel_write_layer4_out_40_V_1);

assign ap_sync_channel_write_layer4_out_41_V_1 = ((layer4_out_41_V_1_full_n & ap_channel_done_layer4_out_41_V_1) | ap_sync_reg_channel_write_layer4_out_41_V_1);

assign ap_sync_channel_write_layer4_out_42_V_1 = ((layer4_out_42_V_1_full_n & ap_channel_done_layer4_out_42_V_1) | ap_sync_reg_channel_write_layer4_out_42_V_1);

assign ap_sync_channel_write_layer4_out_43_V_1 = ((layer4_out_43_V_1_full_n & ap_channel_done_layer4_out_43_V_1) | ap_sync_reg_channel_write_layer4_out_43_V_1);

assign ap_sync_channel_write_layer4_out_44_V_1 = ((layer4_out_44_V_1_full_n & ap_channel_done_layer4_out_44_V_1) | ap_sync_reg_channel_write_layer4_out_44_V_1);

assign ap_sync_channel_write_layer4_out_45_V_1 = ((layer4_out_45_V_1_full_n & ap_channel_done_layer4_out_45_V_1) | ap_sync_reg_channel_write_layer4_out_45_V_1);

assign ap_sync_channel_write_layer4_out_46_V_1 = ((layer4_out_46_V_1_full_n & ap_channel_done_layer4_out_46_V_1) | ap_sync_reg_channel_write_layer4_out_46_V_1);

assign ap_sync_channel_write_layer4_out_47_V_1 = ((layer4_out_47_V_1_full_n & ap_channel_done_layer4_out_47_V_1) | ap_sync_reg_channel_write_layer4_out_47_V_1);

assign ap_sync_channel_write_layer4_out_48_V_1 = ((layer4_out_48_V_1_full_n & ap_channel_done_layer4_out_48_V_1) | ap_sync_reg_channel_write_layer4_out_48_V_1);

assign ap_sync_channel_write_layer4_out_49_V_1 = ((layer4_out_49_V_1_full_n & ap_channel_done_layer4_out_49_V_1) | ap_sync_reg_channel_write_layer4_out_49_V_1);

assign ap_sync_channel_write_layer4_out_4_V_1 = ((layer4_out_4_V_1_full_n & ap_channel_done_layer4_out_4_V_1) | ap_sync_reg_channel_write_layer4_out_4_V_1);

assign ap_sync_channel_write_layer4_out_50_V_1 = ((layer4_out_50_V_1_full_n & ap_channel_done_layer4_out_50_V_1) | ap_sync_reg_channel_write_layer4_out_50_V_1);

assign ap_sync_channel_write_layer4_out_51_V_1 = ((layer4_out_51_V_1_full_n & ap_channel_done_layer4_out_51_V_1) | ap_sync_reg_channel_write_layer4_out_51_V_1);

assign ap_sync_channel_write_layer4_out_52_V_1 = ((layer4_out_52_V_1_full_n & ap_channel_done_layer4_out_52_V_1) | ap_sync_reg_channel_write_layer4_out_52_V_1);

assign ap_sync_channel_write_layer4_out_53_V_1 = ((layer4_out_53_V_1_full_n & ap_channel_done_layer4_out_53_V_1) | ap_sync_reg_channel_write_layer4_out_53_V_1);

assign ap_sync_channel_write_layer4_out_54_V_1 = ((layer4_out_54_V_1_full_n & ap_channel_done_layer4_out_54_V_1) | ap_sync_reg_channel_write_layer4_out_54_V_1);

assign ap_sync_channel_write_layer4_out_55_V_1 = ((layer4_out_55_V_1_full_n & ap_channel_done_layer4_out_55_V_1) | ap_sync_reg_channel_write_layer4_out_55_V_1);

assign ap_sync_channel_write_layer4_out_56_V_1 = ((layer4_out_56_V_1_full_n & ap_channel_done_layer4_out_56_V_1) | ap_sync_reg_channel_write_layer4_out_56_V_1);

assign ap_sync_channel_write_layer4_out_57_V_1 = ((layer4_out_57_V_1_full_n & ap_channel_done_layer4_out_57_V_1) | ap_sync_reg_channel_write_layer4_out_57_V_1);

assign ap_sync_channel_write_layer4_out_58_V_1 = ((layer4_out_58_V_1_full_n & ap_channel_done_layer4_out_58_V_1) | ap_sync_reg_channel_write_layer4_out_58_V_1);

assign ap_sync_channel_write_layer4_out_59_V_1 = ((layer4_out_59_V_1_full_n & ap_channel_done_layer4_out_59_V_1) | ap_sync_reg_channel_write_layer4_out_59_V_1);

assign ap_sync_channel_write_layer4_out_5_V_1 = ((layer4_out_5_V_1_full_n & ap_channel_done_layer4_out_5_V_1) | ap_sync_reg_channel_write_layer4_out_5_V_1);

assign ap_sync_channel_write_layer4_out_60_V_1 = ((layer4_out_60_V_1_full_n & ap_channel_done_layer4_out_60_V_1) | ap_sync_reg_channel_write_layer4_out_60_V_1);

assign ap_sync_channel_write_layer4_out_61_V_1 = ((layer4_out_61_V_1_full_n & ap_channel_done_layer4_out_61_V_1) | ap_sync_reg_channel_write_layer4_out_61_V_1);

assign ap_sync_channel_write_layer4_out_62_V_1 = ((layer4_out_62_V_1_full_n & ap_channel_done_layer4_out_62_V_1) | ap_sync_reg_channel_write_layer4_out_62_V_1);

assign ap_sync_channel_write_layer4_out_63_V_1 = ((layer4_out_63_V_1_full_n & ap_channel_done_layer4_out_63_V_1) | ap_sync_reg_channel_write_layer4_out_63_V_1);

assign ap_sync_channel_write_layer4_out_6_V_1 = ((layer4_out_6_V_1_full_n & ap_channel_done_layer4_out_6_V_1) | ap_sync_reg_channel_write_layer4_out_6_V_1);

assign ap_sync_channel_write_layer4_out_7_V_1 = ((layer4_out_7_V_1_full_n & ap_channel_done_layer4_out_7_V_1) | ap_sync_reg_channel_write_layer4_out_7_V_1);

assign ap_sync_channel_write_layer4_out_8_V_1 = ((layer4_out_8_V_1_full_n & ap_channel_done_layer4_out_8_V_1) | ap_sync_reg_channel_write_layer4_out_8_V_1);

assign ap_sync_channel_write_layer4_out_9_V_1 = ((layer4_out_9_V_1_full_n & ap_channel_done_layer4_out_9_V_1) | ap_sync_reg_channel_write_layer4_out_9_V_1);

assign ap_sync_channel_write_layer5_out_0_V_1 = ((layer5_out_0_V_1_full_n & ap_channel_done_layer5_out_0_V_1) | ap_sync_reg_channel_write_layer5_out_0_V_1);

assign ap_sync_channel_write_layer5_out_10_V_1 = ((layer5_out_10_V_1_full_n & ap_channel_done_layer5_out_10_V_1) | ap_sync_reg_channel_write_layer5_out_10_V_1);

assign ap_sync_channel_write_layer5_out_11_V_1 = ((layer5_out_11_V_1_full_n & ap_channel_done_layer5_out_11_V_1) | ap_sync_reg_channel_write_layer5_out_11_V_1);

assign ap_sync_channel_write_layer5_out_12_V_1 = ((layer5_out_12_V_1_full_n & ap_channel_done_layer5_out_12_V_1) | ap_sync_reg_channel_write_layer5_out_12_V_1);

assign ap_sync_channel_write_layer5_out_13_V_1 = ((layer5_out_13_V_1_full_n & ap_channel_done_layer5_out_13_V_1) | ap_sync_reg_channel_write_layer5_out_13_V_1);

assign ap_sync_channel_write_layer5_out_14_V_1 = ((layer5_out_14_V_1_full_n & ap_channel_done_layer5_out_14_V_1) | ap_sync_reg_channel_write_layer5_out_14_V_1);

assign ap_sync_channel_write_layer5_out_15_V_1 = ((layer5_out_15_V_1_full_n & ap_channel_done_layer5_out_15_V_1) | ap_sync_reg_channel_write_layer5_out_15_V_1);

assign ap_sync_channel_write_layer5_out_16_V_1 = ((layer5_out_16_V_1_full_n & ap_channel_done_layer5_out_16_V_1) | ap_sync_reg_channel_write_layer5_out_16_V_1);

assign ap_sync_channel_write_layer5_out_17_V_1 = ((layer5_out_17_V_1_full_n & ap_channel_done_layer5_out_17_V_1) | ap_sync_reg_channel_write_layer5_out_17_V_1);

assign ap_sync_channel_write_layer5_out_18_V_1 = ((layer5_out_18_V_1_full_n & ap_channel_done_layer5_out_18_V_1) | ap_sync_reg_channel_write_layer5_out_18_V_1);

assign ap_sync_channel_write_layer5_out_19_V_1 = ((layer5_out_19_V_1_full_n & ap_channel_done_layer5_out_19_V_1) | ap_sync_reg_channel_write_layer5_out_19_V_1);

assign ap_sync_channel_write_layer5_out_1_V_1 = ((layer5_out_1_V_1_full_n & ap_channel_done_layer5_out_1_V_1) | ap_sync_reg_channel_write_layer5_out_1_V_1);

assign ap_sync_channel_write_layer5_out_20_V_1 = ((layer5_out_20_V_1_full_n & ap_channel_done_layer5_out_20_V_1) | ap_sync_reg_channel_write_layer5_out_20_V_1);

assign ap_sync_channel_write_layer5_out_21_V_1 = ((layer5_out_21_V_1_full_n & ap_channel_done_layer5_out_21_V_1) | ap_sync_reg_channel_write_layer5_out_21_V_1);

assign ap_sync_channel_write_layer5_out_22_V_1 = ((layer5_out_22_V_1_full_n & ap_channel_done_layer5_out_22_V_1) | ap_sync_reg_channel_write_layer5_out_22_V_1);

assign ap_sync_channel_write_layer5_out_23_V_1 = ((layer5_out_23_V_1_full_n & ap_channel_done_layer5_out_23_V_1) | ap_sync_reg_channel_write_layer5_out_23_V_1);

assign ap_sync_channel_write_layer5_out_24_V_1 = ((layer5_out_24_V_1_full_n & ap_channel_done_layer5_out_24_V_1) | ap_sync_reg_channel_write_layer5_out_24_V_1);

assign ap_sync_channel_write_layer5_out_25_V_1 = ((layer5_out_25_V_1_full_n & ap_channel_done_layer5_out_25_V_1) | ap_sync_reg_channel_write_layer5_out_25_V_1);

assign ap_sync_channel_write_layer5_out_26_V_1 = ((layer5_out_26_V_1_full_n & ap_channel_done_layer5_out_26_V_1) | ap_sync_reg_channel_write_layer5_out_26_V_1);

assign ap_sync_channel_write_layer5_out_27_V_1 = ((layer5_out_27_V_1_full_n & ap_channel_done_layer5_out_27_V_1) | ap_sync_reg_channel_write_layer5_out_27_V_1);

assign ap_sync_channel_write_layer5_out_28_V_1 = ((layer5_out_28_V_1_full_n & ap_channel_done_layer5_out_28_V_1) | ap_sync_reg_channel_write_layer5_out_28_V_1);

assign ap_sync_channel_write_layer5_out_29_V_1 = ((layer5_out_29_V_1_full_n & ap_channel_done_layer5_out_29_V_1) | ap_sync_reg_channel_write_layer5_out_29_V_1);

assign ap_sync_channel_write_layer5_out_2_V_1 = ((layer5_out_2_V_1_full_n & ap_channel_done_layer5_out_2_V_1) | ap_sync_reg_channel_write_layer5_out_2_V_1);

assign ap_sync_channel_write_layer5_out_30_V_1 = ((layer5_out_30_V_1_full_n & ap_channel_done_layer5_out_30_V_1) | ap_sync_reg_channel_write_layer5_out_30_V_1);

assign ap_sync_channel_write_layer5_out_31_V_1 = ((layer5_out_31_V_1_full_n & ap_channel_done_layer5_out_31_V_1) | ap_sync_reg_channel_write_layer5_out_31_V_1);

assign ap_sync_channel_write_layer5_out_3_V_1 = ((layer5_out_3_V_1_full_n & ap_channel_done_layer5_out_3_V_1) | ap_sync_reg_channel_write_layer5_out_3_V_1);

assign ap_sync_channel_write_layer5_out_4_V_1 = ((layer5_out_4_V_1_full_n & ap_channel_done_layer5_out_4_V_1) | ap_sync_reg_channel_write_layer5_out_4_V_1);

assign ap_sync_channel_write_layer5_out_5_V_1 = ((layer5_out_5_V_1_full_n & ap_channel_done_layer5_out_5_V_1) | ap_sync_reg_channel_write_layer5_out_5_V_1);

assign ap_sync_channel_write_layer5_out_6_V_1 = ((layer5_out_6_V_1_full_n & ap_channel_done_layer5_out_6_V_1) | ap_sync_reg_channel_write_layer5_out_6_V_1);

assign ap_sync_channel_write_layer5_out_7_V_1 = ((layer5_out_7_V_1_full_n & ap_channel_done_layer5_out_7_V_1) | ap_sync_reg_channel_write_layer5_out_7_V_1);

assign ap_sync_channel_write_layer5_out_8_V_1 = ((layer5_out_8_V_1_full_n & ap_channel_done_layer5_out_8_V_1) | ap_sync_reg_channel_write_layer5_out_8_V_1);

assign ap_sync_channel_write_layer5_out_9_V_1 = ((layer5_out_9_V_1_full_n & ap_channel_done_layer5_out_9_V_1) | ap_sync_reg_channel_write_layer5_out_9_V_1);

assign ap_sync_channel_write_layer7_out_0_V_1 = ((layer7_out_0_V_1_full_n & ap_channel_done_layer7_out_0_V_1) | ap_sync_reg_channel_write_layer7_out_0_V_1);

assign ap_sync_channel_write_layer7_out_10_V_1 = ((layer7_out_10_V_1_full_n & ap_channel_done_layer7_out_10_V_1) | ap_sync_reg_channel_write_layer7_out_10_V_1);

assign ap_sync_channel_write_layer7_out_11_V_1 = ((layer7_out_11_V_1_full_n & ap_channel_done_layer7_out_11_V_1) | ap_sync_reg_channel_write_layer7_out_11_V_1);

assign ap_sync_channel_write_layer7_out_12_V_1 = ((layer7_out_12_V_1_full_n & ap_channel_done_layer7_out_12_V_1) | ap_sync_reg_channel_write_layer7_out_12_V_1);

assign ap_sync_channel_write_layer7_out_13_V_1 = ((layer7_out_13_V_1_full_n & ap_channel_done_layer7_out_13_V_1) | ap_sync_reg_channel_write_layer7_out_13_V_1);

assign ap_sync_channel_write_layer7_out_14_V_1 = ((layer7_out_14_V_1_full_n & ap_channel_done_layer7_out_14_V_1) | ap_sync_reg_channel_write_layer7_out_14_V_1);

assign ap_sync_channel_write_layer7_out_15_V_1 = ((layer7_out_15_V_1_full_n & ap_channel_done_layer7_out_15_V_1) | ap_sync_reg_channel_write_layer7_out_15_V_1);

assign ap_sync_channel_write_layer7_out_16_V_1 = ((layer7_out_16_V_1_full_n & ap_channel_done_layer7_out_16_V_1) | ap_sync_reg_channel_write_layer7_out_16_V_1);

assign ap_sync_channel_write_layer7_out_17_V_1 = ((layer7_out_17_V_1_full_n & ap_channel_done_layer7_out_17_V_1) | ap_sync_reg_channel_write_layer7_out_17_V_1);

assign ap_sync_channel_write_layer7_out_18_V_1 = ((layer7_out_18_V_1_full_n & ap_channel_done_layer7_out_18_V_1) | ap_sync_reg_channel_write_layer7_out_18_V_1);

assign ap_sync_channel_write_layer7_out_19_V_1 = ((layer7_out_19_V_1_full_n & ap_channel_done_layer7_out_19_V_1) | ap_sync_reg_channel_write_layer7_out_19_V_1);

assign ap_sync_channel_write_layer7_out_1_V_1 = ((layer7_out_1_V_1_full_n & ap_channel_done_layer7_out_1_V_1) | ap_sync_reg_channel_write_layer7_out_1_V_1);

assign ap_sync_channel_write_layer7_out_20_V_1 = ((layer7_out_20_V_1_full_n & ap_channel_done_layer7_out_20_V_1) | ap_sync_reg_channel_write_layer7_out_20_V_1);

assign ap_sync_channel_write_layer7_out_21_V_1 = ((layer7_out_21_V_1_full_n & ap_channel_done_layer7_out_21_V_1) | ap_sync_reg_channel_write_layer7_out_21_V_1);

assign ap_sync_channel_write_layer7_out_22_V_1 = ((layer7_out_22_V_1_full_n & ap_channel_done_layer7_out_22_V_1) | ap_sync_reg_channel_write_layer7_out_22_V_1);

assign ap_sync_channel_write_layer7_out_23_V_1 = ((layer7_out_23_V_1_full_n & ap_channel_done_layer7_out_23_V_1) | ap_sync_reg_channel_write_layer7_out_23_V_1);

assign ap_sync_channel_write_layer7_out_24_V_1 = ((layer7_out_24_V_1_full_n & ap_channel_done_layer7_out_24_V_1) | ap_sync_reg_channel_write_layer7_out_24_V_1);

assign ap_sync_channel_write_layer7_out_25_V_1 = ((layer7_out_25_V_1_full_n & ap_channel_done_layer7_out_25_V_1) | ap_sync_reg_channel_write_layer7_out_25_V_1);

assign ap_sync_channel_write_layer7_out_26_V_1 = ((layer7_out_26_V_1_full_n & ap_channel_done_layer7_out_26_V_1) | ap_sync_reg_channel_write_layer7_out_26_V_1);

assign ap_sync_channel_write_layer7_out_27_V_1 = ((layer7_out_27_V_1_full_n & ap_channel_done_layer7_out_27_V_1) | ap_sync_reg_channel_write_layer7_out_27_V_1);

assign ap_sync_channel_write_layer7_out_28_V_1 = ((layer7_out_28_V_1_full_n & ap_channel_done_layer7_out_28_V_1) | ap_sync_reg_channel_write_layer7_out_28_V_1);

assign ap_sync_channel_write_layer7_out_29_V_1 = ((layer7_out_29_V_1_full_n & ap_channel_done_layer7_out_29_V_1) | ap_sync_reg_channel_write_layer7_out_29_V_1);

assign ap_sync_channel_write_layer7_out_2_V_1 = ((layer7_out_2_V_1_full_n & ap_channel_done_layer7_out_2_V_1) | ap_sync_reg_channel_write_layer7_out_2_V_1);

assign ap_sync_channel_write_layer7_out_30_V_1 = ((layer7_out_30_V_1_full_n & ap_channel_done_layer7_out_30_V_1) | ap_sync_reg_channel_write_layer7_out_30_V_1);

assign ap_sync_channel_write_layer7_out_31_V_1 = ((layer7_out_31_V_1_full_n & ap_channel_done_layer7_out_31_V_1) | ap_sync_reg_channel_write_layer7_out_31_V_1);

assign ap_sync_channel_write_layer7_out_3_V_1 = ((layer7_out_3_V_1_full_n & ap_channel_done_layer7_out_3_V_1) | ap_sync_reg_channel_write_layer7_out_3_V_1);

assign ap_sync_channel_write_layer7_out_4_V_1 = ((layer7_out_4_V_1_full_n & ap_channel_done_layer7_out_4_V_1) | ap_sync_reg_channel_write_layer7_out_4_V_1);

assign ap_sync_channel_write_layer7_out_5_V_1 = ((layer7_out_5_V_1_full_n & ap_channel_done_layer7_out_5_V_1) | ap_sync_reg_channel_write_layer7_out_5_V_1);

assign ap_sync_channel_write_layer7_out_6_V_1 = ((layer7_out_6_V_1_full_n & ap_channel_done_layer7_out_6_V_1) | ap_sync_reg_channel_write_layer7_out_6_V_1);

assign ap_sync_channel_write_layer7_out_7_V_1 = ((layer7_out_7_V_1_full_n & ap_channel_done_layer7_out_7_V_1) | ap_sync_reg_channel_write_layer7_out_7_V_1);

assign ap_sync_channel_write_layer7_out_8_V_1 = ((layer7_out_8_V_1_full_n & ap_channel_done_layer7_out_8_V_1) | ap_sync_reg_channel_write_layer7_out_8_V_1);

assign ap_sync_channel_write_layer7_out_9_V_1 = ((layer7_out_9_V_1_full_n & ap_channel_done_layer7_out_9_V_1) | ap_sync_reg_channel_write_layer7_out_9_V_1);

assign ap_sync_channel_write_layer8_out_0_V_1 = ((layer8_out_0_V_1_full_n & ap_channel_done_layer8_out_0_V_1) | ap_sync_reg_channel_write_layer8_out_0_V_1);

assign ap_sync_channel_write_layer8_out_10_V_1 = ((layer8_out_10_V_1_full_n & ap_channel_done_layer8_out_10_V_1) | ap_sync_reg_channel_write_layer8_out_10_V_1);

assign ap_sync_channel_write_layer8_out_11_V_1 = ((layer8_out_11_V_1_full_n & ap_channel_done_layer8_out_11_V_1) | ap_sync_reg_channel_write_layer8_out_11_V_1);

assign ap_sync_channel_write_layer8_out_12_V_1 = ((layer8_out_12_V_1_full_n & ap_channel_done_layer8_out_12_V_1) | ap_sync_reg_channel_write_layer8_out_12_V_1);

assign ap_sync_channel_write_layer8_out_13_V_1 = ((layer8_out_13_V_1_full_n & ap_channel_done_layer8_out_13_V_1) | ap_sync_reg_channel_write_layer8_out_13_V_1);

assign ap_sync_channel_write_layer8_out_14_V_1 = ((layer8_out_14_V_1_full_n & ap_channel_done_layer8_out_14_V_1) | ap_sync_reg_channel_write_layer8_out_14_V_1);

assign ap_sync_channel_write_layer8_out_15_V_1 = ((layer8_out_15_V_1_full_n & ap_channel_done_layer8_out_15_V_1) | ap_sync_reg_channel_write_layer8_out_15_V_1);

assign ap_sync_channel_write_layer8_out_16_V_1 = ((layer8_out_16_V_1_full_n & ap_channel_done_layer8_out_16_V_1) | ap_sync_reg_channel_write_layer8_out_16_V_1);

assign ap_sync_channel_write_layer8_out_17_V_1 = ((layer8_out_17_V_1_full_n & ap_channel_done_layer8_out_17_V_1) | ap_sync_reg_channel_write_layer8_out_17_V_1);

assign ap_sync_channel_write_layer8_out_18_V_1 = ((layer8_out_18_V_1_full_n & ap_channel_done_layer8_out_18_V_1) | ap_sync_reg_channel_write_layer8_out_18_V_1);

assign ap_sync_channel_write_layer8_out_19_V_1 = ((layer8_out_19_V_1_full_n & ap_channel_done_layer8_out_19_V_1) | ap_sync_reg_channel_write_layer8_out_19_V_1);

assign ap_sync_channel_write_layer8_out_1_V_1 = ((layer8_out_1_V_1_full_n & ap_channel_done_layer8_out_1_V_1) | ap_sync_reg_channel_write_layer8_out_1_V_1);

assign ap_sync_channel_write_layer8_out_20_V_1 = ((layer8_out_20_V_1_full_n & ap_channel_done_layer8_out_20_V_1) | ap_sync_reg_channel_write_layer8_out_20_V_1);

assign ap_sync_channel_write_layer8_out_21_V_1 = ((layer8_out_21_V_1_full_n & ap_channel_done_layer8_out_21_V_1) | ap_sync_reg_channel_write_layer8_out_21_V_1);

assign ap_sync_channel_write_layer8_out_22_V_1 = ((layer8_out_22_V_1_full_n & ap_channel_done_layer8_out_22_V_1) | ap_sync_reg_channel_write_layer8_out_22_V_1);

assign ap_sync_channel_write_layer8_out_23_V_1 = ((layer8_out_23_V_1_full_n & ap_channel_done_layer8_out_23_V_1) | ap_sync_reg_channel_write_layer8_out_23_V_1);

assign ap_sync_channel_write_layer8_out_24_V_1 = ((layer8_out_24_V_1_full_n & ap_channel_done_layer8_out_24_V_1) | ap_sync_reg_channel_write_layer8_out_24_V_1);

assign ap_sync_channel_write_layer8_out_25_V_1 = ((layer8_out_25_V_1_full_n & ap_channel_done_layer8_out_25_V_1) | ap_sync_reg_channel_write_layer8_out_25_V_1);

assign ap_sync_channel_write_layer8_out_26_V_1 = ((layer8_out_26_V_1_full_n & ap_channel_done_layer8_out_26_V_1) | ap_sync_reg_channel_write_layer8_out_26_V_1);

assign ap_sync_channel_write_layer8_out_27_V_1 = ((layer8_out_27_V_1_full_n & ap_channel_done_layer8_out_27_V_1) | ap_sync_reg_channel_write_layer8_out_27_V_1);

assign ap_sync_channel_write_layer8_out_28_V_1 = ((layer8_out_28_V_1_full_n & ap_channel_done_layer8_out_28_V_1) | ap_sync_reg_channel_write_layer8_out_28_V_1);

assign ap_sync_channel_write_layer8_out_29_V_1 = ((layer8_out_29_V_1_full_n & ap_channel_done_layer8_out_29_V_1) | ap_sync_reg_channel_write_layer8_out_29_V_1);

assign ap_sync_channel_write_layer8_out_2_V_1 = ((layer8_out_2_V_1_full_n & ap_channel_done_layer8_out_2_V_1) | ap_sync_reg_channel_write_layer8_out_2_V_1);

assign ap_sync_channel_write_layer8_out_30_V_1 = ((layer8_out_30_V_1_full_n & ap_channel_done_layer8_out_30_V_1) | ap_sync_reg_channel_write_layer8_out_30_V_1);

assign ap_sync_channel_write_layer8_out_31_V_1 = ((layer8_out_31_V_1_full_n & ap_channel_done_layer8_out_31_V_1) | ap_sync_reg_channel_write_layer8_out_31_V_1);

assign ap_sync_channel_write_layer8_out_3_V_1 = ((layer8_out_3_V_1_full_n & ap_channel_done_layer8_out_3_V_1) | ap_sync_reg_channel_write_layer8_out_3_V_1);

assign ap_sync_channel_write_layer8_out_4_V_1 = ((layer8_out_4_V_1_full_n & ap_channel_done_layer8_out_4_V_1) | ap_sync_reg_channel_write_layer8_out_4_V_1);

assign ap_sync_channel_write_layer8_out_5_V_1 = ((layer8_out_5_V_1_full_n & ap_channel_done_layer8_out_5_V_1) | ap_sync_reg_channel_write_layer8_out_5_V_1);

assign ap_sync_channel_write_layer8_out_6_V_1 = ((layer8_out_6_V_1_full_n & ap_channel_done_layer8_out_6_V_1) | ap_sync_reg_channel_write_layer8_out_6_V_1);

assign ap_sync_channel_write_layer8_out_7_V_1 = ((layer8_out_7_V_1_full_n & ap_channel_done_layer8_out_7_V_1) | ap_sync_reg_channel_write_layer8_out_7_V_1);

assign ap_sync_channel_write_layer8_out_8_V_1 = ((layer8_out_8_V_1_full_n & ap_channel_done_layer8_out_8_V_1) | ap_sync_reg_channel_write_layer8_out_8_V_1);

assign ap_sync_channel_write_layer8_out_9_V_1 = ((layer8_out_9_V_1_full_n & ap_channel_done_layer8_out_9_V_1) | ap_sync_reg_channel_write_layer8_out_9_V_1);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = softmax_latency_U0_ap_done;

assign ap_sync_ready = myproject_entry153_U0_ap_ready;

assign dense_resource_1_U0_ap_continue = (ap_sync_channel_write_layer5_out_9_V_1 & ap_sync_channel_write_layer5_out_8_V_1 & ap_sync_channel_write_layer5_out_7_V_1 & ap_sync_channel_write_layer5_out_6_V_1 & ap_sync_channel_write_layer5_out_5_V_1 & ap_sync_channel_write_layer5_out_4_V_1 & ap_sync_channel_write_layer5_out_3_V_1 & ap_sync_channel_write_layer5_out_31_V_1 & ap_sync_channel_write_layer5_out_30_V_1 & ap_sync_channel_write_layer5_out_2_V_1 & ap_sync_channel_write_layer5_out_29_V_1 & ap_sync_channel_write_layer5_out_28_V_1 & ap_sync_channel_write_layer5_out_27_V_1 & ap_sync_channel_write_layer5_out_26_V_1 & ap_sync_channel_write_layer5_out_25_V_1 & ap_sync_channel_write_layer5_out_24_V_1 & ap_sync_channel_write_layer5_out_23_V_1 & ap_sync_channel_write_layer5_out_22_V_1 & ap_sync_channel_write_layer5_out_21_V_1 & ap_sync_channel_write_layer5_out_20_V_1 & ap_sync_channel_write_layer5_out_1_V_1 & ap_sync_channel_write_layer5_out_19_V_1 & ap_sync_channel_write_layer5_out_18_V_1 & ap_sync_channel_write_layer5_out_17_V_1 & ap_sync_channel_write_layer5_out_16_V_1 & ap_sync_channel_write_layer5_out_15_V_1 & ap_sync_channel_write_layer5_out_14_V_1 & ap_sync_channel_write_layer5_out_13_V_1 & ap_sync_channel_write_layer5_out_12_V_1 & ap_sync_channel_write_layer5_out_11_V_1 & ap_sync_channel_write_layer5_out_10_V_1 & ap_sync_channel_write_layer5_out_0_V_1);

assign dense_resource_1_U0_ap_start = (layer4_out_9_V_1_empty_n & layer4_out_8_V_1_empty_n & layer4_out_7_V_1_empty_n & layer4_out_6_V_1_empty_n & layer4_out_63_V_1_empty_n & layer4_out_62_V_1_empty_n & layer4_out_61_V_1_empty_n & layer4_out_60_V_1_empty_n & layer4_out_5_V_1_empty_n & layer4_out_59_V_1_empty_n & layer4_out_58_V_1_empty_n & layer4_out_57_V_1_empty_n & layer4_out_56_V_1_empty_n & layer4_out_55_V_1_empty_n & layer4_out_54_V_1_empty_n & layer4_out_53_V_1_empty_n & layer4_out_52_V_1_empty_n & layer4_out_51_V_1_empty_n & layer4_out_50_V_1_empty_n & layer4_out_4_V_1_empty_n & layer4_out_49_V_1_empty_n & layer4_out_48_V_1_empty_n & layer4_out_47_V_1_empty_n & layer4_out_46_V_1_empty_n & layer4_out_45_V_1_empty_n & layer4_out_44_V_1_empty_n & layer4_out_43_V_1_empty_n & layer4_out_42_V_1_empty_n & layer4_out_41_V_1_empty_n & layer4_out_40_V_1_empty_n & layer4_out_3_V_1_empty_n & layer4_out_39_V_1_empty_n & layer4_out_38_V_1_empty_n & layer4_out_37_V_1_empty_n & layer4_out_36_V_1_empty_n & layer4_out_35_V_1_empty_n & layer4_out_34_V_1_empty_n & layer4_out_33_V_1_empty_n & layer4_out_32_V_1_empty_n & layer4_out_31_V_1_empty_n & layer4_out_30_V_1_empty_n & layer4_out_2_V_1_empty_n & layer4_out_29_V_1_empty_n & layer4_out_28_V_1_empty_n & layer4_out_27_V_1_empty_n & layer4_out_26_V_1_empty_n & layer4_out_25_V_1_empty_n & layer4_out_24_V_1_empty_n & layer4_out_23_V_1_empty_n & layer4_out_22_V_1_empty_n & layer4_out_21_V_1_empty_n & layer4_out_20_V_1_empty_n & layer4_out_1_V_1_empty_n & layer4_out_19_V_1_empty_n & layer4_out_18_V_1_empty_n & layer4_out_17_V_1_empty_n & layer4_out_16_V_1_empty_n & layer4_out_15_V_1_empty_n & layer4_out_14_V_1_empty_n & layer4_out_13_V_1_empty_n & layer4_out_12_V_1_empty_n & layer4_out_11_V_1_empty_n & layer4_out_10_V_1_empty_n & layer4_out_0_V_1_empty_n);

assign dense_resource_1_U0_start_full_n = 1'b1;

assign dense_resource_1_U0_start_write = 1'b0;

assign dense_resource_2_U0_ap_continue = (ap_sync_channel_write_layer11_out_4_V_1 & ap_sync_channel_write_layer11_out_3_V_1 & ap_sync_channel_write_layer11_out_2_V_1 & ap_sync_channel_write_layer11_out_1_V_1 & ap_sync_channel_write_layer11_out_0_V_1);

assign dense_resource_2_U0_ap_start = (layer10_out_9_V_1_empty_n & layer10_out_8_V_1_empty_n & layer10_out_7_V_1_empty_n & layer10_out_6_V_1_empty_n & layer10_out_5_V_1_empty_n & layer10_out_4_V_1_empty_n & layer10_out_3_V_1_empty_n & layer10_out_31_V_1_empty_n & layer10_out_30_V_1_empty_n & layer10_out_2_V_1_empty_n & layer10_out_29_V_1_empty_n & layer10_out_28_V_1_empty_n & layer10_out_27_V_1_empty_n & layer10_out_26_V_1_empty_n & layer10_out_25_V_1_empty_n & layer10_out_24_V_1_empty_n & layer10_out_23_V_1_empty_n & layer10_out_22_V_1_empty_n & layer10_out_21_V_1_empty_n & layer10_out_20_V_1_empty_n & layer10_out_1_V_1_empty_n & layer10_out_19_V_1_empty_n & layer10_out_18_V_1_empty_n & layer10_out_17_V_1_empty_n & layer10_out_16_V_1_empty_n & layer10_out_15_V_1_empty_n & layer10_out_14_V_1_empty_n & layer10_out_13_V_1_empty_n & layer10_out_12_V_1_empty_n & layer10_out_11_V_1_empty_n & layer10_out_10_V_1_empty_n & layer10_out_0_V_1_empty_n);

assign dense_resource_2_U0_start_full_n = 1'b1;

assign dense_resource_2_U0_start_write = 1'b0;

assign dense_resource_3_U0_ap_continue = (ap_sync_channel_write_layer2_out_9_V_1 & ap_sync_channel_write_layer2_out_8_V_1 & ap_sync_channel_write_layer2_out_7_V_1 & ap_sync_channel_write_layer2_out_6_V_1 & ap_sync_channel_write_layer2_out_63_V_1 & ap_sync_channel_write_layer2_out_62_V_1 & ap_sync_channel_write_layer2_out_61_V_1 & ap_sync_channel_write_layer2_out_60_V_1 & ap_sync_channel_write_layer2_out_5_V_1 & ap_sync_channel_write_layer2_out_59_V_1 & ap_sync_channel_write_layer2_out_58_V_1 & ap_sync_channel_write_layer2_out_57_V_1 & ap_sync_channel_write_layer2_out_56_V_1 & ap_sync_channel_write_layer2_out_55_V_1 & ap_sync_channel_write_layer2_out_54_V_1 & ap_sync_channel_write_layer2_out_53_V_1 & ap_sync_channel_write_layer2_out_52_V_1 & ap_sync_channel_write_layer2_out_51_V_1 & ap_sync_channel_write_layer2_out_50_V_1 & ap_sync_channel_write_layer2_out_4_V_1 & ap_sync_channel_write_layer2_out_49_V_1 & ap_sync_channel_write_layer2_out_48_V_1 & ap_sync_channel_write_layer2_out_47_V_1 & ap_sync_channel_write_layer2_out_46_V_1 & ap_sync_channel_write_layer2_out_45_V_1 & ap_sync_channel_write_layer2_out_44_V_1 & ap_sync_channel_write_layer2_out_43_V_1 & ap_sync_channel_write_layer2_out_42_V_1 & ap_sync_channel_write_layer2_out_41_V_1 & ap_sync_channel_write_layer2_out_40_V_1 & ap_sync_channel_write_layer2_out_3_V_1 & ap_sync_channel_write_layer2_out_39_V_1 & ap_sync_channel_write_layer2_out_38_V_1 & ap_sync_channel_write_layer2_out_37_V_1 & ap_sync_channel_write_layer2_out_36_V_1 & ap_sync_channel_write_layer2_out_35_V_1 & ap_sync_channel_write_layer2_out_34_V_1 & ap_sync_channel_write_layer2_out_33_V_1 & ap_sync_channel_write_layer2_out_32_V_1 & ap_sync_channel_write_layer2_out_31_V_1 & ap_sync_channel_write_layer2_out_30_V_1 & ap_sync_channel_write_layer2_out_2_V_1 & ap_sync_channel_write_layer2_out_29_V_1 & ap_sync_channel_write_layer2_out_28_V_1 & ap_sync_channel_write_layer2_out_27_V_1 & ap_sync_channel_write_layer2_out_26_V_1 & ap_sync_channel_write_layer2_out_25_V_1 & ap_sync_channel_write_layer2_out_24_V_1 & ap_sync_channel_write_layer2_out_23_V_1 & ap_sync_channel_write_layer2_out_22_V_1 & ap_sync_channel_write_layer2_out_21_V_1 & ap_sync_channel_write_layer2_out_20_V_1 & ap_sync_channel_write_layer2_out_1_V_1 & ap_sync_channel_write_layer2_out_19_V_1 & ap_sync_channel_write_layer2_out_18_V_1 & ap_sync_channel_write_layer2_out_17_V_1 & ap_sync_channel_write_layer2_out_16_V_1 & ap_sync_channel_write_layer2_out_15_V_1 & ap_sync_channel_write_layer2_out_14_V_1 & ap_sync_channel_write_layer2_out_13_V_1 & ap_sync_channel_write_layer2_out_12_V_1 & ap_sync_channel_write_layer2_out_11_V_1 & ap_sync_channel_write_layer2_out_10_V_1 & ap_sync_channel_write_layer2_out_0_V_1);

assign dense_resource_3_U0_ap_start = start_for_dense_resource_3_U0_empty_n;

assign dense_resource_3_U0_start_full_n = 1'b1;

assign dense_resource_3_U0_start_write = 1'b0;

assign dense_resource_U0_ap_continue = (ap_sync_channel_write_layer8_out_9_V_1 & ap_sync_channel_write_layer8_out_8_V_1 & ap_sync_channel_write_layer8_out_7_V_1 & ap_sync_channel_write_layer8_out_6_V_1 & ap_sync_channel_write_layer8_out_5_V_1 & ap_sync_channel_write_layer8_out_4_V_1 & ap_sync_channel_write_layer8_out_3_V_1 & ap_sync_channel_write_layer8_out_31_V_1 & ap_sync_channel_write_layer8_out_30_V_1 & ap_sync_channel_write_layer8_out_2_V_1 & ap_sync_channel_write_layer8_out_29_V_1 & ap_sync_channel_write_layer8_out_28_V_1 & ap_sync_channel_write_layer8_out_27_V_1 & ap_sync_channel_write_layer8_out_26_V_1 & ap_sync_channel_write_layer8_out_25_V_1 & ap_sync_channel_write_layer8_out_24_V_1 & ap_sync_channel_write_layer8_out_23_V_1 & ap_sync_channel_write_layer8_out_22_V_1 & ap_sync_channel_write_layer8_out_21_V_1 & ap_sync_channel_write_layer8_out_20_V_1 & ap_sync_channel_write_layer8_out_1_V_1 & ap_sync_channel_write_layer8_out_19_V_1 & ap_sync_channel_write_layer8_out_18_V_1 & ap_sync_channel_write_layer8_out_17_V_1 & ap_sync_channel_write_layer8_out_16_V_1 & ap_sync_channel_write_layer8_out_15_V_1 & ap_sync_channel_write_layer8_out_14_V_1 & ap_sync_channel_write_layer8_out_13_V_1 & ap_sync_channel_write_layer8_out_12_V_1 & ap_sync_channel_write_layer8_out_11_V_1 & ap_sync_channel_write_layer8_out_10_V_1 & ap_sync_channel_write_layer8_out_0_V_1);

assign dense_resource_U0_ap_start = (layer7_out_9_V_1_empty_n & layer7_out_8_V_1_empty_n & layer7_out_7_V_1_empty_n & layer7_out_6_V_1_empty_n & layer7_out_5_V_1_empty_n & layer7_out_4_V_1_empty_n & layer7_out_3_V_1_empty_n & layer7_out_31_V_1_empty_n & layer7_out_30_V_1_empty_n & layer7_out_2_V_1_empty_n & layer7_out_29_V_1_empty_n & layer7_out_28_V_1_empty_n & layer7_out_27_V_1_empty_n & layer7_out_26_V_1_empty_n & layer7_out_25_V_1_empty_n & layer7_out_24_V_1_empty_n & layer7_out_23_V_1_empty_n & layer7_out_22_V_1_empty_n & layer7_out_21_V_1_empty_n & layer7_out_20_V_1_empty_n & layer7_out_1_V_1_empty_n & layer7_out_19_V_1_empty_n & layer7_out_18_V_1_empty_n & layer7_out_17_V_1_empty_n & layer7_out_16_V_1_empty_n & layer7_out_15_V_1_empty_n & layer7_out_14_V_1_empty_n & layer7_out_13_V_1_empty_n & layer7_out_12_V_1_empty_n & layer7_out_11_V_1_empty_n & layer7_out_10_V_1_empty_n & layer7_out_0_V_1_empty_n);

assign dense_resource_U0_start_full_n = 1'b1;

assign dense_resource_U0_start_write = 1'b0;

assign layer13_out_0_V = softmax_latency_U0_res_0_V;

assign layer13_out_0_V_ap_vld = softmax_latency_U0_res_0_V_ap_vld;

assign layer13_out_1_V = softmax_latency_U0_res_1_V;

assign layer13_out_1_V_ap_vld = softmax_latency_U0_res_1_V_ap_vld;

assign layer13_out_2_V = softmax_latency_U0_res_2_V;

assign layer13_out_2_V_ap_vld = softmax_latency_U0_res_2_V_ap_vld;

assign layer13_out_3_V = softmax_latency_U0_res_3_V;

assign layer13_out_3_V_ap_vld = softmax_latency_U0_res_3_V_ap_vld;

assign layer13_out_4_V = softmax_latency_U0_res_4_V;

assign layer13_out_4_V_ap_vld = softmax_latency_U0_res_4_V_ap_vld;

assign myproject_entry153_U0_ap_continue = 1'b1;

assign myproject_entry153_U0_ap_start = ap_start;

assign relu_1_U0_ap_continue = (ap_sync_channel_write_layer4_out_9_V_1 & ap_sync_channel_write_layer4_out_8_V_1 & ap_sync_channel_write_layer4_out_7_V_1 & ap_sync_channel_write_layer4_out_6_V_1 & ap_sync_channel_write_layer4_out_63_V_1 & ap_sync_channel_write_layer4_out_62_V_1 & ap_sync_channel_write_layer4_out_61_V_1 & ap_sync_channel_write_layer4_out_60_V_1 & ap_sync_channel_write_layer4_out_5_V_1 & ap_sync_channel_write_layer4_out_59_V_1 & ap_sync_channel_write_layer4_out_58_V_1 & ap_sync_channel_write_layer4_out_57_V_1 & ap_sync_channel_write_layer4_out_56_V_1 & ap_sync_channel_write_layer4_out_55_V_1 & ap_sync_channel_write_layer4_out_54_V_1 & ap_sync_channel_write_layer4_out_53_V_1 & ap_sync_channel_write_layer4_out_52_V_1 & ap_sync_channel_write_layer4_out_51_V_1 & ap_sync_channel_write_layer4_out_50_V_1 & ap_sync_channel_write_layer4_out_4_V_1 & ap_sync_channel_write_layer4_out_49_V_1 & ap_sync_channel_write_layer4_out_48_V_1 & ap_sync_channel_write_layer4_out_47_V_1 & ap_sync_channel_write_layer4_out_46_V_1 & ap_sync_channel_write_layer4_out_45_V_1 & ap_sync_channel_write_layer4_out_44_V_1 & ap_sync_channel_write_layer4_out_43_V_1 & ap_sync_channel_write_layer4_out_42_V_1 & ap_sync_channel_write_layer4_out_41_V_1 & ap_sync_channel_write_layer4_out_40_V_1 & ap_sync_channel_write_layer4_out_3_V_1 & ap_sync_channel_write_layer4_out_39_V_1 & ap_sync_channel_write_layer4_out_38_V_1 & ap_sync_channel_write_layer4_out_37_V_1 & ap_sync_channel_write_layer4_out_36_V_1 & ap_sync_channel_write_layer4_out_35_V_1 & ap_sync_channel_write_layer4_out_34_V_1 & ap_sync_channel_write_layer4_out_33_V_1 & ap_sync_channel_write_layer4_out_32_V_1 & ap_sync_channel_write_layer4_out_31_V_1 & ap_sync_channel_write_layer4_out_30_V_1 & ap_sync_channel_write_layer4_out_2_V_1 & ap_sync_channel_write_layer4_out_29_V_1 & ap_sync_channel_write_layer4_out_28_V_1 & ap_sync_channel_write_layer4_out_27_V_1 & ap_sync_channel_write_layer4_out_26_V_1 & ap_sync_channel_write_layer4_out_25_V_1 & ap_sync_channel_write_layer4_out_24_V_1 & ap_sync_channel_write_layer4_out_23_V_1 & ap_sync_channel_write_layer4_out_22_V_1 & ap_sync_channel_write_layer4_out_21_V_1 & ap_sync_channel_write_layer4_out_20_V_1 & ap_sync_channel_write_layer4_out_1_V_1 & ap_sync_channel_write_layer4_out_19_V_1 & ap_sync_channel_write_layer4_out_18_V_1 & ap_sync_channel_write_layer4_out_17_V_1 & ap_sync_channel_write_layer4_out_16_V_1 & ap_sync_channel_write_layer4_out_15_V_1 & ap_sync_channel_write_layer4_out_14_V_1 & ap_sync_channel_write_layer4_out_13_V_1 & ap_sync_channel_write_layer4_out_12_V_1 & ap_sync_channel_write_layer4_out_11_V_1 & ap_sync_channel_write_layer4_out_10_V_1 & ap_sync_channel_write_layer4_out_0_V_1);

assign relu_1_U0_ap_start = (layer2_out_9_V_1_empty_n & layer2_out_8_V_1_empty_n & layer2_out_7_V_1_empty_n & layer2_out_6_V_1_empty_n & layer2_out_63_V_1_empty_n & layer2_out_62_V_1_empty_n & layer2_out_61_V_1_empty_n & layer2_out_60_V_1_empty_n & layer2_out_5_V_1_empty_n & layer2_out_59_V_1_empty_n & layer2_out_58_V_1_empty_n & layer2_out_57_V_1_empty_n & layer2_out_56_V_1_empty_n & layer2_out_55_V_1_empty_n & layer2_out_54_V_1_empty_n & layer2_out_53_V_1_empty_n & layer2_out_52_V_1_empty_n & layer2_out_51_V_1_empty_n & layer2_out_50_V_1_empty_n & layer2_out_4_V_1_empty_n & layer2_out_49_V_1_empty_n & layer2_out_48_V_1_empty_n & layer2_out_47_V_1_empty_n & layer2_out_46_V_1_empty_n & layer2_out_45_V_1_empty_n & layer2_out_44_V_1_empty_n & layer2_out_43_V_1_empty_n & layer2_out_42_V_1_empty_n & layer2_out_41_V_1_empty_n & layer2_out_40_V_1_empty_n & layer2_out_3_V_1_empty_n & layer2_out_39_V_1_empty_n & layer2_out_38_V_1_empty_n & layer2_out_37_V_1_empty_n & layer2_out_36_V_1_empty_n & layer2_out_35_V_1_empty_n & layer2_out_34_V_1_empty_n & layer2_out_33_V_1_empty_n & layer2_out_32_V_1_empty_n & layer2_out_31_V_1_empty_n & layer2_out_30_V_1_empty_n & layer2_out_2_V_1_empty_n & layer2_out_29_V_1_empty_n & layer2_out_28_V_1_empty_n & layer2_out_27_V_1_empty_n & layer2_out_26_V_1_empty_n & layer2_out_25_V_1_empty_n & layer2_out_24_V_1_empty_n & layer2_out_23_V_1_empty_n & layer2_out_22_V_1_empty_n & layer2_out_21_V_1_empty_n & layer2_out_20_V_1_empty_n & layer2_out_1_V_1_empty_n & layer2_out_19_V_1_empty_n & layer2_out_18_V_1_empty_n & layer2_out_17_V_1_empty_n & layer2_out_16_V_1_empty_n & layer2_out_15_V_1_empty_n & layer2_out_14_V_1_empty_n & layer2_out_13_V_1_empty_n & layer2_out_12_V_1_empty_n & layer2_out_11_V_1_empty_n & layer2_out_10_V_1_empty_n & layer2_out_0_V_1_empty_n);

assign relu_1_U0_start_full_n = 1'b1;

assign relu_1_U0_start_write = 1'b0;

assign relu_2_U0_ap_continue = (ap_sync_channel_write_layer10_out_9_V_1 & ap_sync_channel_write_layer10_out_8_V_1 & ap_sync_channel_write_layer10_out_7_V_1 & ap_sync_channel_write_layer10_out_6_V_1 & ap_sync_channel_write_layer10_out_5_V_1 & ap_sync_channel_write_layer10_out_4_V_1 & ap_sync_channel_write_layer10_out_3_V_1 & ap_sync_channel_write_layer10_out_31_V_1 & ap_sync_channel_write_layer10_out_30_V_1 & ap_sync_channel_write_layer10_out_2_V_1 & ap_sync_channel_write_layer10_out_29_V_1 & ap_sync_channel_write_layer10_out_28_V_1 & ap_sync_channel_write_layer10_out_27_V_1 & ap_sync_channel_write_layer10_out_26_V_1 & ap_sync_channel_write_layer10_out_25_V_1 & ap_sync_channel_write_layer10_out_24_V_1 & ap_sync_channel_write_layer10_out_23_V_1 & ap_sync_channel_write_layer10_out_22_V_1 & ap_sync_channel_write_layer10_out_21_V_1 & ap_sync_channel_write_layer10_out_20_V_1 & ap_sync_channel_write_layer10_out_1_V_1 & ap_sync_channel_write_layer10_out_19_V_1 & ap_sync_channel_write_layer10_out_18_V_1 & ap_sync_channel_write_layer10_out_17_V_1 & ap_sync_channel_write_layer10_out_16_V_1 & ap_sync_channel_write_layer10_out_15_V_1 & ap_sync_channel_write_layer10_out_14_V_1 & ap_sync_channel_write_layer10_out_13_V_1 & ap_sync_channel_write_layer10_out_12_V_1 & ap_sync_channel_write_layer10_out_11_V_1 & ap_sync_channel_write_layer10_out_10_V_1 & ap_sync_channel_write_layer10_out_0_V_1);

assign relu_2_U0_ap_start = (layer8_out_9_V_1_empty_n & layer8_out_8_V_1_empty_n & layer8_out_7_V_1_empty_n & layer8_out_6_V_1_empty_n & layer8_out_5_V_1_empty_n & layer8_out_4_V_1_empty_n & layer8_out_3_V_1_empty_n & layer8_out_31_V_1_empty_n & layer8_out_30_V_1_empty_n & layer8_out_2_V_1_empty_n & layer8_out_29_V_1_empty_n & layer8_out_28_V_1_empty_n & layer8_out_27_V_1_empty_n & layer8_out_26_V_1_empty_n & layer8_out_25_V_1_empty_n & layer8_out_24_V_1_empty_n & layer8_out_23_V_1_empty_n & layer8_out_22_V_1_empty_n & layer8_out_21_V_1_empty_n & layer8_out_20_V_1_empty_n & layer8_out_1_V_1_empty_n & layer8_out_19_V_1_empty_n & layer8_out_18_V_1_empty_n & layer8_out_17_V_1_empty_n & layer8_out_16_V_1_empty_n & layer8_out_15_V_1_empty_n & layer8_out_14_V_1_empty_n & layer8_out_13_V_1_empty_n & layer8_out_12_V_1_empty_n & layer8_out_11_V_1_empty_n & layer8_out_10_V_1_empty_n & layer8_out_0_V_1_empty_n);

assign relu_2_U0_start_full_n = 1'b1;

assign relu_2_U0_start_write = 1'b0;

assign relu_U0_ap_continue = (ap_sync_channel_write_layer7_out_9_V_1 & ap_sync_channel_write_layer7_out_8_V_1 & ap_sync_channel_write_layer7_out_7_V_1 & ap_sync_channel_write_layer7_out_6_V_1 & ap_sync_channel_write_layer7_out_5_V_1 & ap_sync_channel_write_layer7_out_4_V_1 & ap_sync_channel_write_layer7_out_3_V_1 & ap_sync_channel_write_layer7_out_31_V_1 & ap_sync_channel_write_layer7_out_30_V_1 & ap_sync_channel_write_layer7_out_2_V_1 & ap_sync_channel_write_layer7_out_29_V_1 & ap_sync_channel_write_layer7_out_28_V_1 & ap_sync_channel_write_layer7_out_27_V_1 & ap_sync_channel_write_layer7_out_26_V_1 & ap_sync_channel_write_layer7_out_25_V_1 & ap_sync_channel_write_layer7_out_24_V_1 & ap_sync_channel_write_layer7_out_23_V_1 & ap_sync_channel_write_layer7_out_22_V_1 & ap_sync_channel_write_layer7_out_21_V_1 & ap_sync_channel_write_layer7_out_20_V_1 & ap_sync_channel_write_layer7_out_1_V_1 & ap_sync_channel_write_layer7_out_19_V_1 & ap_sync_channel_write_layer7_out_18_V_1 & ap_sync_channel_write_layer7_out_17_V_1 & ap_sync_channel_write_layer7_out_16_V_1 & ap_sync_channel_write_layer7_out_15_V_1 & ap_sync_channel_write_layer7_out_14_V_1 & ap_sync_channel_write_layer7_out_13_V_1 & ap_sync_channel_write_layer7_out_12_V_1 & ap_sync_channel_write_layer7_out_11_V_1 & ap_sync_channel_write_layer7_out_10_V_1 & ap_sync_channel_write_layer7_out_0_V_1);

assign relu_U0_ap_start = (layer5_out_9_V_1_empty_n & layer5_out_8_V_1_empty_n & layer5_out_7_V_1_empty_n & layer5_out_6_V_1_empty_n & layer5_out_5_V_1_empty_n & layer5_out_4_V_1_empty_n & layer5_out_3_V_1_empty_n & layer5_out_31_V_1_empty_n & layer5_out_30_V_1_empty_n & layer5_out_2_V_1_empty_n & layer5_out_29_V_1_empty_n & layer5_out_28_V_1_empty_n & layer5_out_27_V_1_empty_n & layer5_out_26_V_1_empty_n & layer5_out_25_V_1_empty_n & layer5_out_24_V_1_empty_n & layer5_out_23_V_1_empty_n & layer5_out_22_V_1_empty_n & layer5_out_21_V_1_empty_n & layer5_out_20_V_1_empty_n & layer5_out_1_V_1_empty_n & layer5_out_19_V_1_empty_n & layer5_out_18_V_1_empty_n & layer5_out_17_V_1_empty_n & layer5_out_16_V_1_empty_n & layer5_out_15_V_1_empty_n & layer5_out_14_V_1_empty_n & layer5_out_13_V_1_empty_n & layer5_out_12_V_1_empty_n & layer5_out_11_V_1_empty_n & layer5_out_10_V_1_empty_n & layer5_out_0_V_1_empty_n);

assign relu_U0_start_full_n = 1'b1;

assign relu_U0_start_write = 1'b0;

assign softmax_latency_U0_ap_continue = ap_continue;

assign softmax_latency_U0_ap_start = (layer11_out_4_V_1_empty_n & layer11_out_3_V_1_empty_n & layer11_out_2_V_1_empty_n & layer11_out_1_V_1_empty_n & layer11_out_0_V_1_empty_n);

assign softmax_latency_U0_start_full_n = 1'b1;

assign softmax_latency_U0_start_write = 1'b0;

assign start_for_dense_resource_3_U0_din = 1'b1;

endmodule //myproject
