{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490964888999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490964888999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 13:54:48 2017 " "Processing started: Fri Mar 31 13:54:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490964888999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964888999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fase3 -c Fase3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fase3 -c Fase3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964888999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490964889421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqDivider-Behavioral " "Found design unit 1: freqDivider-Behavioral" {  } { { "freqDivider.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/freqDivider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901547 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqDivider " "Found entity 1: freqDivider" {  } { { "freqDivider.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/freqDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterN-Behav " "Found design unit 1: CounterN-Behav" {  } { { "CounterN.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/CounterN.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901547 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterN " "Found entity 1: CounterN" {  } { { "CounterN.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/CounterN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fase3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fase3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fase3-Shell " "Found design unit 1: Fase3-Shell" {  } { { "Fase3.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fase3 " "Found entity 1: Fase3" {  } { { "Fase3.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file engine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Engine-Behavioral " "Found design unit 1: Engine-Behavioral" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901563 ""} { "Info" "ISGN_ENTITY_NAME" "1 Engine " "Found entity 1: Engine" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901563 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "DebounceUnit.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490964901563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fase3 " "Elaborating entity \"Fase3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490964901594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:Freq1s A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:Freq1s\"" {  } { { "Fase3.vhd" "Freq1s" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterN CounterN:t1 A:behav " "Elaborating entity \"CounterN\" using architecture \"A:behav\" for hierarchy \"CounterN:t1\"" {  } { { "Fase3.vhd" "t1" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "freqDivider freqDivider:f1 A:behavioral " "Elaborating entity \"freqDivider\" using architecture \"A:behavioral\" for hierarchy \"freqDivider:f1\"" {  } { { "Fase3.vhd" "f1" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnit DebounceUnit:debounc A:behavioral " "Elaborating entity \"DebounceUnit\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnit:debounc\"" {  } { { "Fase3.vhd" "debounc" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Engine Engine:engine A:behavioral " "Elaborating entity \"Engine\" using architecture \"A:behavioral\" for hierarchy \"Engine:engine\"" {  } { { "Fase3.vhd" "engine" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start Engine.vhd(14) " "VHDL Process Statement warning at Engine.vhd(14): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 "|Fase3|Engine:engine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputClk Engine.vhd(15) " "VHDL Process Statement warning at Engine.vhd(15): signal \"inputClk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 "|Fase3|Engine:engine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Engine.vhd(12) " "VHDL Process Statement warning at Engine.vhd(12): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 "|Fase3|Engine:engine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Engine.vhd(12) " "Inferred latch for \"output\[0\]\" at Engine.vhd(12)" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 "|Fase3|Engine:engine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Engine.vhd(12) " "Inferred latch for \"output\[1\]\" at Engine.vhd(12)" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 "|Fase3|Engine:engine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Engine.vhd(12) " "Inferred latch for \"output\[2\]\" at Engine.vhd(12)" {  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964901625 "|Fase3|Engine:engine"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Engine:engine\|output\[1\] " "Latch Engine:engine\|output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Fase3.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490964902315 ""}  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490964902315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Engine:engine\|output\[2\] " "Latch Engine:engine\|output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CounterN:t1\|s_count\[31\] " "Ports D and ENA on the latch are fed by the same signal CounterN:t1\|s_count\[31\]" {  } { { "CounterN.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/CounterN.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490964902315 ""}  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490964902315 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Engine:engine\|output\[0\] " "Latch Engine:engine\|output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY\[0\] " "Ports D and ENA on the latch are fed by the same signal KEY\[0\]" {  } { { "Fase3.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490964902315 ""}  } { { "Engine.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Engine.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490964902315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490964902471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490964903218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490964903218 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Fase3.vhd" "" { Text "C:/Users/Staples/Desktop/ECT/lsd/fase3/Fase3.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1490964903328 "|Fase3|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1490964903328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490964903328 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490964903328 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490964903328 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490964903328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490964903375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 13:55:03 2017 " "Processing ended: Fri Mar 31 13:55:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490964903375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490964903375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490964903375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490964903375 ""}
