<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FW301 Power Service Board Firmware Documentation: C:/Users/marco/Documents/Data/Progetti-GIT/FW/fw_pcb301/firmware/src/packs/ATSAME51J20A_DFP/component/ramecc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FW301 Power Service Board Firmware Documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('component_2ramecc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">ramecc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="component_2ramecc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* file generated from device description version 2020-11-23T12:28:03Z */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#ifndef _SAME51_RAMECC_COMPONENT_H_</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#define _SAME51_RAMECC_COMPONENT_H_</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/*   SOFTWARE API DEFINITION FOR RAMECC                                       */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/* ************************************************************************** */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">/* -------- RAMECC_INTENCLR : (RAMECC Offset: 0x00) (R/W 8) Interrupt Enable Clear -------- */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#af905d7a6bc86a37d0e957904ae1c1847">   32</a></span><span class="preprocessor">#define RAMECC_INTENCLR_RESETVALUE            _U_(0x00)                                            </span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ad78892cf766a2ceea0c07e82236954ea">   34</a></span><span class="preprocessor">#define RAMECC_INTENCLR_SINGLEE_Pos           _U_(0)                                               </span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a79831843eb2d1f26beaa2230a8622ae5">   35</a></span><span class="preprocessor">#define RAMECC_INTENCLR_SINGLEE_Msk           (_U_(0x1) &lt;&lt; RAMECC_INTENCLR_SINGLEE_Pos)            </span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a371c4e76e1fd0d3f2bb60e7163a3adc3">   36</a></span><span class="preprocessor">#define RAMECC_INTENCLR_SINGLEE(value)        (RAMECC_INTENCLR_SINGLEE_Msk &amp; ((value) &lt;&lt; RAMECC_INTENCLR_SINGLEE_Pos))</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa8f8f8016d8b11f20868660762d61636">   37</a></span><span class="preprocessor">#define RAMECC_INTENCLR_DUALE_Pos             _U_(1)                                               </span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ae5bb0dd26c6a27e20a98edac7bf50923">   38</a></span><span class="preprocessor">#define RAMECC_INTENCLR_DUALE_Msk             (_U_(0x1) &lt;&lt; RAMECC_INTENCLR_DUALE_Pos)              </span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a72d7eb8190b42f5dcb8bcd52327b757b">   39</a></span><span class="preprocessor">#define RAMECC_INTENCLR_DUALE(value)          (RAMECC_INTENCLR_DUALE_Msk &amp; ((value) &lt;&lt; RAMECC_INTENCLR_DUALE_Pos))</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a7a328f3cd2b108f83ad51c0c818549ed">   40</a></span><span class="preprocessor">#define RAMECC_INTENCLR_Msk                   _U_(0x03)                                            </span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">/* -------- RAMECC_INTENSET : (RAMECC Offset: 0x01) (R/W 8) Interrupt Enable Set -------- */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a1d0eda60a8a741fb277a5762c66f6664">   44</a></span><span class="preprocessor">#define RAMECC_INTENSET_RESETVALUE            _U_(0x00)                                            </span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a3f7d235551f4e8b801aa723b1dfd9d50">   46</a></span><span class="preprocessor">#define RAMECC_INTENSET_SINGLEE_Pos           _U_(0)                                               </span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ab819e60190215fe73d044a8f2c016770">   47</a></span><span class="preprocessor">#define RAMECC_INTENSET_SINGLEE_Msk           (_U_(0x1) &lt;&lt; RAMECC_INTENSET_SINGLEE_Pos)            </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a8e11f445714d56dd5efd1c91d22b041d">   48</a></span><span class="preprocessor">#define RAMECC_INTENSET_SINGLEE(value)        (RAMECC_INTENSET_SINGLEE_Msk &amp; ((value) &lt;&lt; RAMECC_INTENSET_SINGLEE_Pos))</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a540bd256680ad5cc67e90d3d05ff3888">   49</a></span><span class="preprocessor">#define RAMECC_INTENSET_DUALE_Pos             _U_(1)                                               </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a694e336e1cbc2d68b093b0c0d11c5f3b">   50</a></span><span class="preprocessor">#define RAMECC_INTENSET_DUALE_Msk             (_U_(0x1) &lt;&lt; RAMECC_INTENSET_DUALE_Pos)              </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa91106ed56cbc416bde993a7720ec47b">   51</a></span><span class="preprocessor">#define RAMECC_INTENSET_DUALE(value)          (RAMECC_INTENSET_DUALE_Msk &amp; ((value) &lt;&lt; RAMECC_INTENSET_DUALE_Pos))</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a91ee3c8a6a0904e440bbfa9069cbf436">   52</a></span><span class="preprocessor">#define RAMECC_INTENSET_Msk                   _U_(0x03)                                            </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/* -------- RAMECC_INTFLAG : (RAMECC Offset: 0x02) (R/W 8) Interrupt Flag -------- */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a75316aa5bf2764aef9342ab9e97102ce">   56</a></span><span class="preprocessor">#define RAMECC_INTFLAG_RESETVALUE             _U_(0x00)                                            </span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a670716fa90c43dec438166271e62b842">   58</a></span><span class="preprocessor">#define RAMECC_INTFLAG_SINGLEE_Pos            _U_(0)                                               </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ae5ad647833888bb2e3c17129374813fa">   59</a></span><span class="preprocessor">#define RAMECC_INTFLAG_SINGLEE_Msk            (_U_(0x1) &lt;&lt; RAMECC_INTFLAG_SINGLEE_Pos)             </span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#af1dba0d0475e2cfac69d3febf03e12c0">   60</a></span><span class="preprocessor">#define RAMECC_INTFLAG_SINGLEE(value)         (RAMECC_INTFLAG_SINGLEE_Msk &amp; ((value) &lt;&lt; RAMECC_INTFLAG_SINGLEE_Pos))</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa3e61ae09b527a9e0ab2a4621aa20959">   61</a></span><span class="preprocessor">#define RAMECC_INTFLAG_DUALE_Pos              _U_(1)                                               </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a1557a5d0d1af51850ebe82d601f9979f">   62</a></span><span class="preprocessor">#define RAMECC_INTFLAG_DUALE_Msk              (_U_(0x1) &lt;&lt; RAMECC_INTFLAG_DUALE_Pos)               </span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a1ff1a4d074caa7278b54c7c04e7eae04">   63</a></span><span class="preprocessor">#define RAMECC_INTFLAG_DUALE(value)           (RAMECC_INTFLAG_DUALE_Msk &amp; ((value) &lt;&lt; RAMECC_INTFLAG_DUALE_Pos))</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a364ed655cf4546333a64cb0e3c08545a">   64</a></span><span class="preprocessor">#define RAMECC_INTFLAG_Msk                    _U_(0x03)                                            </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* -------- RAMECC_STATUS : (RAMECC Offset: 0x03) ( R/ 8) Status -------- */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ade15049c636df2ad5882e1b6798b8799">   68</a></span><span class="preprocessor">#define RAMECC_STATUS_RESETVALUE              _U_(0x00)                                            </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aad3526dd29623bdf0b6b017385ce8cee">   70</a></span><span class="preprocessor">#define RAMECC_STATUS_ECCDIS_Pos              _U_(0)                                               </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#afd66b4d704b32c6476ac94f29e1ef53a">   71</a></span><span class="preprocessor">#define RAMECC_STATUS_ECCDIS_Msk              (_U_(0x1) &lt;&lt; RAMECC_STATUS_ECCDIS_Pos)               </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#af5769855915a2a5c76491d7469107eda">   72</a></span><span class="preprocessor">#define RAMECC_STATUS_ECCDIS(value)           (RAMECC_STATUS_ECCDIS_Msk &amp; ((value) &lt;&lt; RAMECC_STATUS_ECCDIS_Pos))</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a5a161aef6cf7128da416803ef41adbce">   73</a></span><span class="preprocessor">#define RAMECC_STATUS_Msk                     _U_(0x01)                                            </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* -------- RAMECC_ERRADDR : (RAMECC Offset: 0x04) ( R/ 32) Error Address -------- */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a421c81f0ceb471869a0dad27520761bb">   77</a></span><span class="preprocessor">#define RAMECC_ERRADDR_RESETVALUE             _U_(0x00)                                            </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa78357b85c2bc9531d87c2a7ffb94490">   79</a></span><span class="preprocessor">#define RAMECC_ERRADDR_ERRADDR_Pos            _U_(0)                                               </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa17c78bfd950b3302dc61fc1ed40298f">   80</a></span><span class="preprocessor">#define RAMECC_ERRADDR_ERRADDR_Msk            (_U_(0x1FFFF) &lt;&lt; RAMECC_ERRADDR_ERRADDR_Pos)         </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#af6b990ef677cd1b5dee15a1bd2f4d3ac">   81</a></span><span class="preprocessor">#define RAMECC_ERRADDR_ERRADDR(value)         (RAMECC_ERRADDR_ERRADDR_Msk &amp; ((value) &lt;&lt; RAMECC_ERRADDR_ERRADDR_Pos))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aac3d5740f1b6d9cbceac85611fadbedd">   82</a></span><span class="preprocessor">#define RAMECC_ERRADDR_Msk                    _U_(0x0001FFFF)                                      </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/* -------- RAMECC_DBGCTRL : (RAMECC Offset: 0x0F) (R/W 8) Debug Control -------- */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aed80d19f1724acee50967a8212ee2b1c">   86</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_RESETVALUE             _U_(0x00)                                            </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa5972c5e97ddb80048f2a045f8789b96">   88</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_ECCDIS_Pos             _U_(0)                                               </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a230d39dd803f1a1f82f602298ff4e78b">   89</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_ECCDIS_Msk             (_U_(0x1) &lt;&lt; RAMECC_DBGCTRL_ECCDIS_Pos)              </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a280e2ee677f5302e0b5f7b50f18d5c97">   90</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_ECCDIS(value)          (RAMECC_DBGCTRL_ECCDIS_Msk &amp; ((value) &lt;&lt; RAMECC_DBGCTRL_ECCDIS_Pos))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ad80a79467c2c1661d1a7dc3d03376fd8">   91</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_ECCELOG_Pos            _U_(1)                                               </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#ab9234879a7f7636c5809f67d9286f8c2">   92</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_ECCELOG_Msk            (_U_(0x1) &lt;&lt; RAMECC_DBGCTRL_ECCELOG_Pos)             </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aaa35d278f321a3aa6bdccca7807a154b">   93</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_ECCELOG(value)         (RAMECC_DBGCTRL_ECCELOG_Msk &amp; ((value) &lt;&lt; RAMECC_DBGCTRL_ECCELOG_Pos))</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a20e6fc14401c93965b5c0287eeaac67d">   94</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_Msk                    _U_(0x03)                                            </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a46b1d1c894ce516ae4db26e67ad4ac70">   98</a></span><span class="preprocessor">#define RAMECC_INTENCLR_REG_OFST       (0x00)              </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a3afdc53fbddbbc019fb423842bf27fba">   99</a></span><span class="preprocessor">#define RAMECC_INTENSET_REG_OFST       (0x01)              </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a3fa488d9def64ca0c00166ea6f8505d1">  100</a></span><span class="preprocessor">#define RAMECC_INTFLAG_REG_OFST        (0x02)              </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a8c9e4d59d43423e447e8babce79a81e5">  101</a></span><span class="preprocessor">#define RAMECC_STATUS_REG_OFST         (0x03)              </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#a571486456e7c9688b8a63022bb9a59b6">  102</a></span><span class="preprocessor">#define RAMECC_ERRADDR_REG_OFST        (0x04)              </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="component_2ramecc_8h.html#aa96723078dd0f14e327341d3b45bc67b">  103</a></span><span class="preprocessor">#define RAMECC_DBGCTRL_REG_OFST        (0x0F)              </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html">  107</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>{  <span class="comment">/* RAM ECC */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#a7b606b1653dfbf721319a1b1e78d979b">  109</a></span>  <a class="code hl_define" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code hl_variable" href="structramecc__registers__t.html#a7b606b1653dfbf721319a1b1e78d979b">RAMECC_INTENCLR</a>;    </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#a12db8eedfad5dcb5b9b916e13c603045">  110</a></span>  <a class="code hl_define" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code hl_variable" href="structramecc__registers__t.html#a12db8eedfad5dcb5b9b916e13c603045">RAMECC_INTENSET</a>;    </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#a4df5b1e4c147ab5e391dc0c492687536">  111</a></span>  <a class="code hl_define" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code hl_variable" href="structramecc__registers__t.html#a4df5b1e4c147ab5e391dc0c492687536">RAMECC_INTFLAG</a>;     </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#ae299e09da4dd3702270a08cdd98f3caa">  112</a></span>  <a class="code hl_define" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        <a class="code hl_variable" href="structramecc__registers__t.html#ae299e09da4dd3702270a08cdd98f3caa">RAMECC_STATUS</a>;      </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#a838b683cce412052dc9230ec18056db9">  113</a></span>  <a class="code hl_define" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint32_t                       <a class="code hl_variable" href="structramecc__registers__t.html#a838b683cce412052dc9230ec18056db9">RAMECC_ERRADDR</a>;     </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#ade6be5f082561710dbadc8d30203c7d7">  114</a></span>  <a class="code hl_define" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>   uint8_t                        Reserved1[0x07];</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="structramecc__registers__t.html#a7579417f420c98a44ca9d028312cd06f">  115</a></span>  <a class="code hl_define" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a>  uint8_t                        <a class="code hl_variable" href="structramecc__registers__t.html#a7579417f420c98a44ca9d028312cd06f">RAMECC_DBGCTRL</a>;     </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>} <a class="code hl_struct" href="structramecc__registers__t.html">ramecc_registers_t</a>;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#endif </span><span class="comment">/* _SAME51_RAMECC_COMPONENT_H_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm4_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm4.h:227</div></div>
<div class="ttc" id="acore__cm4_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm4.h:224</div></div>
<div class="ttc" id="astructramecc__registers__t_html"><div class="ttname"><a href="structramecc__registers__t.html">ramecc_registers_t</a></div><div class="ttdoc">RAMECC register API structure.</div><div class="ttdef"><b>Definition:</b> ramecc.h:108</div></div>
<div class="ttc" id="astructramecc__registers__t_html_a12db8eedfad5dcb5b9b916e13c603045"><div class="ttname"><a href="structramecc__registers__t.html#a12db8eedfad5dcb5b9b916e13c603045">ramecc_registers_t::RAMECC_INTENSET</a></div><div class="ttdeci">__IO uint8_t RAMECC_INTENSET</div><div class="ttdef"><b>Definition:</b> ramecc.h:110</div></div>
<div class="ttc" id="astructramecc__registers__t_html_a4df5b1e4c147ab5e391dc0c492687536"><div class="ttname"><a href="structramecc__registers__t.html#a4df5b1e4c147ab5e391dc0c492687536">ramecc_registers_t::RAMECC_INTFLAG</a></div><div class="ttdeci">__IO uint8_t RAMECC_INTFLAG</div><div class="ttdef"><b>Definition:</b> ramecc.h:111</div></div>
<div class="ttc" id="astructramecc__registers__t_html_a7579417f420c98a44ca9d028312cd06f"><div class="ttname"><a href="structramecc__registers__t.html#a7579417f420c98a44ca9d028312cd06f">ramecc_registers_t::RAMECC_DBGCTRL</a></div><div class="ttdeci">__IO uint8_t RAMECC_DBGCTRL</div><div class="ttdef"><b>Definition:</b> ramecc.h:115</div></div>
<div class="ttc" id="astructramecc__registers__t_html_a7b606b1653dfbf721319a1b1e78d979b"><div class="ttname"><a href="structramecc__registers__t.html#a7b606b1653dfbf721319a1b1e78d979b">ramecc_registers_t::RAMECC_INTENCLR</a></div><div class="ttdeci">__IO uint8_t RAMECC_INTENCLR</div><div class="ttdef"><b>Definition:</b> ramecc.h:109</div></div>
<div class="ttc" id="astructramecc__registers__t_html_a838b683cce412052dc9230ec18056db9"><div class="ttname"><a href="structramecc__registers__t.html#a838b683cce412052dc9230ec18056db9">ramecc_registers_t::RAMECC_ERRADDR</a></div><div class="ttdeci">__I uint32_t RAMECC_ERRADDR</div><div class="ttdef"><b>Definition:</b> ramecc.h:113</div></div>
<div class="ttc" id="astructramecc__registers__t_html_ae299e09da4dd3702270a08cdd98f3caa"><div class="ttname"><a href="structramecc__registers__t.html#ae299e09da4dd3702270a08cdd98f3caa">ramecc_registers_t::RAMECC_STATUS</a></div><div class="ttdeci">__I uint8_t RAMECC_STATUS</div><div class="ttdef"><b>Definition:</b> ramecc.h:112</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_156e80aab6f4c598dd14647258892930.html">packs</a></li><li class="navelem"><a class="el" href="dir_507dab797d19e55be58bf837a0775ca3.html">ATSAME51J20A_DFP</a></li><li class="navelem"><a class="el" href="dir_9f305f0ca71003f8d595ee21d0ca9cea.html">component</a></li><li class="navelem"><a class="el" href="component_2ramecc_8h.html">ramecc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
