/*
###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID cad21)
#  Generated on:      Wed Nov 30 16:08:41 2022
#  Design:            core
#  Command:           saveNetlist core_pr.v
###############################################################
*/
module core_DW01_add_13 (
	A, 
	SUM, 
	\B[12] , 
	\B[11] , 
	\B[10] , 
	\B[9] , 
	\B[8] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] );
   input [16:0] A;
   output [16:0] SUM;
   input \B[12] ;
   input \B[11] ;
   input \B[10] ;
   input \B[9] ;
   input \B[8] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;

   // Internal wires
   wire n1;
   wire n3;
   wire n4;
   wire n7;
   wire n8;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n21;
   wire n23;
   wire n25;
   wire n26;
   wire n27;
   wire n30;
   wire n31;
   wire n34;
   wire n35;
   wire n38;
   wire n40;
   wire n42;
   wire n43;
   wire n47;
   wire n49;
   wire n51;
   wire n52;
   wire n53;
   wire n57;
   wire n58;
   wire n61;
   wire n62;
   wire n63;
   wire n65;
   wire n67;
   wire n69;
   wire n70;
   wire n72;
   wire n73;
   wire n74;
   wire n77;
   wire n79;
   wire n80;
   wire n85;
   wire n86;
   wire n87;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n97;
   wire n99;
   wire n100;
   wire n101;
   wire n103;
   wire n104;
   wire n106;
   wire n108;
   wire n109;
   wire n114;
   wire n115;
   wire n117;
   wire n119;
   wire n120;
   wire n121;
   wire n122;
   wire n127;
   wire n131;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire [12:0] B;

   assign B[12] = \B[12]  ;
   assign B[11] = \B[11]  ;
   assign B[9] = \B[9]  ;
   assign B[8] = \B[8]  ;
   assign B[7] = \B[7]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;

   OAI21X4 FE_RC_18_0 (.A0(n63),
	.A1(n57),
	.B0(n58),
	.Y(n52));
   AOI21X2 U106 (.A0(n238),
	.A1(n94),
	.B0(n95),
	.Y(n93));
   NAND2X2 U156 (.A(n231),
	.B(A[13]),
	.Y(n233));
   NAND2X1 U157 (.A(B[1]),
	.B(A[1]),
	.Y(n119));
   INVX1 U158 (.A(n238),
	.Y(n101));
   AND2X4 U159 (.A(n1),
	.B(n34),
	.Y(n226));
   AND2X4 U160 (.A(n1),
	.B(n25),
	.Y(n221));
   OR2XL U161 (.A(B[9]),
	.B(A[9]),
	.Y(n225));
   XOR2X1 U164 (.A(n218),
	.B(A[14]),
	.Y(SUM[14]));
   INVX3 U165 (.A(n52),
	.Y(n247));
   NOR2X1 U166 (.A(\B[6] ),
	.B(A[6]),
	.Y(n90));
   NAND2X4 U167 (.A(\B[10] ),
	.B(A[10]),
	.Y(n63));
   XNOR2X1 U168 (.A(n12),
	.B(n114),
	.Y(SUM[2]));
   XNOR2X1 U169 (.A(n92),
	.B(n8),
	.Y(SUM[6]));
   NAND2X1 U170 (.A(n205),
	.B(n91),
	.Y(n8));
   NAND2BX1 U171 (.AN(n85),
	.B(n86),
	.Y(n7));
   AOI21X1 U172 (.A0(n92),
	.A1(n205),
	.B0(n89),
	.Y(n87));
   INVX3 U173 (.A(n93),
	.Y(n92));
   CLKINVX1 U174 (.A(n245),
	.Y(n227));
   CLKINVX1 U175 (.A(n74),
	.Y(n127));
   NOR2X2 U176 (.A(B[8]),
	.B(A[8]),
	.Y(n74));
   OAI21X1 U177 (.A0(n85),
	.A1(n91),
	.B0(n86),
	.Y(n80));
   NAND2X2 U178 (.A(\B[6] ),
	.B(A[6]),
	.Y(n91));
   NAND2X1 U180 (.A(n131),
	.B(n100),
	.Y(n10));
   NOR2X2 U181 (.A(n228),
	.B(n117),
	.Y(n115));
   XOR2X1 U182 (.A(n87),
	.B(n7),
	.Y(SUM[7]));
   NAND2X1 U183 (.A(n67),
	.B(n79),
	.Y(n65));
   NOR2X2 U184 (.A(n69),
	.B(n74),
	.Y(n67));
   NOR2X2 U185 (.A(B[9]),
	.B(A[9]),
	.Y(n69));
   NAND2X1 U186 (.A(n236),
	.B(n38),
	.Y(n232));
   NAND2X2 U187 (.A(n201),
	.B(n202),
	.Y(n236));
   NOR2X1 U188 (.A(B[11]),
	.B(A[11]),
	.Y(n57));
   NAND2X1 U189 (.A(A[11]),
	.B(B[11]),
	.Y(n58));
   NAND2X1 U191 (.A(n220),
	.B(n63),
	.Y(n4));
   INVX8 U193 (.A(n234),
	.Y(n1));
   NOR2X2 U194 (.A(n96),
	.B(n99),
	.Y(n94));
   NAND2X2 U195 (.A(n229),
	.B(n30),
	.Y(n26));
   OR2X1 U196 (.A(n30),
	.B(n23),
	.Y(n242));
   NAND2X1 U197 (.A(n47),
	.B(n31),
	.Y(n30));
   XOR2X1 U198 (.A(n239),
	.B(n240),
	.Y(SUM[12]));
   AO21X4 U199 (.A0(n1),
	.A1(n51),
	.B0(n52),
	.Y(n239));
   OAI21X4 U200 (.A0(n96),
	.A1(n100),
	.B0(n97),
	.Y(n95));
   NOR2X4 U201 (.A(\B[5] ),
	.B(A[5]),
	.Y(n96));
   OR2X1 U202 (.A(\B[6] ),
	.B(A[6]),
	.Y(n205));
   XOR2X1 U203 (.A(n216),
	.B(n217),
	.Y(SUM[8]));
   OAI21X1 U204 (.A0(n101),
	.A1(n99),
	.B0(n100),
	.Y(n210));
   NAND2X1 U205 (.A(B[8]),
	.B(A[8]),
	.Y(n77));
   NOR2X1 U206 (.A(A[4]),
	.B(B[4]),
	.Y(n99));
   NAND2X1 U207 (.A(B[4]),
	.B(A[4]),
	.Y(n100));
   AND2X2 U208 (.A(n127),
	.B(n77),
	.Y(n217));
   CLKINVX1 U209 (.A(n119),
	.Y(n117));
   NOR2X1 U210 (.A(n227),
	.B(n122),
	.Y(n228));
   CLKINVX1 U211 (.A(n115),
	.Y(n114));
   AND2X2 U213 (.A(n51),
	.B(n21),
	.Y(n219));
   CLKINVX1 U214 (.A(n246),
	.Y(n197));
   INVX1 U215 (.A(n51),
	.Y(n53));
   NOR2X1 U216 (.A(n42),
	.B(n38),
	.Y(n34));
   OR2X2 U217 (.A(B[1]),
	.B(A[1]),
	.Y(n245));
   XOR2X1 U218 (.A(n210),
	.B(n211),
	.Y(SUM[5]));
   CLKINVX1 U219 (.A(n14),
	.Y(SUM[0]));
   NAND2BX1 U220 (.AN(n121),
	.B(n122),
	.Y(n14));
   NAND2X1 U221 (.A(n1),
	.B(n219),
	.Y(n198));
   NOR2X2 U222 (.A(n226),
	.B(n35),
	.Y(n218));
   CLKINVX1 U223 (.A(n122),
	.Y(n120));
   NAND2X1 U224 (.A(B[0]),
	.B(A[0]),
	.Y(n122));
   CLKINVX1 U225 (.A(A[13]),
	.Y(n38));
   NOR2X1 U226 (.A(n38),
	.B(A[14]),
	.Y(n31));
   CLKINVX1 U228 (.A(n99),
	.Y(n131));
   NAND2X1 U229 (.A(n243),
	.B(n244),
	.Y(n103));
   OR2X1 U230 (.A(\B[10] ),
	.B(A[10]),
	.Y(n220));
   NOR2BX1 U231 (.AN(n79),
	.B(n74),
	.Y(n72));
   NOR2X1 U232 (.A(n221),
	.B(n26),
	.Y(n212));
   CLKINVX1 U233 (.A(n203),
	.Y(n208));
   XNOR2X2 U234 (.A(n1),
	.B(n4),
	.Y(SUM[10]));
   NAND2X2 U235 (.A(n1),
	.B(n40),
	.Y(n201));
   NAND2X1 U236 (.A(n246),
	.B(n31),
	.Y(n27));
   NAND2X1 U237 (.A(B[12]),
	.B(A[12]),
	.Y(n49));
   AO21X2 U238 (.A0(n1),
	.A1(n220),
	.B0(n61),
	.Y(n237));
   OA21X2 U239 (.A0(n247),
	.A1(n197),
	.B0(n49),
	.Y(n202));
   NOR2BX2 U240 (.AN(n198),
	.B(n241),
	.Y(n214));
   NOR2X2 U241 (.A(n43),
	.B(n38),
	.Y(n35));
   OR2X1 U242 (.A(\B[5] ),
	.B(A[5]),
	.Y(n206));
   NAND2X1 U243 (.A(B[7]),
	.B(A[7]),
	.Y(n86));
   XOR2X4 U244 (.A(n199),
	.B(n200),
	.Y(SUM[9]));
   AOI21X2 U245 (.A0(n72),
	.A1(n92),
	.B0(n73),
	.Y(n199));
   NAND2X1 U246 (.A(n225),
	.B(n70),
	.Y(n200));
   AND2X1 U247 (.A(n206),
	.B(n97),
	.Y(n211));
   CLKINVX1 U248 (.A(n42),
	.Y(n40));
   OA21X2 U249 (.A0(n85),
	.A1(n91),
	.B0(n86),
	.Y(n203));
   NOR2X2 U250 (.A(B[7]),
	.B(A[7]),
	.Y(n85));
   AO21X4 U251 (.A0(n79),
	.A1(n92),
	.B0(n208),
	.Y(n216));
   NOR2X4 U252 (.A(n90),
	.B(n85),
	.Y(n79));
   CLKINVX1 U253 (.A(A[16]),
	.Y(n213));
   NOR2X1 U254 (.A(n53),
	.B(n27),
	.Y(n25));
   OAI2BB1X2 U255 (.A0N(n208),
	.A1N(n127),
	.B0(n77),
	.Y(n73));
   INVX1 U256 (.A(n236),
	.Y(n231));
   AND2X2 U257 (.A(\B[2] ),
	.B(A[2]),
	.Y(n204));
   OR2X1 U258 (.A(B[12]),
	.B(A[12]),
	.Y(n246));
   NAND2XL U259 (.A(\B[2] ),
	.B(A[2]),
	.Y(n207));
   OR2XL U260 (.A(B[11]),
	.B(A[11]),
	.Y(n209));
   XOR2X1 U261 (.A(n212),
	.B(n23),
	.Y(SUM[15]));
   XOR2X4 U262 (.A(n214),
	.B(n213),
	.Y(SUM[16]));
   NAND2X1 U264 (.A(B[9]),
	.B(A[9]),
	.Y(n70));
   XNOR2X1 U265 (.A(n237),
	.B(n3),
	.Y(SUM[11]));
   OAI2BB1X1 U266 (.A0N(n52),
	.A1N(n21),
	.B0(n242),
	.Y(n241));
   OR2X4 U268 (.A(B[3]),
	.B(A[3]),
	.Y(n243));
   NAND2XL U269 (.A(n244),
	.B(n207),
	.Y(n12));
   NAND2X1 U270 (.A(B[3]),
	.B(A[3]),
	.Y(n108));
   NOR2X1 U272 (.A(\B[10] ),
	.B(A[10]),
	.Y(n62));
   AOI21X1 U273 (.A0(n114),
	.A1(n244),
	.B0(n204),
	.Y(n109));
   AOI2BB1X4 U274 (.A0N(n93),
	.A1N(n65),
	.B0(n235),
	.Y(n234));
   OAI2BB1X2 U275 (.A0N(n80),
	.A1N(n67),
	.B0(n230),
	.Y(n235));
   NAND2X2 U276 (.A(n51),
	.B(n246),
	.Y(n42));
   NOR2X2 U277 (.A(n62),
	.B(n57),
	.Y(n51));
   NAND2X2 U278 (.A(A[5]),
	.B(\B[5] ),
	.Y(n97));
   AOI21X1 U279 (.A0(n52),
	.A1(n246),
	.B0(n47),
	.Y(n43));
   OR2XL U280 (.A(n247),
	.B(n27),
	.Y(n229));
   OA21X4 U281 (.A0(n69),
	.A1(n77),
	.B0(n70),
	.Y(n230));
   NAND2X1 U282 (.A(n232),
	.B(n233),
	.Y(SUM[13]));
   OR2X2 U283 (.A(\B[2] ),
	.B(A[2]),
	.Y(n244));
   CLKINVX1 U284 (.A(n108),
	.Y(n106));
   NOR2X1 U285 (.A(n27),
	.B(n23),
	.Y(n21));
   CLKINVX1 U286 (.A(n91),
	.Y(n89));
   AOI21X2 U287 (.A0(n243),
	.A1(n204),
	.B0(n106),
	.Y(n104));
   OAI21X2 U288 (.A0(n103),
	.A1(n115),
	.B0(n104),
	.Y(n238));
   AND2X2 U289 (.A(n246),
	.B(n49),
	.Y(n240));
   NAND2X1 U290 (.A(n209),
	.B(n58),
	.Y(n3));
   XOR2X1 U292 (.A(n101),
	.B(n10),
	.Y(SUM[4]));
   CLKINVX1 U293 (.A(n49),
	.Y(n47));
   XOR2X1 U294 (.A(n109),
	.B(n11),
	.Y(SUM[3]));
   INVXL U295 (.A(n63),
	.Y(n61));
   XNOR2XL U296 (.A(n13),
	.B(n120),
	.Y(SUM[1]));
   NAND2X1 U297 (.A(n245),
	.B(n119),
	.Y(n13));
   NOR2XL U298 (.A(B[0]),
	.B(A[0]),
	.Y(n121));
   CLKINVX1 U299 (.A(A[15]),
	.Y(n23));
   NAND2XL U300 (.A(n243),
	.B(n108),
	.Y(n11));
endmodule

module core_DW01_add_10 (
	SUM, 
	\A[9] , 
	\A[8] , 
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[9] , 
	\B[8] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] );
   output [10:0] SUM;
   input \A[9] ;
   input \A[8] ;
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[9] ;
   input \B[8] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;

   // Internal wires
   wire FE_RN_3_0;
   wire n1;
   wire n3;
   wire n8;
   wire n9;
   wire n15;
   wire n17;
   wire n19;
   wire n20;
   wire n22;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n31;
   wire n33;
   wire n34;
   wire n35;
   wire n38;
   wire n39;
   wire n41;
   wire n46;
   wire n47;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n63;
   wire n65;
   wire n67;
   wire n71;
   wire n74;
   wire n118;
   wire n119;
   wire n120;
   wire n121;
   wire n124;
   wire n126;
   wire n127;
   wire n128;
   wire n129;
   wire n130;
   wire n131;
   wire n132;
   wire n133;
   wire n134;
   wire n135;
   wire n136;
   wire n137;
   wire n138;
   wire n139;
   wire n140;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n149;
   wire n151;
   wire n152;
   wire n154;
   wire n155;
   wire n156;
   wire [9:0] B;
   wire [9:0] A;

   assign B[9] = \B[9]  ;
   assign B[8] = \B[8]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[2] = \B[2]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;
   assign A[9] = \A[9]  ;
   assign A[8] = \A[8]  ;
   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[3] = \A[3]  ;
   assign A[2] = \A[2]  ;
   assign A[1] = \A[1]  ;
   assign A[0] = \A[0]  ;

   NAND2X1 FE_RC_7_0 (.A(n41),
	.B(n28),
	.Y(FE_RN_3_0));
   NOR2BX2 FE_RC_6_0 (.AN(FE_RN_3_0),
	.B(n29),
	.Y(n27));
   AOI21X2 U15 (.A0(n25),
	.A1(n156),
	.B0(n22),
	.Y(n20));
   AOI21X2 U43 (.A0(n53),
	.A1(n124),
	.B0(n41),
	.Y(n39));
   OAI21X1 U49 (.A0(n46),
	.A1(n52),
	.B0(n47),
	.Y(n41));
   OAI21X1 U72 (.A0(n121),
	.A1(n132),
	.B0(n61),
	.Y(n59));
   NOR2X1 U75 (.A(A[2]),
	.B(B[2]),
	.Y(n60));
   OAI21X1 U79 (.A0(n126),
	.A1(n67),
	.B0(n65),
	.Y(n63));
   NAND2X4 U92 (.A(n136),
	.B(n27),
	.Y(n25));
   NAND2X2 U94 (.A(n63),
	.B(n55),
	.Y(n137));
   NAND2X1 U96 (.A(B[3]),
	.B(A[3]),
	.Y(n58));
   NOR2X2 U97 (.A(A[3]),
	.B(B[3]),
	.Y(n57));
   CLKINVX1 U98 (.A(n132),
	.Y(n144));
   NAND2X1 U99 (.A(n140),
	.B(n31),
	.Y(n29));
   OAI2BB1X2 U100 (.A0N(n25),
	.A1N(n118),
	.B0(n15),
	.Y(SUM[10]));
   NOR2X2 U101 (.A(n149),
	.B(n34),
	.Y(n127));
   NOR2X1 U103 (.A(A[7]),
	.B(B[7]),
	.Y(n130));
   OR2X1 U104 (.A(A[0]),
	.B(B[0]),
	.Y(n154));
   NAND2X1 U105 (.A(n139),
	.B(n52),
	.Y(n133));
   OR2X1 U106 (.A(n54),
	.B(n120),
	.Y(n135));
   CLKINVX1 U107 (.A(n24),
	.Y(n22));
   NAND2X1 U108 (.A(A[9]),
	.B(B[9]),
	.Y(n19));
   OR2X1 U110 (.A(n130),
	.B(n38),
	.Y(n140));
   INVX3 U112 (.A(n54),
	.Y(n53));
   NOR2X2 U113 (.A(n51),
	.B(n46),
	.Y(n124));
   NAND2X1 U114 (.A(n155),
	.B(n19),
	.Y(n1));
   OR2X1 U115 (.A(n138),
	.B(n35),
	.Y(n143));
   NAND2X1 U116 (.A(A[8]),
	.B(B[8]),
	.Y(n24));
   OR2X1 U117 (.A(A[8]),
	.B(B[8]),
	.Y(n156));
   NAND2X1 U118 (.A(n74),
	.B(n58),
	.Y(n151));
   CLKINVX1 U119 (.A(n57),
	.Y(n74));
   NAND2X1 U120 (.A(n147),
	.B(n146),
	.Y(SUM[2]));
   OR2X4 U121 (.A(n54),
	.B(n26),
	.Y(n136));
   NAND2X1 U122 (.A(A[0]),
	.B(B[0]),
	.Y(n67));
   AND2X2 U123 (.A(n156),
	.B(n155),
	.Y(n118));
   NAND2BX1 U124 (.AN(n130),
	.B(n31),
	.Y(n3));
   OA21X2 U125 (.A0(n57),
	.A1(n61),
	.B0(n58),
	.Y(n119));
   NOR2X1 U126 (.A(n35),
	.B(n130),
	.Y(n28));
   AND2X2 U127 (.A(n142),
	.B(n52),
	.Y(n120));
   NOR2X1 U128 (.A(B[2]),
	.B(A[2]),
	.Y(n121));
   CLKINVX1 U129 (.A(n35),
	.Y(n71));
   NOR2X1 U130 (.A(n60),
	.B(n57),
	.Y(n55));
   NAND2X1 U132 (.A(A[4]),
	.B(B[4]),
	.Y(n52));
   CLKINVX1 U133 (.A(n142),
	.Y(n51));
   NAND2X2 U134 (.A(n134),
	.B(n135),
	.Y(SUM[4]));
   NOR2X2 U137 (.A(A[1]),
	.B(B[1]),
	.Y(n126));
   NAND2X2 U138 (.A(n53),
	.B(n142),
	.Y(n139));
   NAND2BX1 U139 (.AN(n126),
	.B(n65),
	.Y(n9));
   XOR2X2 U142 (.A(n127),
	.B(n3),
	.Y(SUM[7]));
   XOR2X2 U143 (.A(n39),
	.B(n128),
	.Y(SUM[6]));
   NAND2X1 U144 (.A(n71),
	.B(n38),
	.Y(n128));
   XOR2X2 U145 (.A(n133),
	.B(n129),
	.Y(SUM[5]));
   AND2X2 U146 (.A(n131),
	.B(n47),
	.Y(n129));
   NAND2X1 U147 (.A(n124),
	.B(n28),
	.Y(n26));
   NAND2X1 U148 (.A(n144),
	.B(n8),
	.Y(n147));
   NAND2X1 U149 (.A(n143),
	.B(n38),
	.Y(n34));
   INVX1 U150 (.A(n46),
	.Y(n131));
   NOR2X2 U151 (.A(A[5]),
	.B(B[5]),
	.Y(n46));
   OA21X2 U152 (.A0(n126),
	.A1(n67),
	.B0(n65),
	.Y(n132));
   NAND2X1 U153 (.A(A[1]),
	.B(B[1]),
	.Y(n65));
   AND2X2 U154 (.A(n154),
	.B(n67),
	.Y(SUM[0]));
   NAND2X1 U155 (.A(n54),
	.B(n120),
	.Y(n134));
   NOR2X2 U156 (.A(B[6]),
	.B(A[6]),
	.Y(n35));
   NAND2X1 U157 (.A(A[7]),
	.B(B[7]),
	.Y(n31));
   XOR2X2 U158 (.A(n25),
	.B(n152),
	.Y(SUM[8]));
   NAND2X1 U159 (.A(B[6]),
	.B(A[6]),
	.Y(n38));
   OR2X2 U160 (.A(A[4]),
	.B(B[4]),
	.Y(n142));
   NAND2X1 U161 (.A(n132),
	.B(n145),
	.Y(n146));
   NAND2X1 U162 (.A(A[2]),
	.B(B[2]),
	.Y(n61));
   NOR2BX1 U163 (.AN(n124),
	.B(n35),
	.Y(n33));
   AND2X6 U165 (.A(n137),
	.B(n119),
	.Y(n54));
   OA21XL U166 (.A0(n46),
	.A1(n52),
	.B0(n47),
	.Y(n138));
   AND2X2 U167 (.A(n53),
	.B(n33),
	.Y(n149));
   CLKINVX1 U168 (.A(n8),
	.Y(n145));
   NAND2BX1 U169 (.AN(n60),
	.B(n61),
	.Y(n8));
   AND2X2 U170 (.A(n156),
	.B(n24),
	.Y(n152));
   XNOR2X1 U171 (.A(n59),
	.B(n151),
	.Y(SUM[3]));
   AOI21X1 U172 (.A0(n155),
	.A1(n22),
	.B0(n17),
	.Y(n15));
   CLKINVX1 U173 (.A(n19),
	.Y(n17));
   OR2X1 U174 (.A(A[9]),
	.B(B[9]),
	.Y(n155));
   XOR2X1 U175 (.A(n9),
	.B(n67),
	.Y(SUM[1]));
   NAND2X1 U176 (.A(B[5]),
	.B(A[5]),
	.Y(n47));
   XOR2X4 U177 (.A(n20),
	.B(n1),
	.Y(SUM[9]));
endmodule

module core_DW01_add_7 (
	SUM, 
	\A[8] , 
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[8] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] );
   output [9:0] SUM;
   input \A[8] ;
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[8] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;

   // Internal wires
   wire FE_RN_14_0;
   wire FE_RN_13_0;
   wire FE_RN_12_0;
   wire FE_RN_11_0;
   wire FE_RN_10_0;
   wire FE_RN_9_0;
   wire carry_8_;
   wire carry_7_;
   wire carry_6_;
   wire carry_5_;
   wire carry_4_;
   wire carry_3_;
   wire carry_2_;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire [8:0] A;
   wire [8:0] B;

   assign A[8] = \A[8]  ;
   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[2] = \A[2]  ;
   assign A[1] = \A[1]  ;
   assign A[0] = \A[0]  ;
   assign B[8] = \B[8]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[2] = \B[2]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;

   XOR2X1 FE_RC_34_0 (.A(\B[3] ),
	.B(\A[3] ),
	.Y(FE_RN_9_0));
   NAND2BX1 FE_RC_33_0 (.AN(carry_3_),
	.B(FE_RN_9_0),
	.Y(FE_RN_10_0));
   OAI2BB1X1 FE_RC_32_0 (.A0N(\A[3] ),
	.A1N(\B[3] ),
	.B0(FE_RN_13_0),
	.Y(FE_RN_11_0));
   OAI2BB1X1 FE_RC_31_0 (.A0N(carry_3_),
	.A1N(FE_RN_11_0),
	.B0(FE_RN_10_0),
	.Y(SUM[3]));
   CLKINVX1 FE_RC_30_0 (.A(\A[3] ),
	.Y(FE_RN_12_0));
   NAND2BX2 FE_RC_29_0 (.AN(\B[3] ),
	.B(FE_RN_12_0),
	.Y(FE_RN_13_0));
   NAND2X2 FE_RC_28_0 (.A(FE_RN_13_0),
	.B(carry_3_),
	.Y(FE_RN_14_0));
   OAI2BB1X2 FE_RC_27_0 (.A0N(\A[3] ),
	.A1N(\B[3] ),
	.B0(FE_RN_14_0),
	.Y(carry_4_));
   ADDFHX2 U1_8 (.A(A[8]),
	.B(B[8]),
	.CI(carry_8_),
	.S(SUM[8]),
	.CO(SUM[9]));
   ADDFHX2 U1_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry_2_),
	.S(SUM[2]),
	.CO(carry_3_));
   ADDFHX2 U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry_4_),
	.S(SUM[4]),
	.CO(carry_5_));
   ADDFHX2 U1_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry_5_),
	.S(SUM[5]),
	.CO(carry_6_));
   ADDFHX4 U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry_6_),
	.S(SUM[6]),
	.CO(carry_7_));
   ADDFHX4 U1_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry_7_),
	.S(SUM[7]),
	.CO(carry_8_));
   NAND2X1 U1 (.A(A[1]),
	.B(n1),
	.Y(n3));
   AND2X2 U2 (.A(B[0]),
	.B(A[0]),
	.Y(n1));
   XOR3XL U3 (.A(n1),
	.B(A[1]),
	.C(B[1]),
	.Y(SUM[1]));
   NAND2X1 U4 (.A(B[1]),
	.B(n1),
	.Y(n2));
   NAND2X1 U5 (.A(A[1]),
	.B(B[1]),
	.Y(n4));
   NAND3X1 U6 (.A(n2),
	.B(n3),
	.C(n4),
	.Y(carry_2_));
   XOR2X1 U7 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module core_DW01_add_8 (
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] , 
	\SUM[8] , 
	\SUM[7] , 
	\SUM[6] , 
	\SUM[5] , 
	\SUM[4] , 
	\SUM[3] , 
	\SUM[2] , 
	\SUM[1] , 
	\SUM[0] );
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;
   output \SUM[8] ;
   output \SUM[7] ;
   output \SUM[6] ;
   output \SUM[5] ;
   output \SUM[4] ;
   output \SUM[3] ;
   output \SUM[2] ;
   output \SUM[1] ;
   output \SUM[0] ;

   // Internal wires
   wire FE_RN_5_0;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire [7:0] A;
   wire [7:0] B;
   wire [8:0] SUM;
   wire [7:2] carry;

   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[3] = \A[3]  ;
   assign A[2] = \A[2]  ;
   assign A[0] = \A[0]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[2] = \B[2]  ;
   assign B[0] = \B[0]  ;
   assign \SUM[8]  = SUM[8] ;
   assign \SUM[7]  = SUM[7] ;
   assign \SUM[6]  = SUM[6] ;
   assign \SUM[5]  = SUM[5] ;
   assign \SUM[4]  = SUM[4] ;
   assign \SUM[3]  = SUM[3] ;
   assign \SUM[2]  = SUM[2] ;
   assign \SUM[1]  = SUM[1] ;
   assign \SUM[0]  = SUM[0] ;

   INVX1 FE_RC_12_0 (.A(FE_RN_5_0),
	.Y(carry[2]));
   XOR3X2 FE_RC_11_0 (.A(\A[1] ),
	.B(\B[1] ),
	.C(n1),
	.Y(SUM[1]));
   ACHCONX2 FE_RC_10_0 (.A(\A[1] ),
	.B(\B[1] ),
	.CI(n1),
	.CON(FE_RN_5_0));
   ADDFHX2 U1_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDFHX4 U1_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]));
   ADDFHX4 U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDFHX2 U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDFHX2 U1_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   XOR2X1 U1 (.A(B[5]),
	.B(A[5]),
	.Y(n2));
   XOR2X2 U2 (.A(carry[5]),
	.B(n2),
	.Y(SUM[5]));
   AND2X2 U3 (.A(B[0]),
	.B(A[0]),
	.Y(n1));
   NAND2X1 U4 (.A(B[5]),
	.B(carry[5]),
	.Y(n3));
   NAND2X1 U5 (.A(A[5]),
	.B(carry[5]),
	.Y(n4));
   NAND2X1 U6 (.A(A[5]),
	.B(B[5]),
	.Y(n5));
   NAND3X2 U7 (.A(n3),
	.B(n4),
	.C(n5),
	.Y(carry[6]));
   XOR2X1 U8 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module core_DW01_add_9 (
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] , 
	\SUM[8] , 
	\SUM[7] , 
	\SUM[6] , 
	\SUM[5] , 
	\SUM[4] , 
	\SUM[3] , 
	\SUM[2] , 
	\SUM[1] , 
	\SUM[0] );
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;
   output \SUM[8] ;
   output \SUM[7] ;
   output \SUM[6] ;
   output \SUM[5] ;
   output \SUM[4] ;
   output \SUM[3] ;
   output \SUM[2] ;
   output \SUM[1] ;
   output \SUM[0] ;

   // Internal wires
   wire n2;
   wire [7:0] A;
   wire [7:0] B;
   wire [8:0] SUM;
   wire [7:2] carry;

   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[3] = \A[3]  ;
   assign A[2] = \A[2]  ;
   assign A[1] = \A[1]  ;
   assign A[0] = \A[0]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;
   assign \SUM[8]  = SUM[8] ;
   assign \SUM[7]  = SUM[7] ;
   assign \SUM[6]  = SUM[6] ;
   assign \SUM[5]  = SUM[5] ;
   assign \SUM[4]  = SUM[4] ;
   assign \SUM[3]  = SUM[3] ;
   assign \SUM[2]  = SUM[2] ;
   assign \SUM[1]  = SUM[1] ;
   assign \SUM[0]  = SUM[0] ;

   ADDFHX2 U1_1 (.A(A[1]),
	.B(B[1]),
	.CI(n2),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDFHX2 U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDFHX2 U1_2 (.A(A[2]),
	.B(\B[2] ),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDFHX2 U1_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   ADDFHX2 U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDFX2 U1_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]));
   ADDFHX2 U1_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]));
   AND2X2 U2 (.A(B[0]),
	.B(A[0]),
	.Y(n2));
   XOR2X1 U3 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module core_DW01_add_4 (
	SUM, 
	\A[8] , 
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[8] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] );
   output [9:0] SUM;
   input \A[8] ;
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[8] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;

   // Internal wires
   wire carry_8_;
   wire carry_7_;
   wire carry_6_;
   wire carry_5_;
   wire carry_4_;
   wire carry_3_;
   wire carry_2_;
   wire n1;
   wire [8:0] A;
   wire [8:0] B;

   assign A[8] = \A[8]  ;
   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[3] = \A[3]  ;
   assign A[2] = \A[2]  ;
   assign A[1] = \A[1]  ;
   assign A[0] = \A[0]  ;
   assign B[8] = \B[8]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[2] = \B[2]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;

   ADDFHX4 U1_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry_5_),
	.S(SUM[5]),
	.CO(carry_6_));
   ADDFHX4 U1_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry_2_),
	.S(SUM[2]),
	.CO(carry_3_));
   ADDFHX4 U1_7 (.A(B[7]),
	.B(A[7]),
	.CI(carry_7_),
	.S(SUM[7]),
	.CO(carry_8_));
   ADDFHX4 U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry_6_),
	.S(SUM[6]),
	.CO(carry_7_));
   ADDFHX4 U1_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry_3_),
	.S(SUM[3]),
	.CO(carry_4_));
   ADDFHX4 U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry_4_),
	.S(SUM[4]),
	.CO(carry_5_));
   ADDFHX4 U1_1 (.A(A[1]),
	.B(B[1]),
	.CI(n1),
	.S(SUM[1]),
	.CO(carry_2_));
   ADDFHX2 U1_8 (.A(A[8]),
	.B(B[8]),
	.CI(carry_8_),
	.S(SUM[8]),
	.CO(SUM[9]));
   AND2X2 U1 (.A(B[0]),
	.B(A[0]),
	.Y(n1));
   XOR2XL U2 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module core_DW01_add_5 (
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] , 
	\SUM[8] , 
	\SUM[7] , 
	\SUM[6] , 
	\SUM[5] , 
	\SUM[4] , 
	\SUM[3] , 
	\SUM[2] , 
	\SUM[1] , 
	\SUM[0] );
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;
   output \SUM[8] ;
   output \SUM[7] ;
   output \SUM[6] ;
   output \SUM[5] ;
   output \SUM[4] ;
   output \SUM[3] ;
   output \SUM[2] ;
   output \SUM[1] ;
   output \SUM[0] ;

   // Internal wires
   wire n1;
   wire [7:0] A;
   wire [7:0] B;
   wire [8:0] SUM;
   wire [7:2] carry;

   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[3] = \A[3]  ;
   assign A[2] = \A[2]  ;
   assign A[1] = \A[1]  ;
   assign A[0] = \A[0]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[2] = \B[2]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;
   assign \SUM[8]  = SUM[8] ;
   assign \SUM[7]  = SUM[7] ;
   assign \SUM[6]  = SUM[6] ;
   assign \SUM[5]  = SUM[5] ;
   assign \SUM[4]  = SUM[4] ;
   assign \SUM[3]  = SUM[3] ;
   assign \SUM[2]  = SUM[2] ;
   assign \SUM[1]  = SUM[1] ;
   assign \SUM[0]  = SUM[0] ;

   ADDFHX2 U1_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   ADDFHX2 U1_1 (.A(A[1]),
	.B(B[1]),
	.CI(n1),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDFHX2 U1_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDFHX2 U1_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]));
   ADDFHX4 U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDFHX2 U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDFHX2 U1_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]));
   AND2X2 U1 (.A(B[0]),
	.B(A[0]),
	.Y(n1));
   XOR2X1 U2 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module core_DW01_add_6 (
	\A[7] , 
	\A[6] , 
	\A[5] , 
	\A[4] , 
	\A[3] , 
	\A[2] , 
	\A[1] , 
	\A[0] , 
	\B[7] , 
	\B[6] , 
	\B[5] , 
	\B[4] , 
	\B[3] , 
	\B[2] , 
	\B[1] , 
	\B[0] , 
	\SUM[8] , 
	\SUM[7] , 
	\SUM[6] , 
	\SUM[5] , 
	\SUM[4] , 
	\SUM[3] , 
	\SUM[2] , 
	\SUM[1] , 
	\SUM[0] );
   input \A[7] ;
   input \A[6] ;
   input \A[5] ;
   input \A[4] ;
   input \A[3] ;
   input \A[2] ;
   input \A[1] ;
   input \A[0] ;
   input \B[7] ;
   input \B[6] ;
   input \B[5] ;
   input \B[4] ;
   input \B[3] ;
   input \B[2] ;
   input \B[1] ;
   input \B[0] ;
   output \SUM[8] ;
   output \SUM[7] ;
   output \SUM[6] ;
   output \SUM[5] ;
   output \SUM[4] ;
   output \SUM[3] ;
   output \SUM[2] ;
   output \SUM[1] ;
   output \SUM[0] ;

   // Internal wires
   wire n1;
   wire [7:0] A;
   wire [7:0] B;
   wire [8:0] SUM;
   wire [7:2] carry;

   assign A[7] = \A[7]  ;
   assign A[6] = \A[6]  ;
   assign A[5] = \A[5]  ;
   assign A[4] = \A[4]  ;
   assign A[3] = \A[3]  ;
   assign A[2] = \A[2]  ;
   assign A[1] = \A[1]  ;
   assign A[0] = \A[0]  ;
   assign B[7] = \B[7]  ;
   assign B[6] = \B[6]  ;
   assign B[5] = \B[5]  ;
   assign B[4] = \B[4]  ;
   assign B[3] = \B[3]  ;
   assign B[2] = \B[2]  ;
   assign B[1] = \B[1]  ;
   assign B[0] = \B[0]  ;
   assign \SUM[8]  = SUM[8] ;
   assign \SUM[7]  = SUM[7] ;
   assign \SUM[6]  = SUM[6] ;
   assign \SUM[5]  = SUM[5] ;
   assign \SUM[4]  = SUM[4] ;
   assign \SUM[3]  = SUM[3] ;
   assign \SUM[2]  = SUM[2] ;
   assign \SUM[1]  = SUM[1] ;
   assign \SUM[0]  = SUM[0] ;

   ADDFHX2 U1_6 (.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDFHX1 U1_1 (.A(A[1]),
	.B(B[1]),
	.CI(n1),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDFHX4 U1_4 (.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDFHX4 U1_5 (.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]));
   ADDFHX2 U1_2 (.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDFHX4 U1_3 (.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   ADDFHX4 U1_7 (.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]));
   AND2X2 U1 (.A(B[0]),
	.B(A[0]),
	.Y(n1));
   XOR2X1 U2 (.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]));
endmodule

module core_DW01_inc_2_DW01_inc_9 (
	A, 
	SUM, 
	FE_OFN0_addr_SRAM_0);
   input [7:0] A;
   output [7:0] SUM;
   input FE_OFN0_addr_SRAM_0;

   // Internal wires
   wire [7:2] carry;

   ADDHXL U1_1_4 (.A(A[4]),
	.B(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDHXL U1_1_2 (.A(A[2]),
	.B(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDHXL U1_1_3 (.A(A[3]),
	.B(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   ADDHXL U1_1_1 (.A(A[1]),
	.B(FE_OFN0_addr_SRAM_0),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDHX1 U1_1_6 (.A(A[6]),
	.B(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDHXL U1_1_5 (.A(A[5]),
	.B(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]));
   XOR2X2 U1 (.A(carry[7]),
	.B(A[7]),
	.Y(SUM[7]));
   CLKINVX1 U2 (.A(FE_OFN0_addr_SRAM_0),
	.Y(SUM[0]));
endmodule

module core_DW01_inc_1_DW01_inc_8 (
	A, 
	SUM);
   input [12:0] A;
   output [12:0] SUM;

   // Internal wires
   wire n1;
   wire [12:2] carry;

   ADDHX2 U1_1_11 (.A(A[11]),
	.B(carry[11]),
	.S(SUM[11]),
	.CO(carry[12]));
   ADDHX4 U1_1_10 (.A(A[10]),
	.B(carry[10]),
	.S(SUM[10]),
	.CO(carry[11]));
   CMPR22X2 U1_1_9 (.A(A[9]),
	.B(carry[9]),
	.S(SUM[9]),
	.CO(carry[10]));
   ADDHXL U1_1_3 (.A(A[3]),
	.B(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   ADDHXL U1_1_6 (.A(A[6]),
	.B(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDHXL U1_1_5 (.A(A[5]),
	.B(n1),
	.S(SUM[5]),
	.CO(carry[6]));
   ADDHXL U1_1_1 (.A(A[1]),
	.B(A[0]),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDHXL U1_1_2 (.A(A[2]),
	.B(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDHX1 U1_1_7 (.A(A[7]),
	.B(carry[7]),
	.S(SUM[7]),
	.CO(carry[8]));
   ADDHX2 U1_1_8 (.A(A[8]),
	.B(carry[8]),
	.S(SUM[8]),
	.CO(carry[9]));
   AND2X2 U1 (.A(A[4]),
	.B(carry[4]),
	.Y(n1));
   XOR2X1 U2 (.A(carry[12]),
	.B(A[12]),
	.Y(SUM[12]));
   XOR2XL U3 (.A(A[4]),
	.B(carry[4]),
	.Y(SUM[4]));
endmodule

module core_DW01_inc_0_DW01_inc_7 (
	A, 
	SUM);
   input [8:0] A;
   output [8:0] SUM;

   // Internal wires
   wire [8:2] carry;

   ADDHXL U1_1_2 (.A(A[2]),
	.B(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]));
   ADDHXL U1_1_1 (.A(A[1]),
	.B(A[0]),
	.S(SUM[1]),
	.CO(carry[2]));
   ADDHXL U1_1_6 (.A(A[6]),
	.B(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]));
   ADDHXL U1_1_7 (.A(A[7]),
	.B(carry[7]),
	.S(SUM[7]),
	.CO(carry[8]));
   ADDHXL U1_1_4 (.A(A[4]),
	.B(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]));
   ADDHXL U1_1_5 (.A(A[5]),
	.B(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]));
   ADDHXL U1_1_3 (.A(A[3]),
	.B(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]));
   XOR2X1 U1 (.A(carry[8]),
	.B(A[8]),
	.Y(SUM[8]));
   INVXL U2 (.A(A[0]),
	.Y(SUM[0]));
endmodule

module core (
	i_clk, 
	i_rst_n, 
	i_op_valid, 
	i_op_mode, 
	o_op_ready, 
	i_in_valid, 
	i_in_data, 
	o_in_ready, 
	o_out_valid, 
	o_out_data);
   input i_clk;
   input i_rst_n;
   input i_op_valid;
   input [3:0] i_op_mode;
   output o_op_ready;
   input i_in_valid;
   input [7:0] i_in_data;
   output o_in_ready;
   output o_out_valid;
   output [12:0] o_out_data;

   // Internal wires
   wire LTIE_LTIELO_NET;
   wire LTIE_LTIEHI_NET;
   wire CTS_30;
   wire CTS_29;
   wire CTS_28;
   wire CTS_27;
   wire CTS_26;
   wire CTS_25;
   wire CTS_24;
   wire FE_RN_8_0;
   wire FE_RN_7_0;
   wire FE_RN_6_0;
   wire FE_RN_4_0;
   wire FE_RN_2_0;
   wire FE_OCPN29_n600;
   wire FE_OCPN28_n600;
   wire FE_OCPN27_n600;
   wire FE_RN_1_0;
   wire FE_RN_0_0;
   wire FE_OFN26_n1051;
   wire FE_OFN25_i_rst_n;
   wire FE_OFN24_i_rst_n;
   wire FE_OFN23_addr_SRAM_5;
   wire FE_OFN22_addr_SRAM_0;
   wire FE_OFN21_addr_SRAM_2;
   wire FE_OFN20_addr_SRAM_4;
   wire FE_OFN19_addr_SRAM_0;
   wire FE_OFN18_addr_SRAM_1;
   wire FE_OFN16_addr_SRAM_4;
   wire FE_OFN15_addr_SRAM_5;
   wire FE_OFN14_addr_SRAM_7;
   wire FE_OFN13_o_out_data_0;
   wire FE_OFN12_o_out_data_1;
   wire FE_OFN11_o_out_data_2;
   wire FE_OFN10_o_out_data_3;
   wire FE_OFN9_o_out_data_4;
   wire FE_OFN8_o_out_data_5;
   wire FE_OFN7_o_out_data_6;
   wire FE_OFN6_o_out_data_7;
   wire FE_OFN5_o_out_data_8;
   wire FE_OFN4_o_out_data_9;
   wire FE_OFN3_o_out_data_10;
   wire FE_OFN2_o_out_data_11;
   wire FE_OFN1_o_out_valid;
   wire FE_OFN0_o_in_ready;
   wire FE_DBTN4_out_data_conv_14;
   wire FE_DBTN3_i_op_mode_3;
   wire FE_DBTN2_i_op_mode_2;
   wire FE_DBTN1_answer_3;
   wire FE_DBTN0_n899;
   wire outside;
   wire N121;
   wire N122;
   wire N123;
   wire N124;
   wire N125;
   wire N126;
   wire N127;
   wire N128;
   wire N129;
   wire N130;
   wire N131;
   wire N132;
   wire N133;
   wire N134;
   wire N135;
   wire N136;
   wire N137;
   wire N138;
   wire N139;
   wire N140;
   wire N164;
   wire N165;
   wire o_out_valid_pipeline_3;
   wire N171;
   wire N172;
   wire N173;
   wire N174;
   wire N175;
   wire N176;
   wire N177;
   wire N178;
   wire N179;
   wire N180;
   wire N181;
   wire N182;
   wire N183;
   wire N184;
   wire N185;
   wire N186;
   wire N187;
   wire N188;
   wire N189;
   wire N190;
   wire N191;
   wire N192;
   wire N193;
   wire N194;
   wire N195;
   wire N196;
   wire N197;
   wire N198;
   wire o_out_valid_pipeline_1;
   wire o_out_valid_pipeline_2;
   wire have_load;
   wire N222;
   wire N223;
   wire N224;
   wire N225;
   wire N226;
   wire N227;
   wire N228;
   wire N229;
   wire FE_UNCONNECTED_1;
   wire N234;
   wire N235;
   wire N236;
   wire N237;
   wire N238;
   wire N239;
   wire N240;
   wire N241;
   wire N242;
   wire N243;
   wire N244;
   wire N245;
   wire N267;
   wire N268;
   wire N269;
   wire N270;
   wire N271;
   wire N272;
   wire N273;
   wire N274;
   wire N275;
   wire N276;
   wire N277;
   wire N278;
   wire N279;
   wire N280;
   wire N281;
   wire N282;
   wire N283;
   wire N284;
   wire N411;
   wire N412;
   wire N413;
   wire N486;
   wire N487;
   wire N488;
   wire N489;
   wire N490;
   wire N491;
   wire N492;
   wire N493;
   wire N551;
   wire N552;
   wire N553;
   wire N554;
   wire N555;
   wire N556;
   wire N557;
   wire N573;
   wire outside_pipeline_1;
   wire N579;
   wire N592;
   wire N593;
   wire N594;
   wire N595;
   wire N596;
   wire N597;
   wire N598;
   wire N599;
   wire n469;
   wire n479;
   wire n480;
   wire n481;
   wire n482;
   wire n484;
   wire n485;
   wire n494;
   wire n496;
   wire n497;
   wire n498;
   wire n499;
   wire n500;
   wire n501;
   wire n502;
   wire n503;
   wire n504;
   wire n505;
   wire n514;
   wire n515;
   wire n516;
   wire n524;
   wire n530;
   wire n531;
   wire n532;
   wire n533;
   wire n534;
   wire n535;
   wire n536;
   wire n537;
   wire n538;
   wire n539;
   wire n540;
   wire n541;
   wire n542;
   wire n543;
   wire n544;
   wire n545;
   wire n546;
   wire n547;
   wire n548;
   wire n549;
   wire n550;
   wire n5510;
   wire n5520;
   wire n5530;
   wire n5540;
   wire n562;
   wire n563;
   wire n564;
   wire n565;
   wire n566;
   wire n567;
   wire n568;
   wire n569;
   wire n570;
   wire n571;
   wire n572;
   wire n5730;
   wire n574;
   wire n575;
   wire n577;
   wire n578;
   wire n5790;
   wire n580;
   wire n581;
   wire n582;
   wire n583;
   wire n585;
   wire n586;
   wire n588;
   wire n589;
   wire n590;
   wire n591;
   wire n5920;
   wire n5950;
   wire n5960;
   wire n5970;
   wire n5980;
   wire n5990;
   wire n600;
   wire n601;
   wire n602;
   wire n603;
   wire n604;
   wire n605;
   wire n606;
   wire n607;
   wire n608;
   wire n609;
   wire n610;
   wire n611;
   wire n612;
   wire n613;
   wire n615;
   wire n616;
   wire n617;
   wire n618;
   wire n621;
   wire n622;
   wire n623;
   wire n624;
   wire n626;
   wire n627;
   wire n628;
   wire n629;
   wire n630;
   wire n631;
   wire n632;
   wire n633;
   wire n634;
   wire n635;
   wire n636;
   wire n637;
   wire n638;
   wire n639;
   wire n640;
   wire n641;
   wire n642;
   wire n643;
   wire n650;
   wire n651;
   wire n652;
   wire n653;
   wire n654;
   wire n655;
   wire n656;
   wire n657;
   wire n658;
   wire n659;
   wire n660;
   wire n661;
   wire n662;
   wire n663;
   wire n664;
   wire n665;
   wire n666;
   wire n667;
   wire n668;
   wire n669;
   wire n670;
   wire n671;
   wire n672;
   wire n673;
   wire n674;
   wire n675;
   wire n676;
   wire n677;
   wire n678;
   wire n679;
   wire n680;
   wire n681;
   wire n682;
   wire n683;
   wire n684;
   wire n685;
   wire n686;
   wire n687;
   wire n688;
   wire n689;
   wire n690;
   wire n691;
   wire n692;
   wire n693;
   wire n694;
   wire n695;
   wire n696;
   wire n697;
   wire n698;
   wire n699;
   wire n700;
   wire n701;
   wire n702;
   wire n703;
   wire n704;
   wire n705;
   wire n706;
   wire n711;
   wire n714;
   wire n715;
   wire n716;
   wire n717;
   wire n718;
   wire n719;
   wire n720;
   wire n721;
   wire n722;
   wire n723;
   wire n724;
   wire n725;
   wire n729;
   wire n730;
   wire n731;
   wire n734;
   wire n745;
   wire n746;
   wire n747;
   wire n748;
   wire n749;
   wire n750;
   wire n751;
   wire n752;
   wire n753;
   wire n754;
   wire n755;
   wire n756;
   wire n757;
   wire n758;
   wire n759;
   wire n760;
   wire n761;
   wire n762;
   wire n764;
   wire n765;
   wire n766;
   wire n767;
   wire n768;
   wire n769;
   wire n770;
   wire n771;
   wire n772;
   wire n773;
   wire n774;
   wire n775;
   wire n776;
   wire n777;
   wire n778;
   wire n779;
   wire n780;
   wire n781;
   wire n782;
   wire n783;
   wire n784;
   wire n785;
   wire n786;
   wire n787;
   wire n788;
   wire n789;
   wire n790;
   wire n791;
   wire n792;
   wire n793;
   wire n794;
   wire n795;
   wire n796;
   wire n797;
   wire n798;
   wire n799;
   wire n801;
   wire n802;
   wire n803;
   wire n804;
   wire n805;
   wire n806;
   wire n807;
   wire n808;
   wire n809;
   wire n810;
   wire n811;
   wire n812;
   wire n813;
   wire n814;
   wire n815;
   wire n816;
   wire n817;
   wire n818;
   wire n819;
   wire n820;
   wire n821;
   wire n822;
   wire n823;
   wire n824;
   wire n825;
   wire n826;
   wire n827;
   wire n828;
   wire n829;
   wire n830;
   wire n831;
   wire n832;
   wire n833;
   wire n834;
   wire n835;
   wire n836;
   wire n837;
   wire n838;
   wire n839;
   wire n840;
   wire n841;
   wire n842;
   wire n843;
   wire n844;
   wire n845;
   wire n846;
   wire n847;
   wire n848;
   wire n849;
   wire n850;
   wire n851;
   wire n852;
   wire n853;
   wire n854;
   wire n855;
   wire n856;
   wire n857;
   wire n858;
   wire n859;
   wire n860;
   wire n861;
   wire n862;
   wire n863;
   wire n864;
   wire n865;
   wire n866;
   wire n867;
   wire n868;
   wire n869;
   wire n870;
   wire n871;
   wire n872;
   wire n873;
   wire n874;
   wire n875;
   wire n876;
   wire n877;
   wire n878;
   wire n879;
   wire n880;
   wire n881;
   wire n882;
   wire n883;
   wire n884;
   wire n885;
   wire n886;
   wire n887;
   wire n888;
   wire n889;
   wire n890;
   wire n891;
   wire n892;
   wire n894;
   wire n895;
   wire n896;
   wire n897;
   wire n898;
   wire n899;
   wire n902;
   wire n903;
   wire n905;
   wire n906;
   wire n907;
   wire n908;
   wire n909;
   wire n910;
   wire n911;
   wire n912;
   wire n913;
   wire n914;
   wire n915;
   wire n916;
   wire n917;
   wire n918;
   wire n919;
   wire n920;
   wire n921;
   wire n922;
   wire n923;
   wire n924;
   wire n925;
   wire n926;
   wire n927;
   wire n928;
   wire n929;
   wire n930;
   wire n931;
   wire n932;
   wire n933;
   wire n934;
   wire n935;
   wire n936;
   wire n937;
   wire n938;
   wire n939;
   wire n940;
   wire n941;
   wire n942;
   wire n943;
   wire n944;
   wire n945;
   wire n946;
   wire n947;
   wire n948;
   wire n949;
   wire n950;
   wire n951;
   wire n952;
   wire n953;
   wire n954;
   wire n955;
   wire n956;
   wire n957;
   wire n958;
   wire n959;
   wire n960;
   wire n961;
   wire n962;
   wire n963;
   wire n964;
   wire n965;
   wire n966;
   wire n967;
   wire n968;
   wire n969;
   wire n970;
   wire n971;
   wire n972;
   wire n973;
   wire n974;
   wire n975;
   wire n977;
   wire n978;
   wire n979;
   wire n980;
   wire n981;
   wire n982;
   wire n983;
   wire n984;
   wire n985;
   wire n986;
   wire n987;
   wire n988;
   wire n989;
   wire n990;
   wire n991;
   wire n992;
   wire n993;
   wire n994;
   wire n995;
   wire n996;
   wire n997;
   wire n998;
   wire n999;
   wire n1000;
   wire n1001;
   wire n1002;
   wire n1003;
   wire n1004;
   wire n1005;
   wire n1006;
   wire n1007;
   wire n1008;
   wire n1009;
   wire n1010;
   wire n1011;
   wire n1012;
   wire n1013;
   wire n1014;
   wire n1015;
   wire n1016;
   wire n1017;
   wire n1018;
   wire n1019;
   wire n1020;
   wire n1021;
   wire n1022;
   wire n1023;
   wire n1024;
   wire n1025;
   wire n1026;
   wire n1027;
   wire n1028;
   wire n1029;
   wire n1030;
   wire n1031;
   wire n1032;
   wire n1033;
   wire n1034;
   wire n1035;
   wire n1036;
   wire n1038;
   wire n1039;
   wire n1040;
   wire n1041;
   wire n1042;
   wire n1043;
   wire n1044;
   wire n1045;
   wire n1046;
   wire n1047;
   wire n1048;
   wire n1049;
   wire n1050;
   wire n1051;
   wire n1052;
   wire n1053;
   wire n1054;
   wire n1055;
   wire n1056;
   wire n1057;
   wire n1058;
   wire n1059;
   wire n1060;
   wire n1061;
   wire n1062;
   wire n1063;
   wire n1064;
   wire n1065;
   wire n1066;
   wire n1067;
   wire n1068;
   wire n1069;
   wire n1070;
   wire n1071;
   wire n1072;
   wire n1073;
   wire n1074;
   wire n1075;
   wire n1076;
   wire n1077;
   wire n1078;
   wire n1079;
   wire n1080;
   wire n1081;
   wire n1082;
   wire n1083;
   wire n1084;
   wire n1085;
   wire n1086;
   wire n1087;
   wire n1088;
   wire n1089;
   wire n1090;
   wire n1091;
   wire n1092;
   wire n1093;
   wire n1094;
   wire n1095;
   wire n1096;
   wire n1097;
   wire n1098;
   wire n1099;
   wire n1100;
   wire n1101;
   wire n1103;
   wire n1104;
   wire n1105;
   wire n1106;
   wire n1107;
   wire n1108;
   wire n1109;
   wire n1111;
   wire n1112;
   wire n1113;
   wire n1114;
   wire n1115;
   wire n1116;
   wire n1117;
   wire n1118;
   wire n1119;
   wire n1120;
   wire n1121;
   wire n1122;
   wire n1123;
   wire n1124;
   wire n1125;
   wire n1126;
   wire n1127;
   wire n1128;
   wire n1129;
   wire n1130;
   wire n1131;
   wire n1132;
   wire n1133;
   wire n1134;
   wire n1135;
   wire n1136;
   wire n1137;
   wire n1138;
   wire n1139;
   wire n1140;
   wire n1141;
   wire n1142;
   wire n1143;
   wire n1144;
   wire n1145;
   wire n1146;
   wire n1147;
   wire n1148;
   wire n1149;
   wire n1150;
   wire n1151;
   wire n1152;
   wire n1153;
   wire n1154;
   wire n1155;
   wire n1156;
   wire n1157;
   wire n1158;
   wire n1159;
   wire n1160;
   wire n1161;
   wire n1162;
   wire n1163;
   wire n1164;
   wire n1165;
   wire n1166;
   wire n1167;
   wire n1168;
   wire n1169;
   wire n1170;
   wire n1171;
   wire n1172;
   wire n1173;
   wire n1174;
   wire n1175;
   wire n1176;
   wire n1177;
   wire n1178;
   wire n1179;
   wire n1180;
   wire n1181;
   wire n1182;
   wire n1183;
   wire n1184;
   wire n1185;
   wire n1186;
   wire n1187;
   wire n1188;
   wire n1189;
   wire n1190;
   wire n1191;
   wire n1192;
   wire n1193;
   wire n1194;
   wire n1195;
   wire n1196;
   wire n1197;
   wire n1198;
   wire n1199;
   wire n1200;
   wire n1201;
   wire n1202;
   wire n1203;
   wire n1204;
   wire n1205;
   wire n1206;
   wire n1207;
   wire n1208;
   wire n1209;
   wire n1210;
   wire n1211;
   wire n1212;
   wire n1213;
   wire n1214;
   wire n1215;
   wire n1216;
   wire n1217;
   wire n1219;
   wire n1220;
   wire n1221;
   wire n1222;
   wire n1223;
   wire n1224;
   wire n1225;
   wire n1226;
   wire n1227;
   wire n1229;
   wire n1230;
   wire n1231;
   wire n1232;
   wire n1233;
   wire n1234;
   wire n1235;
   wire n1236;
   wire n1237;
   wire n1243;
   wire n1244;
   wire n1245;
   wire n1246;
   wire n1247;
   wire n1248;
   wire n1249;
   wire n1250;
   wire n1251;
   wire n1253;
   wire n1254;
   wire n1255;
   wire n1256;
   wire n1257;
   wire n1258;
   wire n1259;
   wire n1260;
   wire n1261;
   wire SYNOPSYS_UNCONNECTED_1;
   wire SYNOPSYS_UNCONNECTED_2;
   wire SYNOPSYS_UNCONNECTED_3;
   wire SYNOPSYS_UNCONNECTED_4;
   wire [7:0] sram_Q0;
   wire [7:0] addr_SRAM;
   wire [7:0] sram_Q1;
   wire [7:0] sram_Q2;
   wire [7:0] sram_Q3;
   wire [7:0] sram_Q4;
   wire [7:0] sram_Q5;
   wire [7:0] sram_Q6;
   wire [7:0] sram_Q7;
   wire [8:0] counter;
   wire [7:0] add_i_0;
   wire [7:0] add_i_1;
   wire [7:0] add_i_2;
   wire [7:0] add_i_3;
   wire [7:0] add_i_4;
   wire [7:0] add_i_5;
   wire [7:0] add_i_6;
   wire [7:0] add_i_7;
   wire [9:4] temp4;
   wire [9:4] temp5;
   wire [10:0] answer;
   wire [1:0] extend;
   wire [12:0] answer_ex;
   wire [16:0] out_data_conv;
   wire [7:0] out_data_dis_temp;
   wire [2:0] state;
   wire [2:0] row;
   wire [2:0] row_t;
   wire [2:0] col_t;
   wire [2:0] addr_incre;

   //ANTENNA DIODE_4 (.A(i_in_data[2]));
   //ANTENNA DIODE_3 (.A(LTIE_LTIELO_NET));
   //ANTENNA DIODE_2 (.A(LTIE_LTIELO_NET));
   //ANTENNA DIODE_1 (.A(LTIE_LTIELO_NET));
   TIELO LTIE_LTIELO (.Y(LTIE_LTIELO_NET));
   TIEHI LTIE_LTIEHI (.Y(LTIE_LTIEHI_NET));
   AO21X1 FE_RC_35_0 (.A0(n936),
	.A1(n935),
	.B0(n591),
	.Y(n937));
   OAI222X1 FE_RC_26_0 (.A0(n1112),
	.A1(n1111),
	.B0(n1115),
	.B1(n1114),
	.C0(n1113),
	.C1(n1116),
	.Y(answer_ex[2]));
   CLKBUFX16 CTS_ccl_a_BUF_i_clk_G0_L2_6 (.A(CTS_30),
	.Y(CTS_29));
   CLKBUFX20 CTS_ccl_a_BUF_i_clk_G0_L2_5 (.A(CTS_30),
	.Y(CTS_28));
   CLKBUFX16 CTS_ccl_a_BUF_i_clk_G0_L2_4 (.A(CTS_30),
	.Y(CTS_27));
   CLKBUFX16 CTS_ccl_a_BUF_i_clk_G0_L2_3 (.A(CTS_30),
	.Y(CTS_26));
   CLKBUFX16 CTS_ccl_a_BUF_i_clk_G0_L2_2 (.A(CTS_30),
	.Y(CTS_25));
   CLKBUFX20 CTS_ccl_a_BUF_i_clk_G0_L2_1 (.A(CTS_30),
	.Y(CTS_24));
   CLKBUFX16 CTS_ccl_a_BUF_i_clk_G0_L1_1 (.A(i_clk),
	.Y(CTS_30));
   OAI211X2 FE_RC_25_0 (.A0(n776),
	.A1(n777),
	.B0(n1140),
	.C0(n775),
	.Y(n1145));
   NAND3X2 FE_RC_24_0 (.A(n964),
	.B(n963),
	.C(n568),
	.Y(N553));
   NOR2BX2 FE_RC_23_0 (.AN(i_op_valid),
	.B(i_op_mode[3]),
	.Y(FE_RN_8_0));
   NAND2X1 FE_RC_22_0 (.A(FE_RN_8_0),
	.B(FE_DBTN2_i_op_mode_2),
	.Y(n746));
   AOI221XL FE_RC_21_0 (.A0(n991),
	.A1(n1205),
	.B0(n1049),
	.B1(N487),
	.C0(n918),
	.Y(n919));
   AOI32X1 FE_RC_20_0 (.A0(n961),
	.A1(n967),
	.A2(n1088),
	.B0(n972),
	.B1(row_t[0]),
	.Y(n962));
   OAI31X1 FE_RC_19_0 (.A0(n885),
	.A1(n902),
	.A2(n903),
	.B0(FE_DBTN0_n899),
	.Y(n970));
   AOI22X1 FE_RC_17_0 (.A0(sram_Q6[2]),
	.A1(n1162),
	.B0(sram_Q7[2]),
	.B1(n1161),
	.Y(n1177));
   NAND2X1 FE_RC_16_0 (.A(sram_Q4[6]),
	.B(n1164),
	.Y(FE_RN_7_0));
   OAI2BB1X1 FE_RC_15_0 (.A0N(n1163),
	.A1N(sram_Q5[6]),
	.B0(FE_RN_7_0),
	.Y(n688));
   NAND2X1 FE_RC_14_0 (.A(sram_Q4[1]),
	.B(n1164),
	.Y(FE_RN_6_0));
   OAI2BB1X1 FE_RC_13_0 (.A0N(n1163),
	.A1N(sram_Q5[1]),
	.B0(FE_RN_6_0),
	.Y(n693));
   NAND2X1 FE_RC_9_0 (.A(sram_Q4[0]),
	.B(n1164),
	.Y(FE_RN_4_0));
   OAI2BB1X1 FE_RC_8_0 (.A0N(n1163),
	.A1N(sram_Q5[0]),
	.B0(FE_RN_4_0),
	.Y(n694));
   NAND2X1 FE_RC_5_0 (.A(sram_Q4[7]),
	.B(n1164),
	.Y(FE_RN_2_0));
   OAI2BB1X1 FE_RC_4_0 (.A0N(n1163),
	.A1N(sram_Q5[7]),
	.B0(FE_RN_2_0),
	.Y(n687));
   CLKBUFX3 FE_OCPC36_n600 (.A(n600),
	.Y(FE_OCPN29_n600));
   CLKBUFX3 FE_OCPC35_n600 (.A(n600),
	.Y(FE_OCPN28_n600));
   CLKBUFX3 FE_OCPC34_n600 (.A(n600),
	.Y(FE_OCPN27_n600));
   NAND2X1 FE_RC_3_0 (.A(sram_Q4[4]),
	.B(n1164),
	.Y(FE_RN_1_0));
   OAI2BB1X1 FE_RC_2_0 (.A0N(n1163),
	.A1N(sram_Q5[4]),
	.B0(FE_RN_1_0),
	.Y(n690));
   NAND2X1 FE_RC_1_0 (.A(sram_Q4[5]),
	.B(n1164),
	.Y(FE_RN_0_0));
   OAI2BB1X1 FE_RC_0_0 (.A0N(n1163),
	.A1N(sram_Q5[5]),
	.B0(FE_RN_0_0),
	.Y(n689));
   CLKINVX1 FE_OFC33_n1051 (.A(n1073),
	.Y(FE_OFN26_n1051));
   CLKINVX1 FE_OFC32_n1051 (.A(n1051),
	.Y(n1073));
   INVX3 FE_OFC31_n1139 (.A(n1139),
	.Y(n1142));
   CLKBUFX3 FE_OFC30_i_rst_n (.A(i_rst_n),
	.Y(FE_OFN24_i_rst_n));
   BUFX4 FE_OFC29_i_rst_n (.A(i_rst_n),
	.Y(FE_OFN25_i_rst_n));
   CLKBUFX3 FE_OFC27_addr_SRAM_5 (.A(addr_SRAM[5]),
	.Y(FE_OFN23_addr_SRAM_5));
   CLKBUFX3 FE_OFC26_addr_SRAM_0 (.A(addr_SRAM[0]),
	.Y(FE_OFN22_addr_SRAM_0));
   CLKBUFX3 FE_OFC25_addr_SRAM_0 (.A(addr_SRAM[0]),
	.Y(FE_OFN19_addr_SRAM_0));
   CLKBUFX3 FE_OFC24_addr_SRAM_2 (.A(addr_SRAM[2]),
	.Y(FE_OFN21_addr_SRAM_2));
   CLKBUFX3 FE_OFC22_addr_SRAM_4 (.A(addr_SRAM[4]),
	.Y(FE_OFN20_addr_SRAM_4));
   CLKBUFX3 FE_OFC21_addr_SRAM_4 (.A(addr_SRAM[4]),
	.Y(FE_OFN16_addr_SRAM_4));
   CLKBUFX3 FE_OFC20_addr_SRAM_5 (.A(addr_SRAM[5]),
	.Y(FE_OFN15_addr_SRAM_5));
   BUFX12 FE_OFC18_addr_SRAM_1 (.A(addr_SRAM[1]),
	.Y(FE_OFN18_addr_SRAM_1));
   BUFX4 FE_OFC14_addr_SRAM_7 (.A(addr_SRAM[7]),
	.Y(FE_OFN14_addr_SRAM_7));
   CLKBUFX3 FE_OFC13_o_out_data_0 (.A(FE_OFN13_o_out_data_0),
	.Y(o_out_data[0]));
   CLKBUFX3 FE_OFC12_o_out_data_1 (.A(FE_OFN12_o_out_data_1),
	.Y(o_out_data[1]));
   CLKBUFX3 FE_OFC11_o_out_data_2 (.A(FE_OFN11_o_out_data_2),
	.Y(o_out_data[2]));
   CLKBUFX3 FE_OFC10_o_out_data_3 (.A(FE_OFN10_o_out_data_3),
	.Y(o_out_data[3]));
   CLKBUFX3 FE_OFC9_o_out_data_4 (.A(FE_OFN9_o_out_data_4),
	.Y(o_out_data[4]));
   CLKBUFX3 FE_OFC8_o_out_data_5 (.A(FE_OFN8_o_out_data_5),
	.Y(o_out_data[5]));
   CLKBUFX3 FE_OFC7_o_out_data_6 (.A(FE_OFN7_o_out_data_6),
	.Y(o_out_data[6]));
   CLKBUFX3 FE_OFC6_o_out_data_7 (.A(FE_OFN6_o_out_data_7),
	.Y(o_out_data[7]));
   CLKBUFX3 FE_OFC5_o_out_data_8 (.A(FE_OFN5_o_out_data_8),
	.Y(o_out_data[8]));
   CLKBUFX3 FE_OFC4_o_out_data_9 (.A(FE_OFN4_o_out_data_9),
	.Y(o_out_data[9]));
   CLKBUFX3 FE_OFC3_o_out_data_10 (.A(FE_OFN3_o_out_data_10),
	.Y(o_out_data[10]));
   CLKBUFX3 FE_OFC2_o_out_data_11 (.A(FE_OFN2_o_out_data_11),
	.Y(o_out_data[11]));
   CLKBUFX3 FE_OFC1_o_out_valid (.A(FE_OFN1_o_out_valid),
	.Y(o_out_valid));
   CLKBUFX3 FE_OFC0_o_in_ready (.A(FE_OFN0_o_in_ready),
	.Y(o_in_ready));
   INVXL FE_DBTC4_out_data_conv_14 (.A(out_data_conv[14]),
	.Y(FE_DBTN4_out_data_conv_14));
   INVX4 FE_DBTC3_i_op_mode_3 (.A(i_op_mode[3]),
	.Y(FE_DBTN3_i_op_mode_3));
   INVX3 FE_DBTC2_i_op_mode_2 (.A(i_op_mode[2]),
	.Y(FE_DBTN2_i_op_mode_2));
   INVX3 FE_DBTC1_answer_3 (.A(answer[3]),
	.Y(FE_DBTN1_answer_3));
   INVX1 FE_DBTC0_n899 (.A(n899),
	.Y(FE_DBTN0_n899));
   sram_256x8 sram0 (.Q(sram_Q0),
	.CLK(CTS_29),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n5540),
	.A({ addr_SRAM[7],
		n588,
		FE_OFN15_addr_SRAM_5,
		FE_OFN20_addr_SRAM_4,
		FE_OCPN29_n600,
		addr_SRAM[2],
		addr_SRAM[1],
		addr_SRAM[0] }),
	.D(i_in_data));
   sram_256x8 sram1 (.Q(sram_Q1),
	.CLK(CTS_29),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n5530),
	.A({ addr_SRAM[7],
		n588,
		addr_SRAM[5],
		addr_SRAM[4],
		FE_OCPN29_n600,
		addr_SRAM[2],
		FE_OFN18_addr_SRAM_1,
		addr_SRAM[0] }),
	.D(i_in_data));
   sram_256x8 sram2 (.Q(sram_Q2),
	.CLK(CTS_28),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n5520),
	.A({ FE_OFN14_addr_SRAM_7,
		n588,
		FE_OFN23_addr_SRAM_5,
		addr_SRAM[4],
		FE_OCPN28_n600,
		FE_OFN21_addr_SRAM_2,
		FE_OFN18_addr_SRAM_1,
		FE_OFN22_addr_SRAM_0 }),
	.D(i_in_data));
   sram_256x8 sram3 (.Q(sram_Q3),
	.CLK(CTS_28),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n5510),
	.A({ addr_SRAM[7],
		n588,
		FE_OFN23_addr_SRAM_5,
		addr_SRAM[4],
		FE_OCPN28_n600,
		FE_OFN21_addr_SRAM_2,
		FE_OFN18_addr_SRAM_1,
		FE_OFN22_addr_SRAM_0 }),
	.D(i_in_data));
   sram_256x8 sram4 (.Q(sram_Q4),
	.CLK(CTS_24),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n550),
	.A({ FE_OFN14_addr_SRAM_7,
		n588,
		addr_SRAM[5],
		FE_OFN16_addr_SRAM_4,
		n600,
		addr_SRAM[2],
		FE_OFN18_addr_SRAM_1,
		FE_OFN19_addr_SRAM_0 }),
	.D(i_in_data));
   sram_256x8 sram5 (.Q(sram_Q5),
	.CLK(CTS_24),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n549),
	.A({ FE_OFN14_addr_SRAM_7,
		n588,
		addr_SRAM[5],
		FE_OFN16_addr_SRAM_4,
		n600,
		addr_SRAM[2],
		FE_OFN18_addr_SRAM_1,
		FE_OFN19_addr_SRAM_0 }),
	.D(i_in_data));
   sram_256x8 sram6 (.Q(sram_Q6),
	.CLK(CTS_27),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n548),
	.A({ FE_OFN14_addr_SRAM_7,
		n588,
		FE_OFN15_addr_SRAM_5,
		FE_OFN20_addr_SRAM_4,
		FE_OCPN27_n600,
		FE_OFN21_addr_SRAM_2,
		addr_SRAM[1],
		addr_SRAM[0] }),
	.D(i_in_data));
   sram_256x8 sram7 (.Q(sram_Q7),
	.CLK(CTS_27),
	.CEN(LTIE_LTIELO_NET),
	.WEN(n547),
	.A({ FE_OFN14_addr_SRAM_7,
		n588,
		FE_OFN15_addr_SRAM_5,
		FE_OFN20_addr_SRAM_4,
		FE_OCPN27_n600,
		FE_OFN21_addr_SRAM_2,
		addr_SRAM[1],
		addr_SRAM[0] }),
	.D(i_in_data));
   DFFRX1 col_reg_0_ (.D(n542),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(n1202),
	.QN(n698));
   DFFRX1 col_reg_1_ (.D(n541),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(n1205),
	.QN(n563));
   DFFRX1 col_reg_2_ (.D(n540),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(n1201),
	.QN(n569));
   DFFRX2 row_reg_0_ (.D(n539),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(row[0]),
	.QN(n564));
   DFFRX1 state_reg_0_ (.D(n1145),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(state[0]),
	.QN(n671));
   DFFRX1 state_reg_2_ (.D(n1147),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(state[2]),
	.QN(n572));
   DFFRX1 counter_reg_0_ (.D(N276),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(counter[0]),
	.QN(n516));
   DFFRX1 counter_reg_1_ (.D(N277),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(counter[1]),
	.QN(n515));
   DFFRX1 counter_reg_2_ (.D(N278),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(counter[2]),
	.QN(n514));
   DFFTRX1 temp5_reg_8_ (.D(N139),
	.CK(CTS_25),
	.RN(n530),
	.Q(temp5[8]));
   DFFTRX1 temp5_reg_6_ (.D(N137),
	.CK(CTS_25),
	.RN(n530),
	.QN(n577));
   DFFTRX1 temp5_reg_5_ (.D(N136),
	.CK(CTS_25),
	.RN(n530),
	.QN(n714));
   DFFTRX2 temp5_reg_4_ (.D(N135),
	.CK(CTS_25),
	.RN(n734),
	.Q(temp5[4]));
   DFFTRX1 temp5_reg_3_ (.D(N134),
	.CK(CTS_25),
	.RN(n734),
	.QN(n724));
   DFFTRX1 temp5_reg_1_ (.D(N132),
	.CK(CTS_25),
	.RN(n734),
	.QN(n729));
   DFFTRX1 temp4_reg_8_ (.D(N129),
	.CK(CTS_25),
	.RN(n530),
	.Q(temp4[8]));
   DFFTRX1 temp4_reg_6_ (.D(N127),
	.CK(CTS_25),
	.RN(n530),
	.QN(n582));
   DFFTRX1 temp4_reg_3_ (.D(N124),
	.CK(CTS_25),
	.RN(n530),
	.QN(n719));
   DFFTRX1 temp4_reg_2_ (.D(N123),
	.CK(CTS_25),
	.RN(n734),
	.QN(n716));
   DFFTRX1 temp4_reg_1_ (.D(N122),
	.CK(CTS_25),
	.RN(n530),
	.QN(n722));
   DFFTRX2 temp4_reg_0_ (.D(N121),
	.CK(CTS_25),
	.RN(n734),
	.QN(n5970));
   DFFRX1 state_reg_1_ (.D(n1146),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(state[1]),
	.QN(n711));
   DFFRX4 addr_SRAM_reg_7_ (.D(N557),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(addr_SRAM[7]),
	.QN(n524));
   DFFRX4 addr_SRAM_reg_1_ (.D(N551),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(addr_SRAM[1]),
	.QN(n481));
   DFFTRX1 add_i_0_reg_0_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q0[0]),
	.Q(add_i_0[0]));
   DFFTRX1 add_i_4_reg_0_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q4[0]),
	.Q(add_i_4[0]));
   core_DW01_inc_0_DW01_inc_7 add_350 (.A({ counter[8],
		counter[7],
		n604,
		n602,
		n657,
		n607,
		counter[2],
		counter[1],
		counter[0] }),
	.SUM({ N275,
		N274,
		N273,
		N272,
		N271,
		N270,
		N269,
		N268,
		N267 }));
   core_DW01_inc_1_DW01_inc_8 add_322 (.A({ out_data_conv[16],
		out_data_conv[15],
		out_data_conv[14],
		out_data_conv[13],
		out_data_conv[12],
		out_data_conv[11],
		out_data_conv[10],
		n611,
		out_data_conv[8],
		out_data_conv[7],
		out_data_conv[6],
		out_data_conv[5],
		out_data_conv[4] }),
	.SUM({ N245,
		N244,
		N243,
		N242,
		N241,
		N240,
		N239,
		N238,
		N237,
		N236,
		N235,
		N234,
		FE_UNCONNECTED_1 }));
   core_DW01_inc_2_DW01_inc_9 r629 (.A({ FE_OFN14_addr_SRAM_7,
		n588,
		addr_SRAM[5],
		addr_SRAM[4],
		n600,
		addr_SRAM[2],
		FE_OFN18_addr_SRAM_1,
		addr_SRAM[0] }),
	.SUM({ N493,
		N492,
		N491,
		N490,
		N489,
		N488,
		N487,
		N486 }),
	.FE_OFN0_addr_SRAM_0(addr_SRAM[0]));
   core_DW01_add_6 add_2_root_add_0_root_add_234 (.\A[7] (add_i_4[7]),
	.\A[6] (add_i_4[6]),
	.\A[5] (add_i_4[5]),
	.\A[4] (add_i_4[4]),
	.\A[3] (add_i_4[3]),
	.\A[2] (add_i_4[2]),
	.\A[1] (add_i_4[1]),
	.\A[0] (add_i_4[0]),
	.\B[7] (add_i_6[7]),
	.\B[6] (add_i_6[6]),
	.\B[5] (add_i_6[5]),
	.\B[4] (add_i_6[4]),
	.\B[3] (add_i_6[3]),
	.\B[2] (add_i_6[2]),
	.\B[1] (add_i_6[1]),
	.\B[0] (add_i_6[0]),
	.\SUM[8] (n1251),
	.\SUM[7] (n1250),
	.\SUM[6] (n1249),
	.\SUM[5] (n1248),
	.\SUM[4] (n1247),
	.\SUM[3] (n1246),
	.\SUM[2] (n1245),
	.\SUM[1] (n1244),
	.\SUM[0] (n1243));
   core_DW01_add_5 add_1_root_add_0_root_add_234 (.\A[7] (add_i_5[7]),
	.\A[6] (add_i_5[6]),
	.\A[5] (add_i_5[5]),
	.\A[4] (add_i_5[4]),
	.\A[3] (add_i_5[3]),
	.\A[2] (add_i_5[2]),
	.\A[1] (add_i_5[1]),
	.\A[0] (add_i_5[0]),
	.\B[7] (add_i_7[7]),
	.\B[6] (add_i_7[6]),
	.\B[5] (add_i_7[5]),
	.\B[4] (add_i_7[4]),
	.\B[3] (add_i_7[3]),
	.\B[2] (add_i_7[2]),
	.\B[1] (add_i_7[1]),
	.\B[0] (add_i_7[0]),
	.\SUM[8] (n1261),
	.\SUM[7] (n1260),
	.\SUM[6] (n1259),
	.\SUM[5] (n1258),
	.\SUM[4] (n1257),
	.\SUM[3] (n1256),
	.\SUM[2] (n1255),
	.\SUM[1] (n1254),
	.\SUM[0] (n1253));
   core_DW01_add_4 add_0_root_add_0_root_add_234 (.SUM({ N140,
		N139,
		N138,
		N137,
		N136,
		N135,
		N134,
		N133,
		N132,
		N131 }),
	.\A[8] (n1251),
	.\A[7] (n1250),
	.\A[6] (n1249),
	.\A[5] (n1248),
	.\A[4] (n1247),
	.\A[3] (n1246),
	.\A[2] (n1245),
	.\A[1] (n1244),
	.\A[0] (n1243),
	.\B[8] (n1261),
	.\B[7] (n1260),
	.\B[6] (n1259),
	.\B[5] (n1258),
	.\B[4] (n1257),
	.\B[3] (n1256),
	.\B[2] (n1255),
	.\B[1] (n1254),
	.\B[0] (n1253));
   core_DW01_add_9 add_2_root_add_0_root_add_233 (.\A[7] (add_i_0[7]),
	.\A[6] (add_i_0[6]),
	.\A[5] (add_i_0[5]),
	.\A[4] (add_i_0[4]),
	.\A[3] (add_i_0[3]),
	.\A[2] (add_i_0[2]),
	.\A[1] (add_i_0[1]),
	.\A[0] (add_i_0[0]),
	.\B[7] (add_i_2[7]),
	.\B[6] (add_i_2[6]),
	.\B[5] (add_i_2[5]),
	.\B[4] (add_i_2[4]),
	.\B[3] (add_i_2[3]),
	.\B[2] (add_i_2[2]),
	.\B[1] (add_i_2[1]),
	.\B[0] (add_i_2[0]),
	.\SUM[8] (n1227),
	.\SUM[7] (n1226),
	.\SUM[6] (n1225),
	.\SUM[5] (n1224),
	.\SUM[4] (n1223),
	.\SUM[3] (n1222),
	.\SUM[2] (n1221),
	.\SUM[1] (n1220),
	.\SUM[0] (n1219));
   core_DW01_add_8 add_1_root_add_0_root_add_233 (.\A[7] (add_i_1[7]),
	.\A[6] (add_i_1[6]),
	.\A[5] (add_i_1[5]),
	.\A[4] (add_i_1[4]),
	.\A[3] (add_i_1[3]),
	.\A[2] (add_i_1[2]),
	.\A[1] (add_i_1[1]),
	.\A[0] (add_i_1[0]),
	.\B[7] (add_i_3[7]),
	.\B[6] (add_i_3[6]),
	.\B[5] (add_i_3[5]),
	.\B[4] (add_i_3[4]),
	.\B[3] (add_i_3[3]),
	.\B[2] (add_i_3[2]),
	.\B[1] (add_i_3[1]),
	.\B[0] (add_i_3[0]),
	.\SUM[8] (n1237),
	.\SUM[7] (n1236),
	.\SUM[6] (n1235),
	.\SUM[5] (n1234),
	.\SUM[4] (n1233),
	.\SUM[3] (n1232),
	.\SUM[2] (n1231),
	.\SUM[1] (n1230),
	.\SUM[0] (n1229));
   core_DW01_add_7 add_0_root_add_0_root_add_233 (.SUM({ N130,
		N129,
		N128,
		N127,
		N126,
		N125,
		N124,
		N123,
		N122,
		N121 }),
	.\A[8] (n1227),
	.\A[7] (n1226),
	.\A[6] (n1225),
	.\A[5] (n1224),
	.\A[4] (n1223),
	.\A[3] (n1222),
	.\A[2] (n1221),
	.\A[1] (n1220),
	.\A[0] (n1219),
	.\B[8] (n1237),
	.\B[7] (n1236),
	.\B[6] (n1235),
	.\B[5] (n1234),
	.\B[4] (n1233),
	.\B[3] (n1232),
	.\B[2] (n1231),
	.\B[1] (n1230),
	.\B[0] (n1229));
   core_DW01_add_10 add_238 (.SUM(answer),
	.\A[9] (temp4[9]),
	.\A[8] (temp4[8]),
	.\A[7] (n581),
	.\A[6] (n583),
	.\A[5] (n654),
	.\A[4] (temp4[4]),
	.\A[3] (n720),
	.\A[2] (n717),
	.\A[1] (n723),
	.\A[0] (n5980),
	.\B[9] (temp5[9]),
	.\B[8] (temp5[8]),
	.\B[7] (n5960),
	.\B[6] (n578),
	.\B[5] (n715),
	.\B[4] (temp5[4]),
	.\B[3] (n725),
	.\B[2] (n721),
	.\B[1] (n730),
	.\B[0] (n622));
   core_DW01_add_13 add_257 (.A({ out_data_conv[16],
		out_data_conv[15],
		FE_DBTN4_out_data_conv_14,
		out_data_conv[13],
		out_data_conv[12],
		out_data_conv[11],
		out_data_conv[10],
		n611,
		out_data_conv[8],
		out_data_conv[7],
		out_data_conv[6],
		out_data_conv[5],
		out_data_conv[4],
		out_data_conv[3],
		out_data_conv[2],
		out_data_conv[1],
		out_data_conv[0] }),
	.SUM({ N187,
		N186,
		N185,
		N184,
		N183,
		N182,
		N181,
		N180,
		N179,
		N178,
		N177,
		N176,
		N175,
		N174,
		N173,
		N172,
		N171 }),
	.\B[12] (answer_ex[12]),
	.\B[11] (answer_ex[11]),
	.\B[10] (answer_ex[10]),
	.\B[9] (answer_ex[9]),
	.\B[8] (answer_ex[8]),
	.\B[7] (answer_ex[7]),
	.\B[6] (answer_ex[6]),
	.\B[5] (answer_ex[5]),
	.\B[4] (answer_ex[4]),
	.\B[3] (answer_ex[3]),
	.\B[2] (answer_ex[2]),
	.\B[1] (answer_ex[1]),
	.\B[0] (answer_ex[0]));
   DFFRX4 addr_SRAM_reg_5_ (.D(N555),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(addr_SRAM[5]),
	.QN(n485));
   DFFRX4 addr_SRAM_reg_4_ (.D(N554),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(addr_SRAM[4]),
	.QN(n484));
   DFFRX4 addr_SRAM_reg_0_ (.D(n1148),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(addr_SRAM[0]),
	.QN(n480));
   DFFRX1 counter_reg_7_ (.D(N283),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(counter[7]));
   DFFTRX2 temp4_reg_4_ (.D(N125),
	.CK(CTS_25),
	.RN(n734),
	.Q(temp4[4]));
   DFFTRX1 temp4_reg_7_ (.D(N128),
	.CK(CTS_25),
	.RN(n530),
	.QN(n580));
   DFFTRX1 temp4_reg_5_ (.D(N126),
	.CK(CTS_25),
	.RN(n734),
	.QN(n653));
   DFFTRX1 temp5_reg_0_ (.D(N131),
	.CK(CTS_25),
	.RN(n734),
	.QN(n621));
   DFFRX1 counter_reg_8_ (.D(N284),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(counter[8]),
	.QN(n479));
   DFFTRX1 out_data_dis_reg_0_ (.D(out_data_dis_temp[0]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1200));
   DFFTRX1 out_data_dis_reg_1_ (.D(out_data_dis_temp[1]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1199));
   DFFTRX1 out_data_dis_reg_2_ (.D(out_data_dis_temp[2]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1198));
   DFFTRX1 out_data_dis_reg_3_ (.D(out_data_dis_temp[3]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1197));
   DFFTRX1 out_data_dis_reg_4_ (.D(out_data_dis_temp[4]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1196));
   DFFTRX1 out_data_dis_reg_5_ (.D(out_data_dis_temp[5]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1195));
   DFFTRX1 out_data_dis_reg_6_ (.D(out_data_dis_temp[6]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n1194));
   DFFTRX1 out_data_dis_reg_7_ (.D(out_data_dis_temp[7]),
	.CK(CTS_25),
	.RN(have_load),
	.QN(n469));
   DFFQX1 outside_reg (.D(outside_pipeline_1),
	.CK(CTS_26),
	.Q(outside));
   DFFSX1 sram_wen_reg_0_ (.D(N592),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1193));
   DFFSX1 sram_wen_reg_7_ (.D(N599),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1186));
   DFFSX1 sram_wen_reg_1_ (.D(N593),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1192));
   DFFSX1 sram_wen_reg_2_ (.D(N594),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1191));
   DFFSX1 sram_wen_reg_3_ (.D(N595),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1190));
   DFFSX1 sram_wen_reg_4_ (.D(N596),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1189));
   DFFSX1 sram_wen_reg_5_ (.D(N597),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1188));
   DFFSX1 sram_wen_reg_6_ (.D(N598),
	.CK(CTS_26),
	.SN(FE_OFN25_i_rst_n),
	.QN(n1187));
   DFFTRX1 add_i_3_reg_7_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[7]),
	.Q(add_i_3[7]));
   DFFTRX1 add_i_7_reg_7_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q7[7]),
	.Q(add_i_7[7]));
   DFFTRX1 add_i_1_reg_7_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q1[7]),
	.Q(add_i_1[7]));
   DFFTRX1 add_i_2_reg_7_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[7]),
	.Q(add_i_2[7]));
   DFFTRX1 add_i_0_reg_7_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q0[7]),
	.Q(add_i_0[7]));
   DFFTRX1 add_i_4_reg_7_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q4[7]),
	.Q(add_i_4[7]));
   DFFTRX1 add_i_3_reg_6_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[6]),
	.Q(add_i_3[6]));
   DFFTRX1 add_i_7_reg_6_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q7[6]),
	.Q(add_i_7[6]));
   DFFTRX1 add_i_2_reg_6_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[6]),
	.Q(add_i_2[6]));
   DFFTRX1 add_i_6_reg_6_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q6[6]),
	.Q(add_i_6[6]));
   DFFTRX1 add_i_1_reg_6_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q1[6]),
	.Q(add_i_1[6]));
   DFFTRX1 add_i_5_reg_6_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q5[6]),
	.Q(add_i_5[6]));
   DFFTRX1 add_i_0_reg_6_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q0[6]),
	.Q(add_i_0[6]));
   DFFTRX1 add_i_4_reg_6_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q4[6]),
	.Q(add_i_4[6]));
   DFFRX1 depth_reg_0_ (.D(n546),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(n1203),
	.QN(n574));
   DFFQX1 out_data_conv_reg_3_ (.D(N191),
	.CK(CTS_25),
	.Q(out_data_conv[3]));
   DFFTRX1 add_i_7_reg_5_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q7[5]),
	.Q(add_i_7[5]));
   DFFTRX1 add_i_2_reg_5_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[5]),
	.Q(add_i_2[5]));
   DFFTRX1 add_i_6_reg_5_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q6[5]),
	.Q(add_i_6[5]));
   DFFTRX1 add_i_5_reg_5_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q5[5]),
	.Q(add_i_5[5]));
   DFFTRX1 add_i_0_reg_5_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q0[5]),
	.Q(add_i_0[5]));
   DFFTRX1 add_i_4_reg_5_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q4[5]),
	.Q(add_i_4[5]));
   DFFTRX1 add_i_3_reg_4_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[4]),
	.Q(add_i_3[4]));
   DFFTRX1 add_i_7_reg_4_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q7[4]),
	.Q(add_i_7[4]));
   DFFTRX1 add_i_2_reg_4_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[4]),
	.Q(add_i_2[4]));
   DFFTRX1 add_i_6_reg_4_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q6[4]),
	.Q(add_i_6[4]));
   DFFTRX1 add_i_1_reg_4_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q1[4]),
	.Q(add_i_1[4]));
   DFFTRX1 add_i_5_reg_4_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q5[4]),
	.Q(add_i_5[4]));
   DFFTRX1 add_i_0_reg_4_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q0[4]),
	.Q(add_i_0[4]));
   DFFTRX1 add_i_4_reg_4_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q4[4]),
	.Q(add_i_4[4]));
   DFFTRX1 add_i_3_reg_3_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[3]),
	.Q(add_i_3[3]));
   DFFTRX1 add_i_7_reg_3_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q7[3]),
	.Q(add_i_7[3]));
   DFFTRX1 add_i_2_reg_3_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[3]),
	.Q(add_i_2[3]));
   DFFTRX1 add_i_6_reg_3_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q6[3]),
	.Q(add_i_6[3]));
   DFFTRX1 add_i_1_reg_3_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q1[3]),
	.Q(add_i_1[3]));
   DFFTRX1 add_i_5_reg_3_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q5[3]),
	.Q(add_i_5[3]));
   DFFTRX1 add_i_0_reg_3_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q0[3]),
	.Q(add_i_0[3]));
   DFFTRX1 add_i_4_reg_3_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q4[3]),
	.Q(add_i_4[3]));
   DFFQX1 addr_incre_reg_0_ (.D(N411),
	.CK(CTS_26),
	.Q(addr_incre[0]));
   DFFTRX1 add_i_6_reg_2_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q6[2]),
	.Q(add_i_6[2]));
   DFFTRX1 add_i_1_reg_2_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q1[2]),
	.Q(add_i_1[2]));
   DFFTRX1 add_i_5_reg_2_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q5[2]),
	.Q(add_i_5[2]));
   DFFTRX1 add_i_0_reg_2_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q0[2]),
	.Q(add_i_0[2]));
   DFFTRX1 add_i_4_reg_2_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q4[2]),
	.Q(add_i_4[2]));
   DFFQX1 col_t_reg_0_ (.D(n535),
	.CK(CTS_26),
	.Q(col_t[0]));
   DFFSX1 depth_reg_3_ (.D(n543),
	.CK(CTS_26),
	.SN(FE_OFN24_i_rst_n),
	.Q(n1206));
   DFFSX1 depth_reg_2_ (.D(n544),
	.CK(CTS_26),
	.SN(FE_OFN24_i_rst_n),
	.Q(n1207),
	.QN(n571));
   DFFRX1 o_out_valid_pipeline_1_reg (.D(N579),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(o_out_valid_pipeline_1));
   DFFRX1 o_out_valid_pipeline_2_reg (.D(o_out_valid_pipeline_1),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(o_out_valid_pipeline_2));
   DFFRX1 in_ready_reg_reg (.D(LTIE_LTIEHI_NET),
	.CK(CTS_24),
	.RN(i_rst_n),
	.Q(FE_OFN0_o_in_ready));
   DFFRX1 out_valid_reg_reg (.D(o_out_valid_pipeline_3),
	.CK(CTS_24),
	.RN(i_rst_n),
	.Q(FE_OFN1_o_out_valid));
   DFFRX1 out_data_reg_reg_11_ (.D(n501),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN2_o_out_data_11));
   DFFRX1 out_data_reg_reg_10_ (.D(n502),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN3_o_out_data_10));
   DFFRX1 out_data_reg_reg_9_ (.D(n503),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN4_o_out_data_9));
   DFFRX1 out_data_reg_reg_8_ (.D(n504),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN5_o_out_data_8));
   DFFRX1 out_data_reg_reg_7_ (.D(n505),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN6_o_out_data_7));
   DFFRX1 out_data_reg_reg_6_ (.D(n1217),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN7_o_out_data_6));
   DFFRX1 out_data_reg_reg_5_ (.D(n1216),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN8_o_out_data_5));
   DFFRX1 out_data_reg_reg_4_ (.D(n1215),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(FE_OFN9_o_out_data_4));
   DFFRX1 out_data_reg_reg_3_ (.D(n1214),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(FE_OFN10_o_out_data_3));
   DFFRX1 out_data_reg_reg_2_ (.D(n1213),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(FE_OFN11_o_out_data_2));
   DFFRX1 out_data_reg_reg_1_ (.D(n1212),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(FE_OFN12_o_out_data_1));
   DFFRX1 out_data_reg_reg_0_ (.D(n1211),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(FE_OFN13_o_out_data_0));
   DFFQXL out_data_conv_reg_1_ (.D(N189),
	.CK(CTS_25),
	.Q(out_data_conv[1]));
   DFFQXL out_data_conv_reg_0_ (.D(N188),
	.CK(CTS_25),
	.Q(out_data_conv[0]));
   DFFQXL out_data_dis_temp_reg_0_ (.D(N222),
	.CK(CTS_25),
	.Q(out_data_dis_temp[0]));
   DFFQXL out_data_dis_temp_reg_1_ (.D(N223),
	.CK(CTS_25),
	.Q(out_data_dis_temp[1]));
   DFFQXL out_data_dis_temp_reg_2_ (.D(N224),
	.CK(CTS_25),
	.Q(out_data_dis_temp[2]));
   DFFQXL out_data_dis_temp_reg_3_ (.D(N225),
	.CK(CTS_25),
	.Q(out_data_dis_temp[3]));
   DFFQXL out_data_dis_temp_reg_4_ (.D(N226),
	.CK(CTS_25),
	.Q(out_data_dis_temp[4]));
   DFFQXL out_data_dis_temp_reg_5_ (.D(N227),
	.CK(CTS_25),
	.Q(out_data_dis_temp[5]));
   DFFQXL out_data_dis_temp_reg_6_ (.D(N228),
	.CK(CTS_25),
	.Q(out_data_dis_temp[6]));
   DFFQXL out_data_dis_temp_reg_7_ (.D(N229),
	.CK(CTS_25),
	.Q(out_data_dis_temp[7]));
   DFFTRXL add_i_6_reg_7_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q6[7]),
	.Q(add_i_6[7]));
   DFFTRXL add_i_5_reg_7_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q5[7]),
	.Q(add_i_5[7]));
   DFFQX1 extend_reg_0_ (.D(N164),
	.CK(CTS_25),
	.Q(extend[0]));
   DFFTRX1 add_i_0_reg_1_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q0[1]),
	.Q(add_i_0[1]));
   DFFTRX1 add_i_2_reg_1_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[1]),
	.Q(add_i_2[1]));
   DFFTRX1 add_i_2_reg_0_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[0]),
	.Q(add_i_2[0]));
   DFFTRX1 add_i_6_reg_0_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q6[0]),
	.Q(add_i_6[0]));
   DFFTRX1 out_data_conv_reg_14_ (.D(N185),
	.CK(CTS_25),
	.RN(n566),
	.Q(out_data_conv[14]));
   DFFTRX1 add_i_5_reg_0_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q5[0]),
	.Q(add_i_5[0]));
   DFFTRX1 add_i_1_reg_0_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q1[0]),
	.Q(add_i_1[0]));
   DFFTRX1 add_i_7_reg_0_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q7[0]),
	.Q(add_i_7[0]));
   DFFTRX1 add_i_7_reg_1_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q7[1]),
	.Q(add_i_7[1]));
   DFFTRX1 add_i_5_reg_1_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q5[1]),
	.Q(add_i_5[1]));
   DFFTRX1 add_i_3_reg_0_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[0]),
	.Q(add_i_3[0]));
   DFFTRX2 add_i_3_reg_1_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[1]),
	.Q(add_i_3[1]));
   DFFTRX1 add_i_1_reg_5_ (.D(n666),
	.CK(CTS_26),
	.RN(sram_Q1[5]),
	.Q(add_i_1[5]));
   DFFTRX2 out_data_conv_reg_15_ (.D(N186),
	.CK(CTS_25),
	.RN(n566),
	.Q(out_data_conv[15]));
   DFFTRX2 out_data_conv_reg_13_ (.D(N184),
	.CK(CTS_25),
	.RN(n566),
	.Q(out_data_conv[13]));
   DFFRX2 out_data_conv_reg_9_ (.D(N197),
	.CK(CTS_25),
	.RN(LTIE_LTIEHI_NET),
	.Q(n611),
	.QN(n610));
   DFFTRX1 add_i_1_reg_1_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q1[1]),
	.Q(add_i_1[1]));
   DFFRHQX8 addr_SRAM_reg_3_ (.D(N553),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(n600));
   DFFRX1 row_reg_1_ (.D(n538),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(row[1]),
	.QN(n883));
   DFFRHQX1 counter_reg_5_ (.D(N281),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(n602));
   DFFRHQX8 addr_SRAM_reg_6_ (.D(N556),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(n588));
   DFFQX1 out_data_conv_reg_2_ (.D(N190),
	.CK(CTS_25),
	.Q(out_data_conv[2]));
   DFFQX2 temp5_reg_2_ (.D(n5790),
	.CK(CTS_25),
	.Q(n721));
   DFFRX4 addr_SRAM_reg_2_ (.D(N552),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(addr_SRAM[2]),
	.QN(n482));
   DFFSX1 change_output_reg_1_ (.D(n497),
	.CK(CTS_25),
	.SN(FE_OFN25_i_rst_n),
	.Q(n1208),
	.QN(n1151));
   DFFSX1 change_output_reg_0_ (.D(n498),
	.CK(CTS_25),
	.SN(FE_OFN25_i_rst_n),
	.Q(n1209),
	.QN(n1150));
   DFFSX1 change_output_reg_2_ (.D(n496),
	.CK(CTS_25),
	.SN(FE_OFN25_i_rst_n),
	.Q(n1210),
	.QN(n1149));
   DFFRX1 o_out_valid_pipeline_3_reg (.D(o_out_valid_pipeline_2),
	.CK(CTS_26),
	.RN(FE_OFN25_i_rst_n),
	.Q(o_out_valid_pipeline_3),
	.QN(n1094));
   DFFRX1 depth_reg_1_ (.D(n545),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(n1204),
	.QN(n802));
   DFFRHQX1 extend_reg_1_ (.D(N165),
	.CK(CTS_25),
	.RN(LTIE_LTIEHI_NET),
	.Q(extend[1]));
   DFFRX1 have_load_reg (.D(n499),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(have_load),
	.QN(n494));
   DFFTRX2 out_data_conv_reg_11_ (.D(N182),
	.CK(CTS_25),
	.RN(n566),
	.Q(out_data_conv[11]),
	.QN(n575));
   DFFRHQX1 counter_reg_6_ (.D(N282),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(n604));
   DFFRHQX2 counter_reg_3_ (.D(N279),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(n607));
   DFFTRX1 temp5_reg_9_ (.D(N140),
	.CK(CTS_25),
	.RN(n734),
	.Q(temp5[9]));
   DFFTRX1 temp4_reg_9_ (.D(N130),
	.CK(CTS_25),
	.RN(n530),
	.Q(temp4[9]));
   DFFQX1 col_t_reg_1_ (.D(n534),
	.CK(CTS_26),
	.Q(col_t[1]));
   DFFQX1 row_t_reg_2_ (.D(n531),
	.CK(CTS_26),
	.Q(row_t[2]));
   DFFQX1 row_t_reg_1_ (.D(n533),
	.CK(CTS_26),
	.Q(row_t[1]));
   DFFRHQX1 counter_reg_4_ (.D(N280),
	.CK(CTS_26),
	.RN(FE_OFN24_i_rst_n),
	.Q(n657));
   DFFTRX1 add_i_6_reg_1_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q6[1]),
	.Q(add_i_6[1]));
   DFFTRX1 add_i_4_reg_1_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q4[1]),
	.Q(add_i_4[1]));
   DFFTRX1 add_i_3_reg_5_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[5]),
	.Q(add_i_3[5]));
   DFFQX1 outside_pipeline_1_reg (.D(N573),
	.CK(CTS_26),
	.Q(outside_pipeline_1));
   DFFRHQX1 out_data_conv_reg_7_ (.D(N195),
	.CK(CTS_25),
	.RN(LTIE_LTIEHI_NET),
	.Q(out_data_conv[7]));
   DFFTRX1 add_i_7_reg_2_ (.D(n666),
	.CK(CTS_24),
	.RN(sram_Q7[2]),
	.Q(add_i_7[2]));
   DFFQX1 addr_incre_reg_1_ (.D(N412),
	.CK(CTS_26),
	.Q(addr_incre[1]));
   DFFTRX2 out_data_conv_reg_12_ (.D(N183),
	.CK(CTS_25),
	.RN(n566),
	.Q(out_data_conv[12]));
   DFFQX2 out_data_conv_reg_5_ (.D(N193),
	.CK(CTS_25),
	.Q(out_data_conv[5]));
   DFFQX1 addr_incre_reg_2_ (.D(N413),
	.CK(CTS_26),
	.Q(addr_incre[2]));
   DFFTRX1 add_i_3_reg_2_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q3[2]),
	.Q(add_i_3[2]));
   DFFTRX1 add_i_2_reg_2_ (.D(n666),
	.CK(CTS_25),
	.RN(sram_Q2[2]),
	.Q(add_i_2[2]));
   DFFQX2 out_data_conv_reg_4_ (.D(N192),
	.CK(CTS_25),
	.Q(out_data_conv[4]));
   DFFRHQX1 out_data_conv_reg_6_ (.D(N194),
	.CK(CTS_25),
	.RN(LTIE_LTIEHI_NET),
	.Q(out_data_conv[6]));
   DFFQX1 row_t_reg_0_ (.D(n532),
	.CK(CTS_26),
	.Q(row_t[0]));
   DFFQX1 col_t_reg_2_ (.D(n536),
	.CK(CTS_26),
	.Q(col_t[2]));
   DFFRX1 row_reg_2_ (.D(n537),
	.CK(CTS_26),
	.RN(i_rst_n),
	.Q(row[2]),
	.QN(n570));
   DFFTRX1 temp5_reg_7_ (.D(N138),
	.CK(CTS_25),
	.RN(n530),
	.QN(n5950));
   DFFRX2 out_data_reg_reg_12_ (.D(n500),
	.CK(CTS_25),
	.RN(FE_OFN25_i_rst_n),
	.Q(o_out_data[12]));
   DFFTRX2 out_data_conv_reg_16_ (.D(N187),
	.CK(CTS_25),
	.RN(n566),
	.Q(out_data_conv[16]));
   DFFRHQX1 out_data_conv_reg_10_ (.D(N198),
	.CK(CTS_25),
	.RN(LTIE_LTIEHI_NET),
	.Q(out_data_conv[10]));
   DFFQX1 out_data_conv_reg_8_ (.D(N196),
	.CK(CTS_25),
	.Q(out_data_conv[8]));
   OR2X1 U453 (.A(n1116),
	.B(n1104),
	.Y(n636));
   INVX3 U454 (.A(answer[9]),
	.Y(n1104));
   NAND2X1 U455 (.A(n608),
	.B(n718),
	.Y(n627));
   NAND2X2 U456 (.A(N179),
	.B(n566),
	.Y(n631));
   NAND2X1 U457 (.A(n630),
	.B(n631),
	.Y(N196));
   INVX1 U458 (.A(n1012),
	.Y(n1023));
   AND4X1 U459 (.A(n1033),
	.B(n588),
	.C(n668),
	.D(n1062),
	.Y(n590));
   CLKMX2X2 U460 (.S0(n588),
	.B(n562),
	.A(n1022),
	.Y(n1015));
   OR4X1 U461 (.A(n762),
	.B(n761),
	.C(n760),
	.D(n759),
	.Y(n891));
   NAND4X1 U462 (.A(n785),
	.B(n602),
	.C(n607),
	.D(counter[7]),
	.Y(n778));
   INVX3 U463 (.A(n665),
	.Y(n1111));
   NAND2X1 U465 (.A(n641),
	.B(n1060),
	.Y(N555));
   MXI2X1 U466 (.S0(row[0]),
	.B(n703),
	.A(n702),
	.Y(n539));
   AOI2BB1X1 U467 (.A0N(n679),
	.A1N(n1088),
	.B0(row_t[1]),
	.Y(n993));
   CLKMX2X2 U468 (.S0(addr_incre[1]),
	.B(n813),
	.A(n814),
	.Y(N412));
   NAND2X1 U470 (.A(n1205),
	.B(n871),
	.Y(n872));
   CLKINVX1 U471 (.A(n810),
	.Y(n1021));
   CLKINVX1 U472 (.A(n972),
	.Y(n973));
   OAI221XL U473 (.A0(n809),
	.A1(n810),
	.B0(n1019),
	.B1(n1029),
	.C0(n808),
	.Y(N413));
   NAND2X1 U474 (.A(n906),
	.B(FE_DBTN3_i_op_mode_3),
	.Y(n790));
   CLKINVX1 U475 (.A(answer[4]),
	.Y(n1109));
   NAND4X1 U476 (.A(i_op_mode[0]),
	.B(i_op_mode[2]),
	.C(i_op_valid),
	.D(FE_DBTN3_i_op_mode_3),
	.Y(n776));
   XOR2X1 U477 (.A(n807),
	.B(addr_incre[1]),
	.Y(n827));
   OAI2BB1X1 U478 (.A0N(n878),
	.A1N(col_t[0]),
	.B0(n844),
	.Y(n535));
   CLKMX2X2 U479 (.S0(n1202),
	.B(n842),
	.A(n843),
	.Y(n844));
   NAND3X2 U480 (.A(n5990),
	.B(n655),
	.C(n656),
	.Y(answer_ex[4]));
   OR2X2 U481 (.A(n1116),
	.B(n1106),
	.Y(n651));
   OR2X1 U482 (.A(n1109),
	.B(n1116),
	.Y(n655));
   OR2X1 U483 (.A(n1116),
	.B(FE_DBTN1_answer_3),
	.Y(n662));
   NAND3X1 U484 (.A(i_op_valid),
	.B(n774),
	.C(n773),
	.Y(n1140));
   NOR2X1 U485 (.A(i_op_mode[0]),
	.B(n898),
	.Y(n773));
   NAND4X1 U486 (.A(n783),
	.B(n782),
	.C(n766),
	.D(n781),
	.Y(n767));
   INVX2 U487 (.A(n722),
	.Y(n723));
   INVX3 U488 (.A(n1146),
	.Y(n969));
   OAI31X1 U489 (.A0(n792),
	.A1(n791),
	.A2(n790),
	.B0(n894),
	.Y(n1146));
   AND2X2 U490 (.A(N271),
	.B(n795),
	.Y(N280));
   AND2X2 U491 (.A(N273),
	.B(n795),
	.Y(N282));
   CLKINVX1 U492 (.A(counter[1]),
	.Y(n718));
   NAND3X1 U493 (.A(n642),
	.B(n616),
	.C(n567),
	.Y(n643));
   CLKINVX1 U494 (.A(n719),
	.Y(n720));
   AND2X2 U495 (.A(N274),
	.B(n795),
	.Y(N283));
   AND2X2 U496 (.A(N275),
	.B(n795),
	.Y(N284));
   AND2X2 U497 (.A(N272),
	.B(n795),
	.Y(N281));
   INVXL U501 (.A(n617),
	.Y(n609));
   CLKINVX1 U502 (.A(n716),
	.Y(n717));
   NAND3X1 U503 (.A(n683),
	.B(n482),
	.C(n481),
	.Y(n764));
   NAND2X1 U504 (.A(n1027),
	.B(n671),
	.Y(n1051));
   CLKINVX1 U505 (.A(n1096),
	.Y(n1119));
   NAND2X2 U506 (.A(n770),
	.B(n629),
	.Y(n886));
   NAND4X1 U507 (.A(n572),
	.B(n671),
	.C(n711),
	.D(i_rst_n),
	.Y(n770));
   XOR2X1 U508 (.A(n569),
	.B(col_t[2]),
	.Y(n837));
   XOR2X1 U509 (.A(col_t[2]),
	.B(n852),
	.Y(n860));
   CLKAND2X3 U510 (.A(n1073),
	.B(n1138),
	.Y(n788));
   NAND2X1 U511 (.A(n679),
	.B(n1088),
	.Y(n1038));
   NAND2X1 U513 (.A(out_data_conv[3]),
	.B(n670),
	.Y(n1120));
   NAND3X1 U514 (.A(n960),
	.B(n657),
	.C(n607),
	.Y(n684));
   NAND4X1 U515 (.A(n602),
	.B(n914),
	.C(n960),
	.D(addr_SRAM[4]),
	.Y(n762));
   NAND4X1 U516 (.A(n700),
	.B(n604),
	.C(counter[2]),
	.D(n960),
	.Y(n779));
   OAI211X1 U517 (.A0(counter[2]),
	.A1(n960),
	.B0(n608),
	.C0(n959),
	.Y(n1036));
   CLKINVX1 U518 (.A(n515),
	.Y(n960));
   NAND2X1 U519 (.A(addr_SRAM[4]),
	.B(n980),
	.Y(n1045));
   NAND3X2 U520 (.A(n635),
	.B(n636),
	.C(n637),
	.Y(answer_ex[9]));
   OR2X2 U521 (.A(n1111),
	.B(n1106),
	.Y(n637));
   NOR3X2 U522 (.A(n791),
	.B(FE_DBTN2_i_op_mode_2),
	.C(i_op_mode[3]),
	.Y(n585));
   NAND2X1 U524 (.A(n958),
	.B(n608),
	.Y(n967));
   CLKINVX1 U525 (.A(n959),
	.Y(n958));
   NAND2X2 U526 (.A(n1067),
	.B(n624),
	.Y(n793));
   CLKINVX1 U527 (.A(n886),
	.Y(n775));
   AND2X2 U528 (.A(answer[10]),
	.B(n665),
	.Y(answer_ex[12]));
   OAI211X1 U529 (.A0(n953),
	.A1(n952),
	.B0(n951),
	.C0(n950),
	.Y(n1148));
   OAI31XL U530 (.A0(n947),
	.A1(col_t[0]),
	.A2(n946),
	.B0(n945),
	.Y(n952));
   AO22X2 U531 (.A0(answer[5]),
	.A1(n1119),
	.B0(N176),
	.B1(n566),
	.Y(N193));
   NAND3X1 U532 (.A(addr_SRAM[4]),
	.B(n1033),
	.C(n668),
	.Y(n990));
   OAI221XL U533 (.A0(n1078),
	.A1(n1077),
	.B0(n1149),
	.B1(n1076),
	.C0(n1075),
	.Y(n496));
   NAND2X1 U534 (.A(n1073),
	.B(n1080),
	.Y(n1078));
   AND3X2 U535 (.A(n658),
	.B(n603),
	.C(n605),
	.Y(n784));
   CLKINVX1 U536 (.A(n604),
	.Y(n605));
   CLKINVX1 U537 (.A(n923),
	.Y(n1086));
   NAND3BX1 U538 (.AN(n938),
	.B(col_t[0]),
	.C(n946),
	.Y(n923));
   AOI2BB1X1 U539 (.A0N(row_t[0]),
	.A1N(n968),
	.B0(n668),
	.Y(n992));
   NAND4X1 U540 (.A(n686),
	.B(n853),
	.C(n858),
	.D(n855),
	.Y(n769));
   XOR2X1 U541 (.A(n698),
	.B(col_t[0]),
	.Y(n853));
   CLKINVX1 U542 (.A(n657),
	.Y(n658));
   NAND2X1 U543 (.A(FE_DBTN2_i_op_mode_2),
	.B(n903),
	.Y(n975));
   AO22X1 U545 (.A0(answer[3]),
	.A1(n1119),
	.B0(N174),
	.B1(n566),
	.Y(N191));
   NAND3BX1 U546 (.AN(n698),
	.B(n1205),
	.C(n569),
	.Y(n846));
   NAND3X2 U548 (.A(n650),
	.B(n651),
	.C(n652),
	.Y(answer_ex[7]));
   OR2X1 U549 (.A(n1111),
	.B(n1108),
	.Y(n652));
   OR2X2 U551 (.A(n664),
	.B(extend[1]),
	.Y(n1114));
   OAI222XL U552 (.A0(n883),
	.A1(n882),
	.B0(n881),
	.B1(n880),
	.C0(n1089),
	.C1(n879),
	.Y(n533));
   CLKINVX1 U553 (.A(n5950),
	.Y(n5960));
   CLKINVX1 U554 (.A(n5970),
	.Y(n5980));
   OR2X1 U556 (.A(n1115),
	.B(n1111),
	.Y(n663));
   OR2X1 U557 (.A(n1113),
	.B(n1111),
	.Y(n656));
   NAND4X2 U558 (.A(n1005),
	.B(n1065),
	.C(n1068),
	.D(n1066),
	.Y(n794));
   OAI222XL U559 (.A0(n757),
	.A1(n570),
	.B0(n756),
	.B1(n755),
	.C0(n867),
	.C1(n754),
	.Y(n537));
   CLKINVX1 U560 (.A(n1152),
	.Y(n1076));
   NAND3X2 U561 (.A(n632),
	.B(n633),
	.C(n634),
	.Y(answer_ex[8]));
   OR2X1 U562 (.A(n1111),
	.B(n1107),
	.Y(n634));
   INVX1 U563 (.A(n947),
	.Y(n897));
   NAND2X1 U564 (.A(n934),
	.B(n1085),
	.Y(n947));
   OAI31X1 U565 (.A0(addr_SRAM[2]),
	.A1(FE_OFN18_addr_SRAM_1),
	.A2(addr_SRAM[0]),
	.B0(n600),
	.Y(n979));
   XOR2XL U566 (.A(n600),
	.B(n676),
	.Y(n957));
   AND4X1 U567 (.A(n915),
	.B(addr_SRAM[2]),
	.C(n914),
	.D(n600),
	.Y(n699));
   NAND2X1 U569 (.A(n934),
	.B(n945),
	.Y(n935));
   NAND2X1 U570 (.A(n946),
	.B(col_t[0]),
	.Y(n945));
   INVX3 U571 (.A(answer[10]),
	.Y(n1103));
   CLKINVX1 U572 (.A(i_op_mode[0]),
	.Y(n903));
   AND2X4 U575 (.A(n667),
	.B(n530),
	.Y(n666));
   XOR2X1 U576 (.A(n564),
	.B(row_t[0]),
	.Y(n856));
   XNOR2X1 U577 (.A(n564),
	.B(row_t[0]),
	.Y(n617));
   AOI32XL U578 (.A0(n1035),
	.A1(n1085),
	.A2(n1088),
	.B0(row_t[0]),
	.B1(n968),
	.Y(n997));
   NAND2X1 U579 (.A(n680),
	.B(n1044),
	.Y(n1004));
   INVX1 U580 (.A(addr_SRAM[5]),
	.Y(n1044));
   AO22X1 U581 (.A0(answer[6]),
	.A1(n1119),
	.B0(n566),
	.B1(N177),
	.Y(N194));
   NAND3BX1 U584 (.AN(n671),
	.B(state[2]),
	.C(n888),
	.Y(n890));
   NAND3BX1 U585 (.AN(n1079),
	.B(n1081),
	.C(n678),
	.Y(n888));
   OR2X1 U586 (.A(n612),
	.B(state[0]),
	.Y(n765));
   CLKINVX1 U587 (.A(n711),
	.Y(n612));
   NAND3X1 U588 (.A(n822),
	.B(n848),
	.C(n846),
	.Y(n845));
   NOR2BX1 U589 (.AN(n979),
	.B(addr_SRAM[4]),
	.Y(n680));
   NOR2X4 U592 (.A(n794),
	.B(n793),
	.Y(n795));
   INVX1 U593 (.A(n1116),
	.Y(n1118));
   NAND2X4 U594 (.A(n1114),
	.B(n1111),
	.Y(n1116));
   NAND2X1 U596 (.A(n1082),
	.B(n1081),
	.Y(n530));
   NAND2X1 U597 (.A(n1082),
	.B(n1081),
	.Y(n734));
   XOR2X1 U598 (.A(n969),
	.B(n612),
	.Y(n624));
   CLKINVX1 U600 (.A(n936),
	.Y(n946));
   AO21X2 U601 (.A0(n909),
	.A1(n1099),
	.B0(n607),
	.Y(n936));
   AND2X2 U602 (.A(n1035),
	.B(n1085),
	.Y(n679));
   CLKINVX1 U603 (.A(n967),
	.Y(n1035));
   AND3X2 U604 (.A(n933),
	.B(col_t[1]),
	.C(n1085),
	.Y(n911));
   CLKINVX1 U605 (.A(n935),
	.Y(n933));
   AO22X4 U606 (.A0(answer[1]),
	.A1(n1118),
	.B0(n1117),
	.B1(answer[0]),
	.Y(answer_ex[1]));
   OAI2BB2X1 U607 (.A0N(N178),
	.A1N(n566),
	.B0(n1106),
	.B1(n1096),
	.Y(N195));
   NAND2X1 U608 (.A(n643),
	.B(n789),
	.Y(n908));
   AOI221X1 U609 (.A0(n788),
	.A1(n787),
	.B0(state[0]),
	.B1(n572),
	.C0(n786),
	.Y(n789));
   NAND3BX1 U610 (.AN(counter[7]),
	.B(n479),
	.C(n784),
	.Y(n1100));
   CLKINVX1 U611 (.A(n884),
	.Y(n934));
   NAND2X2 U612 (.A(n917),
	.B(n1142),
	.Y(n1053));
   CLKINVX1 U613 (.A(n909),
	.Y(n829));
   CLKINVX1 U614 (.A(row_t[2]),
	.Y(n1087));
   CLKINVX1 U615 (.A(n653),
	.Y(n654));
   INVX1 U616 (.A(answer[0]),
	.Y(n1112));
   AND2XL U617 (.A(n926),
	.B(n482),
	.Y(n676));
   NAND3X2 U618 (.A(n661),
	.B(n662),
	.C(n663),
	.Y(answer_ex[3]));
   OR2X1 U619 (.A(n1114),
	.B(n1113),
	.Y(n661));
   NAND2X1 U620 (.A(row_t[1]),
	.B(n1145),
	.Y(n974));
   NAND2X1 U621 (.A(n1036),
	.B(n967),
	.Y(n1034));
   OAI211XL U622 (.A0(n1044),
	.A1(n1045),
	.B0(n1073),
	.C0(n1028),
	.Y(n1009));
   NAND2X1 U623 (.A(n660),
	.B(n1000),
	.Y(n1022));
   NAND2X1 U624 (.A(n934),
	.B(n1085),
	.Y(n924));
   NAND2X1 U625 (.A(n626),
	.B(n939),
	.Y(n941));
   NAND2X1 U626 (.A(n5730),
	.B(n827),
	.Y(n811));
   CLKINVX1 U627 (.A(n731),
	.Y(n803));
   INVX1 U628 (.A(n618),
	.Y(n801));
   INVX1 U629 (.A(n615),
	.Y(n804));
   NAND4X1 U631 (.A(n1041),
	.B(n1040),
	.C(n1039),
	.D(n1038),
	.Y(n1058));
   AOI2BB1XL U632 (.A0N(n682),
	.A1N(n1034),
	.B0(n1087),
	.Y(n1041));
   NAND3BX1 U633 (.AN(row_t[1]),
	.B(n1035),
	.C(n1085),
	.Y(n1040));
   OA22X1 U634 (.A0(n682),
	.A1(n1085),
	.B0(n591),
	.B1(n1036),
	.Y(n1039));
   NAND2X1 U635 (.A(n831),
	.B(n861),
	.Y(n879));
   AND3X2 U636 (.A(n617),
	.B(n838),
	.C(n837),
	.Y(n839));
   INVX3 U637 (.A(n908),
	.Y(n894));
   CLKINVX1 U638 (.A(n1100),
	.Y(n1081));
   CLKINVX1 U639 (.A(n970),
	.Y(n1063));
   CLKINVX1 U640 (.A(n898),
	.Y(n906));
   CLKINVX1 U641 (.A(n821),
	.Y(n819));
   XOR2X1 U642 (.A(n1205),
	.B(n698),
	.Y(n869));
   CLKINVX1 U643 (.A(n623),
	.Y(n818));
   CLKINVX1 U645 (.A(answer[8]),
	.Y(n1105));
   NAND2X1 U646 (.A(n718),
	.B(n516),
	.Y(n1072));
   AO21X1 U647 (.A0(n524),
	.A1(n1207),
	.B0(n1206),
	.Y(n783));
   CLKINVX1 U648 (.A(n1004),
	.Y(n1043));
   XOR2X1 U649 (.A(n869),
	.B(col_t[1]),
	.Y(n854));
   AND2X2 U650 (.A(n758),
	.B(n657),
	.Y(n700));
   NAND2BX1 U652 (.AN(n1036),
	.B(n1085),
	.Y(n972));
   NAND2X1 U653 (.A(n608),
	.B(n514),
	.Y(n1079));
   NAND2X1 U654 (.A(state[2]),
	.B(n711),
	.Y(n889));
   CLKINVX1 U655 (.A(n602),
	.Y(n603));
   NAND3X1 U656 (.A(n781),
	.B(n783),
	.C(n782),
	.Y(n787));
   NAND2X1 U657 (.A(n480),
	.B(n481),
	.Y(n925));
   NAND2X1 U658 (.A(n678),
	.B(n1002),
	.Y(n1011));
   AND2X2 U659 (.A(i_op_mode[3]),
	.B(n906),
	.Y(n705));
   NAND3X1 U661 (.A(FE_DBTN3_i_op_mode_3),
	.B(i_op_valid),
	.C(n906),
	.Y(n892));
   XOR2X1 U662 (.A(n571),
	.B(addr_incre[0]),
	.Y(n828));
   XOR2X1 U663 (.A(n563),
	.B(col_t[1]),
	.Y(n838));
   AND2X2 U664 (.A(state[0]),
	.B(n711),
	.Y(n696));
   CLKMX2X2 U665 (.S0(n588),
	.B(n1023),
	.A(n1024),
	.Y(n586));
   CLKINVX1 U666 (.A(n600),
	.Y(n601));
   CLKINVX1 U667 (.A(n1047),
	.Y(n1028));
   CLKINVX1 U668 (.A(n1206),
	.Y(n807));
   CLKINVX1 U669 (.A(n845),
	.Y(n852));
   OAI222X1 U670 (.A0(n799),
	.A1(n798),
	.B0(n797),
	.B1(n796),
	.C0(n615),
	.C1(n618),
	.Y(n731));
   NAND2X1 U671 (.A(n906),
	.B(n780),
	.Y(n1066));
   OR4X1 U672 (.A(i_op_mode[1]),
	.B(i_op_mode[0]),
	.C(i_op_mode[2]),
	.D(i_op_mode[3]),
	.Y(n780));
   OR2X1 U673 (.A(n1066),
	.B(n669),
	.Y(n1064));
   AOI22X1 U674 (.A0(n704),
	.A1(n977),
	.B0(i_op_valid),
	.B1(FE_DBTN3_i_op_mode_3),
	.Y(n669));
   CLKINVX1 U675 (.A(n975),
	.Y(n977));
   CLKINVX1 U676 (.A(n613),
	.Y(n755));
   AND2X2 U677 (.A(n696),
	.B(n572),
	.Y(o_op_ready));
   NAND3X1 U678 (.A(n638),
	.B(n639),
	.C(n640),
	.Y(n545));
   AO22X1 U679 (.A0(answer[4]),
	.A1(n1119),
	.B0(N175),
	.B1(n566),
	.Y(N192));
   NAND4X2 U680 (.A(n944),
	.B(n943),
	.C(n942),
	.D(n941),
	.Y(N552));
   AO21X1 U681 (.A0(n751),
	.A1(n750),
	.B0(n749),
	.Y(n538));
   OAI211X1 U682 (.A0(n1093),
	.A1(n1092),
	.B0(n1090),
	.C0(n1091),
	.Y(N573));
   AOI32X1 U683 (.A0(col_t[2]),
	.A1(n1086),
	.A2(n1085),
	.B0(row_t[2]),
	.B1(n701),
	.Y(n1091));
   AOI2BB1X1 U684 (.A0N(n1101),
	.A1N(n1100),
	.B0(N165),
	.Y(N164));
   OAI221XL U685 (.A0(n1135),
	.A1(n610),
	.B0(n1195),
	.B1(n670),
	.C0(n1131),
	.Y(n1216));
   OAI221XL U686 (.A0(n1135),
	.A1(n1133),
	.B0(n1194),
	.B1(n670),
	.C0(n1132),
	.Y(n1217));
   OAI221XL U687 (.A0(n1135),
	.A1(n575),
	.B0(n469),
	.B1(n670),
	.C0(n1134),
	.Y(n505));
   AO22X1 U688 (.A0(out_data_conv[15]),
	.A1(n1137),
	.B0(N244),
	.B1(n1136),
	.Y(n501));
   OAI222XL U689 (.A0(n807),
	.A1(n804),
	.B0(n803),
	.B1(n571),
	.C0(n802),
	.C1(n801),
	.Y(n544));
   AO22X1 U690 (.A0(n1203),
	.A1(n731),
	.B0(n615),
	.B1(n1204),
	.Y(n546));
   AOI2BB2X1 U691 (.A0N(n990),
	.A1N(n991),
	.B0(n993),
	.B1(n992),
	.Y(n994));
   MXI2X1 U692 (.S0(row[0]),
	.B(n876),
	.A(n877),
	.Y(n695));
   CLKINVX1 U693 (.A(n880),
	.Y(n877));
   NAND3BX1 U694 (.AN(n897),
	.B(n896),
	.C(n1056),
	.Y(n922));
   OAI211X1 U695 (.A0(n1063),
	.A1(n908),
	.B0(n907),
	.C0(n1062),
	.Y(n921));
   OAI222XL U696 (.A0(n570),
	.A1(n882),
	.B0(n880),
	.B1(n867),
	.C0(n1087),
	.C1(n879),
	.Y(n531));
   OAI2BB1X1 U697 (.A0N(n875),
	.A1N(n874),
	.B0(n873),
	.Y(n534));
   AND2X2 U698 (.A(N269),
	.B(n795),
	.Y(N278));
   AND2X2 U699 (.A(n795),
	.B(N268),
	.Y(N277));
   NAND2X1 U700 (.A(i_op_mode[1]),
	.B(n906),
	.Y(n777));
   MXI2X1 U701 (.S0(n1205),
	.B(n823),
	.A(n824),
	.Y(n826));
   AND2X2 U704 (.A(n1073),
	.B(n1001),
	.Y(n562));
   OAI32X1 U705 (.A0(n1045),
	.A1(n1047),
	.A2(n1044),
	.B0(n1043),
	.B1(n1002),
	.Y(n1001));
   NAND3BX1 U706 (.AN(n898),
	.B(i_op_valid),
	.C(FE_DBTN3_i_op_mode_3),
	.Y(n902));
   CLKINVX1 U709 (.A(n889),
	.Y(n1027));
   XOR2X1 U710 (.A(n1042),
	.B(addr_SRAM[5]),
	.Y(n1054));
   CLKINVX1 U711 (.A(n729),
	.Y(n730));
   NAND3BX1 U712 (.AN(state[2]),
	.B(state[1]),
	.C(n671),
	.Y(n898));
   INVX6 U713 (.A(n591),
	.Y(n1085));
   CLKINVX1 U714 (.A(n621),
	.Y(n622));
   NAND2XL U715 (.A(n1073),
	.B(n1138),
	.Y(n1005));
   CLKINVX1 U716 (.A(n1002),
	.Y(n1138));
   AOI221XL U717 (.A0(n991),
	.A1(n1202),
	.B0(N486),
	.B1(n1049),
	.C0(n949),
	.Y(n951));
   NAND2X1 U719 (.A(N491),
	.B(n1049),
	.Y(n1050));
   CLKMX2X2 U720 (.S0(n878),
	.B(n938),
	.A(n872),
	.Y(n873));
   NAND3BX1 U721 (.AN(n878),
	.B(n871),
	.C(n1201),
	.Y(n850));
   OAI2BB1X1 U722 (.A0N(n878),
	.A1N(row_t[0]),
	.B0(n695),
	.Y(n532));
   NAND2X1 U723 (.A(n678),
	.B(counter[2]),
	.Y(n909));
   NAND2X1 U724 (.A(n1072),
	.B(counter[2]),
	.Y(n959));
   OR3X1 U725 (.A(counter[2]),
	.B(counter[0]),
	.C(n706),
	.Y(n1098));
   NAND2BX1 U726 (.AN(n915),
	.B(n1142),
	.Y(n1065));
   AND3XL U729 (.A(addr_SRAM[5]),
	.B(addr_SRAM[4]),
	.C(addr_SRAM[0]),
	.Y(n565));
   AND2X2 U730 (.A(n1095),
	.B(n1094),
	.Y(n566));
   AND4X1 U731 (.A(n858),
	.B(n855),
	.C(o_out_valid_pipeline_3),
	.D(n696),
	.Y(n567));
   CLKINVX1 U732 (.A(answer[1]),
	.Y(n1115));
   AND2X2 U733 (.A(n965),
	.B(n966),
	.Y(n568));
   AND4X2 U734 (.A(row_t[1]),
	.B(row_t[0]),
	.C(n1035),
	.D(n1085),
	.Y(n701));
   CLKINVX1 U736 (.A(n607),
	.Y(n608));
   AND2X2 U737 (.A(n1029),
	.B(n828),
	.Y(n5730));
   AO21X1 U739 (.A0(n1138),
	.A1(n602),
	.B0(n1139),
	.Y(n1143));
   NAND2X1 U740 (.A(n938),
	.B(n910),
	.Y(n1093));
   CLKINVX1 U742 (.A(n724),
	.Y(n725));
   CLKINVX1 U743 (.A(n577),
	.Y(n578));
   AND4X1 U744 (.A(n1087),
	.B(n1089),
	.C(n1088),
	.D(n968),
	.Y(n1057));
   NAND4X1 U745 (.A(n968),
	.B(n1089),
	.C(n1088),
	.D(n1087),
	.Y(n1090));
   CLKINVX1 U746 (.A(n968),
	.Y(n961));
   NAND2X2 U747 (.A(n1034),
	.B(n1085),
	.Y(n968));
   NOR2X1 U748 (.A(n885),
	.B(n898),
	.Y(n887));
   AND2X1 U749 (.A(N133),
	.B(n734),
	.Y(n5790));
   CLKINVX1 U750 (.A(n580),
	.Y(n581));
   CLKINVX1 U751 (.A(n582),
	.Y(n583));
   NAND4BX1 U752 (.AN(n590),
	.B(n586),
	.C(n1025),
	.D(n1026),
	.Y(N556));
   NAND3BX1 U753 (.AN(n591),
	.B(addr_incre[0]),
	.C(n1056),
	.Y(n1025));
   AO21X1 U754 (.A0(row[1]),
	.A1(row[0]),
	.B0(row[2]),
	.Y(n834));
   NAND2X1 U755 (.A(row_t[2]),
	.B(n834),
	.Y(n835));
   OA22X1 U756 (.A0(n681),
	.A1(n1048),
	.B0(n1046),
	.B1(n1047),
	.Y(n1052));
   XOR2X1 U757 (.A(n1045),
	.B(addr_SRAM[5]),
	.Y(n1046));
   AND4X1 U758 (.A(o_out_valid_pipeline_3),
	.B(n711),
	.C(state[0]),
	.D(n856),
	.Y(n686));
   CLKINVX1 U759 (.A(answer[2]),
	.Y(n1113));
   OAI2BB2X1 U760 (.A0N(answer[9]),
	.A1N(n665),
	.B0(n1103),
	.B1(n1114),
	.Y(answer_ex[11]));
   AND3X2 U761 (.A(i_op_mode[1]),
	.B(i_op_mode[2]),
	.C(i_op_mode[0]),
	.Y(n792));
   CLKINVX1 U764 (.A(n588),
	.Y(n589));
   AO22X4 U765 (.A0(answer[9]),
	.A1(n1119),
	.B0(N180),
	.B1(n566),
	.Y(N197));
   INVX3 U766 (.A(answer[7]),
	.Y(n1106));
   NOR2X6 U767 (.A(n806),
	.B(n885),
	.Y(n591));
   NAND4BBXL U768 (.AN(n932),
	.BN(n1044),
	.C(n668),
	.D(n1062),
	.Y(n1061));
   NAND2X1 U769 (.A(FE_OFN26_n1051),
	.B(n1139),
	.Y(n932));
   AND2X2 U770 (.A(n970),
	.B(n969),
	.Y(n677));
   OA21X2 U771 (.A0(n940),
	.A1(n947),
	.B0(n1056),
	.Y(n626));
   INVX4 U772 (.A(n668),
	.Y(n1056));
   NOR3BXL U773 (.AN(n1142),
	.B(n1002),
	.C(n603),
	.Y(n5920));
   CLKINVX1 U774 (.A(n5920),
	.Y(n1144));
   OR3X2 U776 (.A(n516),
	.B(n514),
	.C(n684),
	.Y(n1002));
   CLKMX2X2 U777 (.S0(addr_incre[0]),
	.B(n1020),
	.A(n1021),
	.Y(N411));
   AOI2BB1X1 U778 (.A0N(n680),
	.A1N(n981),
	.B0(n681),
	.Y(n982));
   INVX1 U779 (.A(n1045),
	.Y(n981));
   CLKINVX1 U780 (.A(n931),
	.Y(n606));
   XOR2X1 U782 (.A(n969),
	.B(n711),
	.Y(n1070));
   CLKINVX1 U783 (.A(n516),
	.Y(n785));
   INVX3 U785 (.A(answer[5]),
	.Y(n1108));
   OR2XL U787 (.A(n1114),
	.B(n1105),
	.Y(n635));
   XOR2X1 U788 (.A(n883),
	.B(row[0]),
	.Y(n881));
   OR2X1 U789 (.A(n1114),
	.B(FE_DBTN1_answer_3),
	.Y(n5990));
   NAND3X6 U790 (.A(n685),
	.B(n895),
	.C(n894),
	.Y(n668));
   AND3X2 U791 (.A(i_op_mode[0]),
	.B(n816),
	.C(n815),
	.Y(n623));
   AOI2BB1X1 U792 (.A0N(n563),
	.A1N(n822),
	.B0(i_op_mode[1]),
	.Y(n815));
   NAND2X1 U793 (.A(answer[8]),
	.B(n1119),
	.Y(n630));
   NAND3BX1 U794 (.AN(n974),
	.B(n973),
	.C(n677),
	.Y(n989));
   AND4X1 U795 (.A(n485),
	.B(n480),
	.C(n484),
	.D(n601),
	.Y(n683));
   NAND2X1 U796 (.A(n1067),
	.B(n1066),
	.Y(n1069));
   AND3X2 U797 (.A(i_op_mode[1]),
	.B(n585),
	.C(n903),
	.Y(n618));
   OR3X2 U798 (.A(n905),
	.B(n746),
	.C(i_op_mode[0]),
	.Y(n821));
   CLKINVX1 U799 (.A(n746),
	.Y(n816));
   AOI21X1 U801 (.A0(n606),
	.A1(n1056),
	.B0(n930),
	.Y(n944));
   AOI22X1 U802 (.A0(n962),
	.A1(n1056),
	.B0(row[0]),
	.B1(n991),
	.Y(n964));
   OR2X1 U803 (.A(n978),
	.B(n601),
	.Y(n998));
   AND2X2 U804 (.A(answer[0]),
	.B(n1118),
	.Y(answer_ex[0]));
   AOI32X1 U805 (.A0(n934),
	.A1(col_t[1]),
	.A2(n1085),
	.B0(n591),
	.B1(n938),
	.Y(n913));
   NAND4BBX1 U806 (.AN(n589),
	.BN(n524),
	.C(n1207),
	.D(n764),
	.Y(n781));
   AO22X2 U807 (.A0(out_data_conv[16]),
	.A1(n1137),
	.B0(N245),
	.B1(n1136),
	.Y(n500));
   NAND4X1 U808 (.A(n1033),
	.B(FE_OFN21_addr_SRAM_2),
	.C(n668),
	.D(n1062),
	.Y(n943));
   NAND2BX1 U809 (.AN(n803),
	.B(n1204),
	.Y(n639));
   AOI33X1 U810 (.A0(n1086),
	.A1(n1083),
	.A2(n1085),
	.B0(col_t[2]),
	.B1(col_t[0]),
	.B2(n924),
	.Y(n931));
   AND3X2 U811 (.A(i_op_mode[1]),
	.B(i_op_mode[0]),
	.C(n816),
	.Y(n613));
   INVX3 U812 (.A(i_op_mode[1]),
	.Y(n905));
   NAND2X1 U813 (.A(n909),
	.B(n1085),
	.Y(n1019));
   AOI2BB1X1 U815 (.A0N(row[2]),
	.A1N(row[1]),
	.B0(n755),
	.Y(n747));
   AND3X2 U816 (.A(i_op_mode[0]),
	.B(n585),
	.C(n905),
	.Y(n615));
   CLKINVX1 U817 (.A(n752),
	.Y(n757));
   NOR2BX1 U818 (.AN(n853),
	.B(n617),
	.Y(n616));
   CLKMX2X2 U819 (.S0(row[1]),
	.B(n752),
	.A(n748),
	.Y(n749));
   NAND2XL U820 (.A(addr_incre[1]),
	.B(n1085),
	.Y(n1018));
   AOI2BB1X1 U821 (.A0N(row[0]),
	.A1N(n756),
	.B0(i_op_mode[0]),
	.Y(n745));
   NAND2X1 U822 (.A(n905),
	.B(n807),
	.Y(n798));
   NOR2X1 U824 (.A(n1022),
	.B(n562),
	.Y(n1024));
   CLKINVX1 U825 (.A(n765),
	.Y(n766));
   AO21X1 U826 (.A0(col_t[0]),
	.A1(n1084),
	.B0(n668),
	.Y(n953));
   AND3X2 U827 (.A(n905),
	.B(FE_DBTN2_i_op_mode_2),
	.C(FE_DBTN3_i_op_mode_3),
	.Y(n774));
   INVX3 U828 (.A(answer[6]),
	.Y(n1107));
   NAND2X1 U829 (.A(n1201),
	.B(n563),
	.Y(n848));
   AND2X2 U830 (.A(n1011),
	.B(n1002),
	.Y(n681));
   NAND3BX1 U831 (.AN(n810),
	.B(addr_incre[2]),
	.C(n1030),
	.Y(n808));
   NAND3BX1 U832 (.AN(n591),
	.B(n829),
	.C(n811),
	.Y(n810));
   OAI211X1 U833 (.A0(n668),
	.A1(n1018),
	.B0(n1017),
	.C0(n1016),
	.Y(N557));
   CLKINVX1 U834 (.A(n754),
	.Y(n751));
   NAND3BX1 U835 (.AN(i_op_mode[1]),
	.B(n585),
	.C(n745),
	.Y(n754));
   NAND2XL U837 (.A(N489),
	.B(n1049),
	.Y(n965));
   NAND2X1 U838 (.A(n607),
	.B(n960),
	.Y(n628));
   NAND2X1 U839 (.A(n627),
	.B(n628),
	.Y(n706));
   OA21X2 U840 (.A0(n772),
	.A1(n830),
	.B0(n771),
	.Y(n629));
   INVX1 U841 (.A(n891),
	.Y(n772));
   NAND2X1 U842 (.A(state[0]),
	.B(state[1]),
	.Y(n830));
   OR2X2 U843 (.A(n1114),
	.B(n1106),
	.Y(n632));
   OR2X2 U844 (.A(n1116),
	.B(n1105),
	.Y(n633));
   INVX1 U845 (.A(addr_incre[2]),
	.Y(n1029));
   OR2X1 U846 (.A(n571),
	.B(n804),
	.Y(n638));
   OR2X1 U847 (.A(n574),
	.B(n801),
	.Y(n640));
   OA21XL U848 (.A0(n1062),
	.A1(n570),
	.B0(n1061),
	.Y(n641));
   INVX1 U849 (.A(n832),
	.Y(n642));
   NAND2X1 U850 (.A(n837),
	.B(n838),
	.Y(n832));
   CLKMX2X2 U851 (.S0(n613),
	.B(row[0]),
	.A(n754),
	.Y(n752));
   NAND2X1 U852 (.A(n1145),
	.B(n671),
	.Y(n1067));
   OAI222X4 U855 (.A0(n1108),
	.A1(n1114),
	.B0(n1116),
	.B1(n1107),
	.C0(n1109),
	.C1(n1111),
	.Y(answer_ex[6]));
   NAND2X2 U856 (.A(n718),
	.B(n785),
	.Y(n1047));
   NOR3BX1 U857 (.AN(row[1]),
	.B(n697),
	.C(n1064),
	.Y(n988));
   INVXL U858 (.A(n756),
	.Y(n753));
   CLKINVX1 U859 (.A(i_op_valid),
	.Y(n791));
   AND3X1 U860 (.A(n613),
	.B(row[2]),
	.C(n564),
	.Y(n748));
   NAND2X1 U861 (.A(n864),
	.B(n879),
	.Y(n882));
   INVX1 U863 (.A(n882),
	.Y(n876));
   AND2X2 U864 (.A(n785),
	.B(n960),
	.Y(n678));
   AO21X1 U865 (.A0(n866),
	.A1(n870),
	.B0(n865),
	.Y(n880));
   NAND2X1 U866 (.A(FE_OFN18_addr_SRAM_1),
	.B(addr_SRAM[0]),
	.Y(n954));
   OAI222X4 U867 (.A0(n1114),
	.A1(n1104),
	.B0(n1116),
	.B1(n1103),
	.C0(n1111),
	.C1(n1105),
	.Y(answer_ex[10]));
   CLKINVX1 U868 (.A(n979),
	.Y(n980));
   NAND2X1 U869 (.A(o_out_valid_pipeline_3),
	.B(n1095),
	.Y(n1096));
   OAI31X1 U870 (.A0(n514),
	.A1(n607),
	.A2(n1047),
	.B0(n1098),
	.Y(n884));
   NAND2X1 U871 (.A(n670),
	.B(n1120),
	.Y(n1135));
   NOR2BX2 U872 (.AN(n1027),
	.B(n671),
	.Y(n670));
   NAND4X1 U873 (.A(n860),
	.B(n859),
	.C(n858),
	.D(n857),
	.Y(n866));
   XOR2X1 U874 (.A(n570),
	.B(row_t[2]),
	.Y(n858));
   NAND2X1 U875 (.A(n830),
	.B(n572),
	.Y(n861));
   NOR3BX2 U876 (.AN(n989),
	.B(n988),
	.C(n987),
	.Y(n995));
   OAI221X1 U877 (.A0(n1053),
	.A1(n986),
	.B0(n985),
	.B1(FE_OFN26_n1051),
	.C0(n984),
	.Y(n987));
   NAND2X1 U879 (.A(N490),
	.B(n1049),
	.Y(n984));
   OAI221XL U880 (.A0(n1053),
	.A1(n929),
	.B0(n928),
	.B1(n956),
	.C0(n927),
	.Y(n930));
   CLKINVX1 U881 (.A(n853),
	.Y(n859));
   NAND4X1 U882 (.A(n853),
	.B(n841),
	.C(n840),
	.D(n839),
	.Y(n870));
   OAI222X4 U883 (.A0(n1109),
	.A1(n1114),
	.B0(n1108),
	.B1(n1116),
	.C0(n1111),
	.C1(FE_DBTN1_answer_3),
	.Y(answer_ex[5]));
   CLKINVX1 U884 (.A(n1062),
	.Y(n991));
   NAND4X2 U885 (.A(FE_DBTN3_i_op_mode_3),
	.B(i_op_valid),
	.C(n906),
	.D(i_op_mode[0]),
	.Y(n806));
   OAI221XL U886 (.A0(n836),
	.A1(n835),
	.B0(row_t[2]),
	.B1(n834),
	.C0(n833),
	.Y(n841));
   NAND2X1 U887 (.A(n677),
	.B(n971),
	.Y(n996));
   CLKINVX1 U888 (.A(n974),
	.Y(n971));
   OAI2BB2X2 U889 (.A0N(N181),
	.A1N(n566),
	.B0(n1103),
	.B1(n1096),
	.Y(N198));
   NOR2BX1 U891 (.AN(n1154),
	.B(n1150),
	.Y(n1163));
   NOR2X1 U892 (.A(n1149),
	.B(n1208),
	.Y(n1154));
   AOI22X1 U893 (.A0(sram_Q1[5]),
	.A1(n1159),
	.B0(sram_Q0[5]),
	.B1(n1160),
	.Y(n1169));
   AOI22X1 U894 (.A0(sram_Q1[4]),
	.A1(n1159),
	.B0(sram_Q0[4]),
	.B1(n1160),
	.Y(n1172));
   AOI22X1 U895 (.A0(sram_Q1[3]),
	.A1(n1159),
	.B0(sram_Q0[3]),
	.B1(n1160),
	.Y(n1175));
   AOI22X1 U896 (.A0(sram_Q1[2]),
	.A1(n1159),
	.B0(sram_Q0[2]),
	.B1(n1160),
	.Y(n1178));
   AOI22X1 U897 (.A0(sram_Q1[1]),
	.A1(n1159),
	.B0(sram_Q0[1]),
	.B1(n1160),
	.Y(n1181));
   AOI22X1 U898 (.A0(sram_Q1[0]),
	.A1(n1159),
	.B0(sram_Q0[0]),
	.B1(n1160),
	.Y(n1184));
   NOR3X2 U899 (.A(n1209),
	.B(n1208),
	.C(n1210),
	.Y(n1160));
   AOI22X1 U900 (.A0(sram_Q7[5]),
	.A1(n1161),
	.B0(sram_Q6[5]),
	.B1(n1162),
	.Y(n1168));
   AOI22X1 U901 (.A0(sram_Q7[4]),
	.A1(n1161),
	.B0(sram_Q6[4]),
	.B1(n1162),
	.Y(n1171));
   AOI22X1 U902 (.A0(sram_Q7[3]),
	.A1(n1161),
	.B0(sram_Q6[3]),
	.B1(n1162),
	.Y(n1174));
   AOI22X1 U904 (.A0(sram_Q7[1]),
	.A1(n1161),
	.B0(sram_Q6[1]),
	.B1(n1162),
	.Y(n1180));
   AOI22X1 U905 (.A0(sram_Q7[0]),
	.A1(n1161),
	.B0(sram_Q6[0]),
	.B1(n1162),
	.Y(n1183));
   NOR3X2 U906 (.A(n1151),
	.B(n1150),
	.C(n1149),
	.Y(n1161));
   NOR3X2 U907 (.A(n1151),
	.B(n1209),
	.C(n1149),
	.Y(n1162));
   NOR3X2 U908 (.A(n1210),
	.B(n1208),
	.C(n1150),
	.Y(n1159));
   OR2X1 U909 (.A(n1114),
	.B(n1107),
	.Y(n650));
   INVX1 U911 (.A(n1019),
	.Y(n1020));
   NAND2X1 U912 (.A(n565),
	.B(n699),
	.Y(n916));
   AOI2BB1X1 U913 (.A0N(n933),
	.A1N(n938),
	.B0(n1083),
	.Y(n940));
   CLKINVX1 U914 (.A(extend[0]),
	.Y(n664));
   AO22X1 U915 (.A0(answer[2]),
	.A1(n1119),
	.B0(N173),
	.B1(n566),
	.Y(N190));
   CLKINVX1 U916 (.A(n916),
	.Y(n917));
   CLKINVX1 U917 (.A(n998),
	.Y(n999));
   CLKINVX1 U918 (.A(n866),
	.Y(n863));
   AO21X1 U919 (.A0(n1006),
	.A1(addr_SRAM[5]),
	.B0(n1053),
	.Y(n1000));
   NAND2X2 U920 (.A(i_op_mode[1]),
	.B(i_op_mode[2]),
	.Y(n885));
   AO22X1 U922 (.A0(n1073),
	.A1(n516),
	.B0(n1142),
	.B1(n916),
	.Y(n1049));
   NAND3X1 U923 (.A(n1043),
	.B(n659),
	.C(n1073),
	.Y(n660));
   INVXL U924 (.A(n1011),
	.Y(n659));
   AO21X1 U925 (.A0(n681),
	.A1(n1047),
	.B0(FE_OFN26_n1051),
	.Y(n956));
   OAI211X1 U926 (.A0(n863),
	.A1(n862),
	.B0(n868),
	.C0(n861),
	.Y(n864));
   NAND2X1 U927 (.A(n862),
	.B(n861),
	.Y(n847));
   NAND2X1 U928 (.A(n879),
	.B(n861),
	.Y(n865));
   NAND2X1 U929 (.A(n947),
	.B(n1083),
	.Y(n1092));
   AO22X1 U930 (.A0(n1206),
	.A1(n731),
	.B0(n618),
	.B1(n1207),
	.Y(n543));
   CLKINVX1 U931 (.A(outside),
	.Y(n667));
   NAND2X1 U932 (.A(n826),
	.B(n825),
	.Y(n541));
   NOR2X1 U933 (.A(n623),
	.B(n817),
	.Y(n673));
   NAND2XL U934 (.A(n821),
	.B(n818),
	.Y(n672));
   AOI2BB1XL U935 (.A0N(n680),
	.A1N(n1044),
	.B0(n1043),
	.Y(n1048));
   NAND2XL U936 (.A(n925),
	.B(n954),
	.Y(n675));
   CLKINVX1 U937 (.A(n1135),
	.Y(n1137));
   NAND2X1 U938 (.A(n868),
	.B(n870),
	.Y(n862));
   NAND2XL U939 (.A(N492),
	.B(n1049),
	.Y(n1026));
   NAND4BX1 U940 (.AN(n832),
	.B(n858),
	.C(n616),
	.D(n855),
	.Y(n868));
   NAND2BX1 U941 (.AN(n1079),
	.B(n1080),
	.Y(n1095));
   MX2XL U943 (.S0(n588),
	.B(n1011),
	.A(n1003),
	.Y(n1013));
   AOI2BB1X1 U944 (.A0N(n1047),
	.A1N(n983),
	.B0(n982),
	.Y(n985));
   NAND2XL U945 (.A(n934),
	.B(n1085),
	.Y(n1084));
   OAI2BB1XL U946 (.A0N(n753),
	.A1N(row[0]),
	.B0(n834),
	.Y(n867));
   NOR2BX1 U947 (.AN(extend[1]),
	.B(extend[0]),
	.Y(n665));
   OR2X1 U948 (.A(n847),
	.B(n698),
	.Y(n871));
   AOI32X1 U949 (.A0(col_t[2]),
	.A1(n938),
	.A2(n937),
	.B0(n1093),
	.B1(n1083),
	.Y(n939));
   MX2XL U951 (.S0(addr_incre[1]),
	.B(n805),
	.A(n1029),
	.Y(n809));
   NAND2XL U952 (.A(addr_incre[0]),
	.B(n1029),
	.Y(n805));
   NOR2X1 U953 (.A(n751),
	.B(n747),
	.Y(n702));
   INVXL U954 (.A(n705),
	.Y(n697));
   NAND3BX1 U955 (.AN(n589),
	.B(n807),
	.C(n764),
	.Y(n782));
   INVXL U956 (.A(n881),
	.Y(n750));
   NAND2XL U957 (.A(row[1]),
	.B(row[2]),
	.Y(n756));
   NAND2X1 U958 (.A(n1074),
	.B(n1209),
	.Y(n1152));
   MXI2X1 U959 (.S0(n698),
	.B(n673),
	.A(n672),
	.Y(n542));
   INVXL U960 (.A(out_data_conv[4]),
	.Y(n1122));
   INVXL U961 (.A(out_data_conv[6]),
	.Y(n1126));
   INVXL U962 (.A(out_data_conv[7]),
	.Y(n1128));
   INVXL U963 (.A(out_data_conv[8]),
	.Y(n1130));
   INVXL U964 (.A(out_data_conv[10]),
	.Y(n1133));
   NAND2BXL U965 (.AN(n869),
	.B(n623),
	.Y(n825));
   NAND2XL U966 (.A(n1030),
	.B(n1029),
	.Y(n1031));
   INVX1 U967 (.A(col_t[1]),
	.Y(n938));
   INVXL U968 (.A(n1140),
	.Y(n1141));
   NAND3BXL U969 (.AN(n1203),
	.B(n1207),
	.C(n1206),
	.Y(n797));
   INVX1 U970 (.A(col_t[2]),
	.Y(n1083));
   NAND3BXL U971 (.AN(n1207),
	.B(n1203),
	.C(n1204),
	.Y(n799));
   INVXL U972 (.A(col_t[0]),
	.Y(n910));
   INVX1 U973 (.A(row_t[1]),
	.Y(n1089));
   CLKINVX1 U974 (.A(row_t[0]),
	.Y(n1088));
   INVXL U975 (.A(addr_incre[0]),
	.Y(n1030));
   CLKINVX1 U976 (.A(n956),
	.Y(n948));
   CLKINVX1 U977 (.A(n865),
	.Y(n875));
   CLKINVX1 U978 (.A(n1078),
	.Y(n1074));
   CLKINVX1 U979 (.A(n1042),
	.Y(n1006));
   AND2X2 U980 (.A(n1033),
	.B(n1062),
	.Y(n674));
   MX2XL U981 (.S0(n675),
	.B(n948),
	.A(n1007),
	.Y(n918));
   CLKINVX1 U982 (.A(n1095),
	.Y(n1082));
   INVX1 U983 (.A(n879),
	.Y(n878));
   CLKINVX1 U984 (.A(n932),
	.Y(n1033));
   CLKINVX1 U985 (.A(n925),
	.Y(n926));
   CLKINVX1 U986 (.A(n1093),
	.Y(n896));
   AND2XL U987 (.A(n1047),
	.B(n1002),
	.Y(n1003));
   OR2X1 U988 (.A(n482),
	.B(n954),
	.Y(n978));
   NAND2BX1 U989 (.AN(n830),
	.B(n572),
	.Y(n1139));
   XOR2XL U990 (.A(n998),
	.B(addr_SRAM[4]),
	.Y(n986));
   AOI2BB1XL U991 (.A0N(n1007),
	.A1N(n948),
	.B0(addr_SRAM[0]),
	.Y(n949));
   XOR2XL U992 (.A(n954),
	.B(addr_SRAM[2]),
	.Y(n929));
   AOI2BB1X1 U993 (.A0N(n926),
	.A1N(n482),
	.B0(n676),
	.Y(n928));
   NAND2X1 U994 (.A(N488),
	.B(n1049),
	.Y(n927));
   CLKINVX1 U995 (.A(n1072),
	.Y(n1080));
   CLKINVX1 U996 (.A(n1114),
	.Y(n1117));
   NAND2XL U997 (.A(n1064),
	.B(n1063),
	.Y(n1147));
   XOR2XL U998 (.A(n979),
	.B(addr_SRAM[4]),
	.Y(n983));
   AND3XL U999 (.A(n1139),
	.B(n914),
	.C(n1051),
	.Y(n907));
   AO22XL U1000 (.A0(answer[1]),
	.A1(n1119),
	.B0(N172),
	.B1(n566),
	.Y(N189));
   INVXL U1001 (.A(n1154),
	.Y(n1075));
   CLKINVX1 U1002 (.A(n1153),
	.Y(n1077));
   CLKINVX1 U1003 (.A(n1120),
	.Y(n1136));
   XOR2XL U1004 (.A(n978),
	.B(n600),
	.Y(n955));
   OA21XL U1005 (.A0(n607),
	.A1(n1099),
	.B0(n1098),
	.Y(n1101));
   AO22XL U1006 (.A0(answer[0]),
	.A1(n1119),
	.B0(N171),
	.B1(n566),
	.Y(N188));
   AND2X2 U1007 (.A(n1088),
	.B(n1089),
	.Y(n682));
   AO21X2 U1008 (.A0(n887),
	.A1(i_op_mode[0]),
	.B0(n886),
	.Y(n685));
   AOI2BB1XL U1009 (.A0N(col_t[1]),
	.A1N(n946),
	.B0(n910),
	.Y(n912));
   NAND4BX1 U1010 (.AN(n687),
	.B(n1155),
	.C(n1156),
	.D(n1157),
	.Y(N229));
   NAND4BX1 U1012 (.AN(n688),
	.B(n1165),
	.C(n1166),
	.D(n1167),
	.Y(N228));
   NAND4BX1 U1014 (.AN(n689),
	.B(n1168),
	.C(n1169),
	.D(n1170),
	.Y(N227));
   NAND4BX1 U1016 (.AN(n690),
	.B(n1171),
	.C(n1172),
	.D(n1173),
	.Y(N226));
   NAND4BX1 U1018 (.AN(n691),
	.B(n1174),
	.C(n1175),
	.D(n1176),
	.Y(N225));
   AO22X1 U1019 (.A0(sram_Q5[3]),
	.A1(n1163),
	.B0(sram_Q4[3]),
	.B1(n1164),
	.Y(n691));
   NAND4BX1 U1020 (.AN(n692),
	.B(n1177),
	.C(n1178),
	.D(n1179),
	.Y(N224));
   AO22X1 U1021 (.A0(sram_Q5[2]),
	.A1(n1163),
	.B0(sram_Q4[2]),
	.B1(n1164),
	.Y(n692));
   NAND4BX1 U1022 (.AN(n693),
	.B(n1180),
	.C(n1181),
	.D(n1182),
	.Y(N223));
   NAND4BX1 U1024 (.AN(n694),
	.B(n1183),
	.C(n1184),
	.D(n1185),
	.Y(N222));
   NAND3BXL U1026 (.AN(n788),
	.B(N267),
	.C(n1065),
	.Y(n1071));
   NAND2XL U1027 (.A(n1201),
	.B(n991),
	.Y(n942));
   NAND4X1 U1028 (.A(n1033),
	.B(addr_SRAM[7]),
	.C(n668),
	.D(n1062),
	.Y(n1016));
   OA22XL U1030 (.A0(n957),
	.A1(n956),
	.B0(n1053),
	.B1(n955),
	.Y(n966));
   NAND3BX1 U1031 (.AN(n601),
	.B(n668),
	.C(n674),
	.Y(n963));
   NOR2X1 U1032 (.A(n822),
	.B(n821),
	.Y(n824));
   OAI32XL U1033 (.A0(n1205),
	.A1(n698),
	.A2(n870),
	.B0(n869),
	.B1(n868),
	.Y(n874));
   AOI2BB1X1 U1034 (.A0N(n1201),
	.A1N(n1205),
	.B0(n821),
	.Y(n817));
   NAND2XL U1035 (.A(n754),
	.B(n755),
	.Y(n703));
   OAI211XL U1036 (.A0(n851),
	.A1(n865),
	.B0(n850),
	.C0(n849),
	.Y(n536));
   AO21XL U1037 (.A0(n848),
	.A1(n879),
	.B0(n1083),
	.Y(n849));
   OA22XL U1038 (.A0(n870),
	.A1(n846),
	.B0(n852),
	.B1(n868),
	.Y(n851));
   AND2X2 U1039 (.A(i_op_valid),
	.B(n905),
	.Y(n704));
   OAI31XL U1040 (.A0(n591),
	.A1(addr_incre[0]),
	.A2(n812),
	.B0(n1019),
	.Y(n813));
   AND2X2 U1041 (.A(n1021),
	.B(addr_incre[0]),
	.Y(n814));
   CLKINVX1 U1042 (.A(n811),
	.Y(n812));
   NAND2XL U1043 (.A(n875),
	.B(n862),
	.Y(n843));
   NAND2XL U1044 (.A(n847),
	.B(n879),
	.Y(n842));
   NAND4XL U1045 (.A(n785),
	.B(n600),
	.C(counter[7]),
	.D(n604),
	.Y(n759));
   NAND4XL U1046 (.A(counter[2]),
	.B(addr_SRAM[2]),
	.C(n588),
	.D(addr_SRAM[5]),
	.Y(n760));
   NAND4XL U1047 (.A(n700),
	.B(addr_SRAM[7]),
	.C(n607),
	.D(addr_SRAM[0]),
	.Y(n761));
   AND3XL U1048 (.A(row[1]),
	.B(row[0]),
	.C(row[2]),
	.Y(n836));
   OAI222XL U1049 (.A0(n1193),
	.A1(n1143),
	.B0(n1186),
	.B1(n1144),
	.C0(n1141),
	.C1(n1142),
	.Y(N592));
   NAND2X1 U1050 (.A(i_op_mode[1]),
	.B(n802),
	.Y(n796));
   OAI221XL U1051 (.A0(n1187),
	.A1(n1144),
	.B0(n1186),
	.B1(n1143),
	.C0(n1142),
	.Y(N599));
   OAI221XL U1052 (.A0(n1188),
	.A1(n1144),
	.B0(n1187),
	.B1(n1143),
	.C0(n1142),
	.Y(N598));
   OAI221XL U1053 (.A0(n1189),
	.A1(n1144),
	.B0(n1188),
	.B1(n1143),
	.C0(n1142),
	.Y(N597));
   OAI221XL U1054 (.A0(n1190),
	.A1(n1144),
	.B0(n1189),
	.B1(n1143),
	.C0(n1142),
	.Y(N596));
   OAI221XL U1055 (.A0(n1191),
	.A1(n1144),
	.B0(n1190),
	.B1(n1143),
	.C0(n1142),
	.Y(N595));
   OAI221XL U1056 (.A0(n1192),
	.A1(n1144),
	.B0(n1191),
	.B1(n1143),
	.C0(n1142),
	.Y(N594));
   OAI221XL U1057 (.A0(n1193),
	.A1(n1144),
	.B0(n1192),
	.B1(n1143),
	.C0(n1142),
	.Y(N593));
   INVX1 U1058 (.A(n481),
	.Y(n914));
   NAND4XL U1059 (.A(row[1]),
	.B(n1087),
	.C(row[2]),
	.D(row[0]),
	.Y(n833));
   NAND4XL U1060 (.A(n514),
	.B(n670),
	.C(n1028),
	.D(n607),
	.Y(n1068));
   AO22X1 U1061 (.A0(out_data_conv[14]),
	.A1(n1137),
	.B0(N243),
	.B1(n1136),
	.Y(n502));
   AO22X1 U1062 (.A0(out_data_conv[12]),
	.A1(n1137),
	.B0(N241),
	.B1(n1136),
	.Y(n504));
   AO22X1 U1063 (.A0(out_data_conv[13]),
	.A1(n1137),
	.B0(N242),
	.B1(n1136),
	.Y(n503));
   NAND2X1 U1064 (.A(i_in_valid),
	.B(n1187),
	.Y(n548));
   NAND2X1 U1065 (.A(i_in_valid),
	.B(n1188),
	.Y(n549));
   NAND2X1 U1066 (.A(i_in_valid),
	.B(n1189),
	.Y(n550));
   NAND2X1 U1067 (.A(i_in_valid),
	.B(n1190),
	.Y(n5510));
   NAND2X1 U1068 (.A(i_in_valid),
	.B(n1191),
	.Y(n5520));
   NAND2X1 U1069 (.A(i_in_valid),
	.B(n1192),
	.Y(n5530));
   NAND2X1 U1070 (.A(i_in_valid),
	.B(n1186),
	.Y(n547));
   NAND2X1 U1071 (.A(i_in_valid),
	.B(n1193),
	.Y(n5540));
   OAI221X1 U1072 (.A0(n1135),
	.A1(n1122),
	.B0(n1200),
	.B1(n670),
	.C0(n1121),
	.Y(n1211));
   NAND2X1 U1073 (.A(n1122),
	.B(n1136),
	.Y(n1121));
   OAI221X1 U1074 (.A0(n1135),
	.A1(n1124),
	.B0(n1199),
	.B1(n670),
	.C0(n1123),
	.Y(n1212));
   CLKINVX1 U1075 (.A(out_data_conv[5]),
	.Y(n1124));
   NAND2X1 U1076 (.A(N234),
	.B(n1136),
	.Y(n1123));
   OAI221X1 U1077 (.A0(n1135),
	.A1(n1126),
	.B0(n1198),
	.B1(n670),
	.C0(n1125),
	.Y(n1213));
   NAND2X1 U1078 (.A(N235),
	.B(n1136),
	.Y(n1125));
   OAI221X1 U1079 (.A0(n1135),
	.A1(n1128),
	.B0(n1197),
	.B1(n670),
	.C0(n1127),
	.Y(n1214));
   NAND2X1 U1080 (.A(N236),
	.B(n1136),
	.Y(n1127));
   OAI221XL U1081 (.A0(n1135),
	.A1(n1130),
	.B0(n1196),
	.B1(n670),
	.C0(n1129),
	.Y(n1215));
   NAND2X1 U1082 (.A(N237),
	.B(n1136),
	.Y(n1129));
   NAND2X1 U1083 (.A(N238),
	.B(n1136),
	.Y(n1131));
   NAND2X1 U1084 (.A(N239),
	.B(n1136),
	.Y(n1132));
   NAND2X1 U1085 (.A(N240),
	.B(n1136),
	.Y(n1134));
   XOR2XL U1086 (.A(n1209),
	.B(n1074),
	.Y(n498));
   NOR3X2 U1088 (.A(n1150),
	.B(n1210),
	.C(n1151),
	.Y(n1153));
   OAI31XL U1089 (.A0(n1032),
	.A1(addr_incre[1]),
	.A2(n1031),
	.B0(n1051),
	.Y(N579));
   NAND4XL U1090 (.A(n1028),
	.B(n514),
	.C(n1027),
	.D(n607),
	.Y(n1032));
   CLKINVX1 U1091 (.A(n1097),
	.Y(N165));
   NAND3BXL U1092 (.AN(n718),
	.B(n516),
	.C(counter[2]),
	.Y(n1097));
   OAI31XL U1093 (.A0(state[0]),
	.A1(n711),
	.A2(n572),
	.B0(n494),
	.Y(n499));
   NOR2BX1 U1098 (.AN(n1154),
	.B(n1209),
	.Y(n1164));
   CLKINVX1 U1100 (.A(n714),
	.Y(n715));
   INVX1 U1101 (.A(n1053),
	.Y(n1007));
   AND3X2 U1102 (.A(n1149),
	.B(n1150),
	.C(n1208),
	.Y(n1158));
   NAND3BX2 U1103 (.AN(n975),
	.B(n704),
	.C(n705),
	.Y(n1062));
   CLKINVX1 U1104 (.A(n479),
	.Y(n758));
   XOR2X1 U1105 (.A(n883),
	.B(row_t[1]),
	.Y(n855));
   AOI2BB1X1 U1106 (.A0N(n1138),
	.A1N(n765),
	.B0(n572),
	.Y(n768));
   OAI211X1 U1107 (.A0(n832),
	.A1(n769),
	.B0(n768),
	.C0(n767),
	.Y(n771));
   OR2X1 U1109 (.A(n779),
	.B(n778),
	.Y(n915));
   AND3X2 U1110 (.A(state[0]),
	.B(n888),
	.C(state[1]),
	.Y(n786));
   AND2X2 U1111 (.A(N270),
	.B(n795),
	.Y(N279));
   NAND2X1 U1113 (.A(n1201),
	.B(n698),
	.Y(n822));
   CLKMX2X2 U1114 (.S0(n819),
	.B(n1202),
	.A(n818),
	.Y(n823));
   AO21X2 U1115 (.A0(n819),
	.A1(n1205),
	.B0(n823),
	.Y(n820));
   AO22X4 U1116 (.A0(n1201),
	.A1(n820),
	.B0(n623),
	.B1(n845),
	.Y(n540));
   NAND4X1 U1117 (.A(n829),
	.B(n828),
	.C(n827),
	.D(n1029),
	.Y(n831));
   XOR2X1 U1118 (.A(n881),
	.B(row_t[1]),
	.Y(n840));
   AND3X2 U1119 (.A(n609),
	.B(n855),
	.C(n854),
	.Y(n857));
   OAI211X1 U1120 (.A0(n1139),
	.A1(n891),
	.B0(n890),
	.C0(n889),
	.Y(n899));
   NAND2X1 U1121 (.A(FE_DBTN0_n899),
	.B(n892),
	.Y(n895));
   AO21X1 U1123 (.A0(n514),
	.A1(n1047),
	.B0(n958),
	.Y(n1099));
   AOI32X1 U1124 (.A0(n913),
	.A1(n912),
	.A2(n1056),
	.B0(n911),
	.B1(n1056),
	.Y(n920));
   NAND4X1 U1125 (.A(n922),
	.B(n921),
	.C(n920),
	.D(n919),
	.Y(N551));
   NAND3BX1 U1126 (.AN(n480),
	.B(n668),
	.C(n674),
	.Y(n950));
   OAI211X2 U1127 (.A0(n997),
	.A1(n996),
	.B0(n994),
	.C0(n995),
	.Y(N554));
   NAND2X1 U1128 (.A(n999),
	.B(addr_SRAM[4]),
	.Y(n1042));
   NAND2X1 U1129 (.A(n1073),
	.B(n1004),
	.Y(n1010));
   AOI32X1 U1130 (.A0(n1007),
	.A1(addr_SRAM[5]),
	.A2(n1006),
	.B0(n788),
	.B1(n1043),
	.Y(n1008));
   OAI211X1 U1131 (.A0(n1011),
	.A1(n1010),
	.B0(n1008),
	.C0(n1009),
	.Y(n1012));
   OAI221X2 U1132 (.A0(n1013),
	.A1(FE_OFN26_n1051),
	.B0(n1053),
	.B1(n589),
	.C0(n1023),
	.Y(n1014));
   AOI222X2 U1133 (.A0(n1015),
	.A1(n524),
	.B0(addr_SRAM[7]),
	.B1(n1014),
	.C0(N493),
	.C1(n1049),
	.Y(n1017));
   AOI2BB1X1 U1134 (.A0N(row_t[2]),
	.A1N(n701),
	.B0(n668),
	.Y(n1059));
   OAI221X1 U1135 (.A0(n1054),
	.A1(n1053),
	.B0(n1052),
	.B1(FE_OFN26_n1051),
	.C0(n1050),
	.Y(n1055));
   AOI221X1 U1136 (.A0(n1059),
	.A1(n1058),
	.B0(n1057),
	.B1(n1056),
	.C0(n1055),
	.Y(n1060));
   OAI32X1 U1137 (.A0(n1071),
	.A1(n1070),
	.A2(n1069),
	.B0(n1068),
	.B1(n1070),
	.Y(N276));
   XOR2X1 U1138 (.A(n1151),
	.B(n1152),
	.Y(n497));
   AOI22X1 U1139 (.A0(sram_Q3[7]),
	.A1(n1153),
	.B0(sram_Q2[7]),
	.B1(n1158),
	.Y(n1157));
   AOI22X1 U1140 (.A0(sram_Q1[7]),
	.A1(n1159),
	.B0(sram_Q0[7]),
	.B1(n1160),
	.Y(n1156));
   AOI22X1 U1141 (.A0(sram_Q7[7]),
	.A1(n1161),
	.B0(sram_Q6[7]),
	.B1(n1162),
	.Y(n1155));
   AOI22X1 U1142 (.A0(sram_Q3[6]),
	.A1(n1153),
	.B0(sram_Q2[6]),
	.B1(n1158),
	.Y(n1167));
   AOI22X1 U1143 (.A0(sram_Q1[6]),
	.A1(n1159),
	.B0(sram_Q0[6]),
	.B1(n1160),
	.Y(n1166));
   AOI22X1 U1144 (.A0(sram_Q7[6]),
	.A1(n1161),
	.B0(sram_Q6[6]),
	.B1(n1162),
	.Y(n1165));
   AOI22X1 U1145 (.A0(sram_Q3[5]),
	.A1(n1153),
	.B0(sram_Q2[5]),
	.B1(n1158),
	.Y(n1170));
   AOI22X1 U1146 (.A0(sram_Q3[4]),
	.A1(n1153),
	.B0(sram_Q2[4]),
	.B1(n1158),
	.Y(n1173));
   AOI22X1 U1147 (.A0(sram_Q3[3]),
	.A1(n1153),
	.B0(sram_Q2[3]),
	.B1(n1158),
	.Y(n1176));
   AOI22X1 U1148 (.A0(sram_Q3[2]),
	.A1(n1153),
	.B0(sram_Q2[2]),
	.B1(n1158),
	.Y(n1179));
   AOI22X1 U1149 (.A0(sram_Q3[1]),
	.A1(n1153),
	.B0(sram_Q2[1]),
	.B1(n1158),
	.Y(n1182));
   AOI22X1 U1150 (.A0(sram_Q3[0]),
	.A1(n1153),
	.B0(sram_Q2[0]),
	.B1(n1158),
	.Y(n1185));
endmodule

