Project Information                              c:\student\cse_b_b1_17\q4.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 09/29/2015 14:32:55

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

q4        EPM7032LC44-6    5        16       0      16      0           50 %

User Pins:                 5        16       0  



Project Information                              c:\student\cse_b_b1_17\q4.rpt

** FILE HIERARCHY **



|dec3to8:stage0|
|dec3to8:stage1|


Device-Specific Information:                     c:\student\cse_b_b1_17\q4.rpt
q4

***** Logic for device 'q4' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                               
                                               
                                               
                                         y     
              w  w  e  V  G  G  G  G  G  1  y  
              1  1  n  C  N  N  N  N  N  1  1  
              1  0  1  C  D  D  D  D  D  3  5  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
     w12 |  7                                39 | y16 
     w13 |  8                                38 | y112 
RESERVED |  9                                37 | y111 
     GND | 10                                36 | y110 
RESERVED | 11                                35 | VCC 
RESERVED | 12         EPM7032LC44-6          34 | y14 
RESERVED | 13                                33 | y13 
RESERVED | 14                                32 | y114 
     VCC | 15                                31 | y12 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | y11 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  y  y  y  y  y  
              E  E  E  E  N  C  1  1  1  1  1  
              S  S  S  S  D  C  7  8  9  0  1  
              E  E  E  E                    5  
              R  R  R  R                       
              V  V  V  V                       
              E  E  E  E                       
              D  D  D  D                       


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                     c:\student\cse_b_b1_17\q4.rpt
q4

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   5/16( 31%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32    16/16(100%)  16/16(100%)   0/16(  0%)   5/36( 13%) 


Total dedicated input pins used:                 0/4      (  0%)
Total I/O pins used:                            21/32     ( 65%)
Total logic cells used:                         16/32     ( 50%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                   16/32     ( 50%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  5.00
Total fan-in:                                    80

Total input pins required:                       5
Total output pins required:                     16
Total bidirectional pins required:               0
Total logic cells required:                     16
Total flipflops required:                        0
Total product terms required:                   16
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:                     c:\student\cse_b_b1_17\q4.rpt
q4

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   4    (1)  (A)      INPUT               0      0   0    0    0   16    0  en1
   5    (2)  (A)      INPUT               0      0   0    0    0   16    0  w10
   6    (3)  (A)      INPUT               0      0   0    0    0   16    0  w11
   7    (4)  (A)      INPUT               0      0   0    0    0   16    0  w12
   8    (5)  (A)      INPUT               0      0   0    0    0   16    0  w13


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\student\cse_b_b1_17\q4.rpt
q4

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27     29    B     OUTPUT      t        0      0   0    5    0    0    0  y10
  29     27    B     OUTPUT      t        0      0   0    5    0    0    0  y11
  31     26    B     OUTPUT      t        0      0   0    5    0    0    0  y12
  33     24    B     OUTPUT      t        0      0   0    5    0    0    0  y13
  34     23    B     OUTPUT      t        0      0   0    5    0    0    0  y14
  40     18    B     OUTPUT      t        0      0   0    5    0    0    0  y15
  39     19    B     OUTPUT      t        0      0   0    5    0    0    0  y16
  24     32    B     OUTPUT      t        0      0   0    5    0    0    0  y17
  25     31    B     OUTPUT      t        0      0   0    5    0    0    0  y18
  26     30    B     OUTPUT      t        0      0   0    5    0    0    0  y19
  36     22    B     OUTPUT      t        0      0   0    5    0    0    0  y110
  37     21    B     OUTPUT      t        0      0   0    5    0    0    0  y111
  38     20    B     OUTPUT      t        0      0   0    5    0    0    0  y112
  41     17    B     OUTPUT      t        0      0   0    5    0    0    0  y113
  32     25    B     OUTPUT      t        0      0   0    5    0    0    0  y114
  28     28    B     OUTPUT      t        0      0   0    5    0    0    0  y115


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                     c:\student\cse_b_b1_17\q4.rpt
q4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC29 y10
        | +----------------------------- LC27 y11
        | | +--------------------------- LC26 y12
        | | | +------------------------- LC24 y13
        | | | | +----------------------- LC23 y14
        | | | | | +--------------------- LC18 y15
        | | | | | | +------------------- LC19 y16
        | | | | | | | +----------------- LC32 y17
        | | | | | | | | +--------------- LC31 y18
        | | | | | | | | | +------------- LC30 y19
        | | | | | | | | | | +----------- LC22 y110
        | | | | | | | | | | | +--------- LC21 y111
        | | | | | | | | | | | | +------- LC20 y112
        | | | | | | | | | | | | | +----- LC17 y113
        | | | | | | | | | | | | | | +--- LC25 y114
        | | | | | | | | | | | | | | | +- LC28 y115
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':

Pin
4    -> * * * * * * * * * * * * * * * * | - * | <-- en1
5    -> * * * * * * * * * * * * * * * * | - * | <-- w10
6    -> * * * * * * * * * * * * * * * * | - * | <-- w11
7    -> * * * * * * * * * * * * * * * * | - * | <-- w12
8    -> * * * * * * * * * * * * * * * * | - * | <-- w13


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                     c:\student\cse_b_b1_17\q4.rpt
q4

** EQUATIONS **

en1      : INPUT;
w10      : INPUT;
w11      : INPUT;
w12      : INPUT;
w13      : INPUT;

-- Node name is 'y10' 
-- Equation name is 'y10', location is LC029, type is output.
 y10     = LCELL( _EQ001 $  GND);
  _EQ001 =  en1 & !w10 & !w11 & !w12 & !w13;

-- Node name is 'y11' 
-- Equation name is 'y11', location is LC027, type is output.
 y11     = LCELL( _EQ002 $  GND);
  _EQ002 =  en1 &  w10 & !w11 & !w12 & !w13;

-- Node name is 'y12' 
-- Equation name is 'y12', location is LC026, type is output.
 y12     = LCELL( _EQ003 $  GND);
  _EQ003 =  en1 & !w10 &  w11 & !w12 & !w13;

-- Node name is 'y13' 
-- Equation name is 'y13', location is LC024, type is output.
 y13     = LCELL( _EQ004 $  GND);
  _EQ004 =  en1 &  w10 &  w11 & !w12 & !w13;

-- Node name is 'y14' 
-- Equation name is 'y14', location is LC023, type is output.
 y14     = LCELL( _EQ005 $  GND);
  _EQ005 =  en1 & !w10 & !w11 &  w12 & !w13;

-- Node name is 'y15' 
-- Equation name is 'y15', location is LC018, type is output.
 y15     = LCELL( _EQ006 $  GND);
  _EQ006 =  en1 &  w10 & !w11 &  w12 & !w13;

-- Node name is 'y16' 
-- Equation name is 'y16', location is LC019, type is output.
 y16     = LCELL( _EQ007 $  GND);
  _EQ007 =  en1 & !w10 &  w11 &  w12 & !w13;

-- Node name is 'y17' 
-- Equation name is 'y17', location is LC032, type is output.
 y17     = LCELL( _EQ008 $  GND);
  _EQ008 =  en1 &  w10 &  w11 &  w12 & !w13;

-- Node name is 'y18' 
-- Equation name is 'y18', location is LC031, type is output.
 y18     = LCELL( _EQ009 $  GND);
  _EQ009 =  en1 & !w10 & !w11 & !w12 &  w13;

-- Node name is 'y19' 
-- Equation name is 'y19', location is LC030, type is output.
 y19     = LCELL( _EQ010 $  GND);
  _EQ010 =  en1 &  w10 & !w11 & !w12 &  w13;

-- Node name is 'y110' 
-- Equation name is 'y110', location is LC022, type is output.
 y110    = LCELL( _EQ011 $  GND);
  _EQ011 =  en1 & !w10 &  w11 & !w12 &  w13;

-- Node name is 'y111' 
-- Equation name is 'y111', location is LC021, type is output.
 y111    = LCELL( _EQ012 $  GND);
  _EQ012 =  en1 &  w10 &  w11 & !w12 &  w13;

-- Node name is 'y112' 
-- Equation name is 'y112', location is LC020, type is output.
 y112    = LCELL( _EQ013 $  GND);
  _EQ013 =  en1 & !w10 & !w11 &  w12 &  w13;

-- Node name is 'y113' 
-- Equation name is 'y113', location is LC017, type is output.
 y113    = LCELL( _EQ014 $  GND);
  _EQ014 =  en1 &  w10 & !w11 &  w12 &  w13;

-- Node name is 'y114' 
-- Equation name is 'y114', location is LC025, type is output.
 y114    = LCELL( _EQ015 $  GND);
  _EQ015 =  en1 & !w10 &  w11 &  w12 &  w13;

-- Node name is 'y115' 
-- Equation name is 'y115', location is LC028, type is output.
 y115    = LCELL( _EQ016 $  GND);
  _EQ016 =  en1 &  w10 &  w11 &  w12 &  w13;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                              c:\student\cse_b_b1_17\q4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,830K
