#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000faa7a0 .scope module, "div_top" "div_top" 2 3;
 .timescale 0 0;
v0000000001027180_0 .net "add_count", 4 0, v0000000000fbb800_0;  1 drivers
v0000000001027220_0 .var "clk", 0 0;
v0000000001026940_0 .var "dividend", 31 0;
v0000000001026f80_0 .var "dividend_length", 4 0;
v00000000010268a0 .array "dividend_length_list", 9 0, 4 0;
v0000000001026a80 .array "dividend_list", 9 0, 31 0;
v00000000010261c0_0 .var "divisor", 31 0;
v0000000001026260_0 .var "divisor_length", 4 0;
v0000000001026080 .array "divisor_length_list", 9 0, 4 0;
v0000000001026da0 .array "divisor_list", 9 0, 31 0;
v0000000001026300_0 .net "done", 0 0, v0000000000fb43e0_0;  1 drivers
v0000000001026b20_0 .var "index", 4 0;
v0000000001026580_0 .var "inp", 0 0;
v0000000001026bc0_0 .net "quotient", 31 0, v0000000000fb4520_0;  1 drivers
v0000000001026620_0 .net "remainder", 31 0, v0000000001027040_0;  1 drivers
v0000000001026440_0 .net "sub_count", 4 0, v00000000010270e0_0;  1 drivers
E_0000000000fae760 .event negedge, v0000000000fbb8a0_0;
S_0000000000faa930 .scope module, "div" "divider" 2 17, 3 1 0, S_0000000000faa7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "dividend";
    .port_info 2 /INPUT 32 "divisor";
    .port_info 3 /INPUT 1 "inp";
    .port_info 4 /INPUT 5 "dividend_length";
    .port_info 5 /INPUT 5 "divisor_length";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 5 "add_count";
    .port_info 8 /OUTPUT 5 "sub_count";
    .port_info 9 /OUTPUT 32 "quotient";
    .port_info 10 /OUTPUT 32 "remainder";
v0000000000fbb800_0 .var "add_count", 4 0;
v0000000000fbb8a0_0 .net "clk", 0 0, v0000000001027220_0;  1 drivers
v0000000000fbb940_0 .var "counter", 5 0;
v0000000000fbb9e0_0 .var "div", 31 0;
v0000000000fbba80_0 .net "dividend", 31 0, v0000000001026940_0;  1 drivers
v0000000001086770_0 .net "dividend_length", 4 0, v0000000001026f80_0;  1 drivers
v0000000000fbbb20_0 .net "divisor", 31 0, v00000000010261c0_0;  1 drivers
v0000000000fbbbc0_0 .net "divisor_length", 4 0, v0000000001026260_0;  1 drivers
v0000000000fb43e0_0 .var "done", 0 0;
v0000000000fb4480_0 .net "inp", 0 0, v0000000001026580_0;  1 drivers
v0000000000fb4520_0 .var "quotient", 31 0;
v0000000001027040_0 .var "remainder", 31 0;
v00000000010270e0_0 .var "sub_count", 4 0;
E_0000000000fae260 .event posedge, v0000000000fbb8a0_0;
    .scope S_0000000000faa930;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001027040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000fb4520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000fbb9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fb43e0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000000000faa930;
T_1 ;
    %wait E_0000000000fae260;
    %load/vec4 v0000000000fb4480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000000fbba80_0;
    %assign/vec4 v0000000001027040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000fb4520_0, 0;
    %load/vec4 v0000000000fbbb20_0;
    %load/vec4 v0000000001086770_0;
    %load/vec4 v0000000000fbbbc0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000000000fbb9e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fbb800_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000010270e0_0, 0;
    %load/vec4 v0000000001086770_0;
    %pad/u 6;
    %load/vec4 v0000000000fbbbc0_0;
    %pad/u 6;
    %sub;
    %addi 1, 0, 6;
    %assign/vec4 v0000000000fbb940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fb43e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000fb4480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000000000fbb940_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0000000001027040_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_1.6, 5;
    %load/vec4 v0000000001027040_0;
    %load/vec4 v0000000000fbb9e0_0;
    %sub;
    %assign/vec4 v0000000001027040_0, 0;
    %load/vec4 v00000000010270e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000010270e0_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0000000001027040_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v0000000001027040_0;
    %load/vec4 v0000000000fbb9e0_0;
    %add;
    %assign/vec4 v0000000001027040_0, 0;
    %load/vec4 v0000000000fbb800_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000fbb800_0, 0;
    %load/vec4 v0000000000fb4520_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %store/vec4 v0000000000fb4520_0, 0, 32;
T_1.8 ;
T_1.7 ;
    %load/vec4 v0000000000fb4520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 1;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000fb4520_0, 0, 32;
    %load/vec4 v0000000000fbb940_0;
    %subi 1, 0, 6;
    %assign/vec4 v0000000000fbb940_0, 0;
    %load/vec4 v0000000000fbb9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000000000fbb9e0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000000000fbb940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0000000001027040_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.12, 5;
    %load/vec4 v0000000001027040_0;
    %load/vec4 v0000000000fbb9e0_0;
    %add;
    %assign/vec4 v0000000001027040_0, 0;
    %load/vec4 v0000000000fb4520_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %assign/vec4 v0000000000fb4520_0, 0;
    %load/vec4 v0000000000fbb800_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000fbb800_0, 0;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fb43e0_0, 0;
T_1.10 ;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000faa7a0;
T_2 ;
    %wait E_0000000000fae760;
    %load/vec4 v0000000001026300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000000001026b20_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call 2 22 "$display", "Time =%d : Dividend = %d Divisor = %d Remainder = %d Quotient = %d Additions = %d Subtractions = %d", $time, v0000000001026940_0, v00000000010261c0_0, v0000000001026620_0, v0000000001026bc0_0, v0000000001027180_0, v0000000001026440_0 {0 0 0};
T_2.2 ;
    %load/vec4 v0000000001026b20_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000001026b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001026580_0, 0;
    %ix/getv 4, v0000000001026b20_0;
    %load/vec4a v0000000001026a80, 4;
    %assign/vec4 v0000000001026940_0, 0;
    %ix/getv 4, v0000000001026b20_0;
    %load/vec4a v0000000001026da0, 4;
    %assign/vec4 v00000000010261c0_0, 0;
    %ix/getv 4, v0000000001026b20_0;
    %load/vec4a v00000000010268a0, 4;
    %assign/vec4 v0000000001026f80_0, 0;
    %ix/getv 4, v0000000001026b20_0;
    %load/vec4a v0000000001026080, 4;
    %assign/vec4 v0000000001026260_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001026580_0, 0;
T_2.1 ;
    %load/vec4 v0000000001026b20_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.4, 5;
    %vpi_call 2 37 "$finish" {0 0 0};
T_2.4 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000faa7a0;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001026b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001026580_0, 0;
    %pushi/vec4 67, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001026a80, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001026da0, 4, 0;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010268a0, 4, 0;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001026080, 4, 0;
    %pushi/vec4 68, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 99, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 77, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 87, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 78, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 57, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 6, 0, 5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 67, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 3, 0, 5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 3, 0, 5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %pushi/vec4 67, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026a80, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026da0, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010268a0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001026080, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001026a80, 4;
    %assign/vec4 v0000000001026940_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001026da0, 4;
    %assign/vec4 v00000000010261c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000000010268a0, 4;
    %assign/vec4 v0000000001026f80_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000000001026080, 4;
    %assign/vec4 v0000000001026260_0, 0;
    %end;
    .thread T_3;
    .scope S_0000000000faa7a0;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001027220_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001027220_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001027220_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000000000faa7a0;
T_5 ;
    %delay 1000, 0;
    %vpi_call 2 114 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000000faa7a0;
T_6 ;
    %vpi_call 2 118 "$dumpfile", "div.top" {0 0 0};
    %vpi_call 2 119 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000faa7a0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "A11Q2_top.v";
    "./A11Q2_div.v";
