// Seed: 1804645985
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
  assign id_7[1] = 1'b0 - id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_11;
  assign id_11[1] = id_5;
  assign id_7 = 1;
  assign id_8 = id_2;
  always @(id_10 or posedge id_11) id_5 = 1'h0;
  module_0(
      id_4, id_3, id_7, id_9, id_7, id_6, id_11, id_8, id_4
  );
endmodule
