ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"Bsp_Flash.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.BspFlash_DeInit,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	BspFlash_DeInit:
  26              	.LFB134:
  27              		.file 1 "HW_Lib/AT32F435/bsp/Bsp_Flash.c"
   1:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** #include "Bsp_Flash.h"
   2:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** #include "at32f435_437_flash.h"
   3:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
   4:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** /* internal vriable */
   5:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** uint8_t BspFlash_Cache_tmp[FLASH_SECTION_SIZE] = {0};
   6:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** uint8_t BspFlash_Rx_Cache_tmp[FLASH_SECTION_SIZE] = {0};
   7:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
   8:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** /* internal function */
   9:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static uint32_t BspFlash_Get_Section_Addr(uint32_t addr);
  10:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static uint32_t BspFlash_Get_Section_Size(uint8_t sector_id);
  11:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_NoneCheck_Write(uint32_t addr, uint8_t *p_data, uint32_t len);
  12:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  13:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** /* external function */
  14:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Init(void);
  15:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_DeInit(void);
  16:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Erase(uint32_t addr, uint32_t len);
  17:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Read(uint32_t addr, uint8_t *p_data, uint32_t len);
  18:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Write(uint32_t addr, uint8_t *p_data, uint32_t len);
  19:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  20:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** BspFlash_TypeDef BspFlash = {
  21:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     .de_init = BspFlash_DeInit,
  22:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     .init = BspFlash_Init,
  23:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     .erase = BspFlash_Erase,
  24:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     .read = BspFlash_Read,
  25:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     .write = BspFlash_Write,
  26:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** };
  27:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  28:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Init(void)
  29:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
  30:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     memset(BspFlash_Cache_tmp, 0, FLASH_SECTION_SIZE);
  31:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return true;
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 2


  32:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
  33:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  34:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_DeInit(void)
  35:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
  28              		.loc 1 35 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  36:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return true;
  33              		.loc 1 36 5 view .LVU1
  37:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
  34              		.loc 1 37 1 is_stmt 0 view .LVU2
  35 0000 0120     		movs	r0, #1
  36 0002 7047     		bx	lr
  37              		.cfi_endproc
  38              	.LFE134:
  40              		.section	.text.BspFlash_Read,"ax",%progbits
  41              		.align	1
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  46              	BspFlash_Read:
  47              	.LVL0:
  48              	.LFB136:
  38:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  39:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Erase(uint32_t addr, uint32_t len)
  40:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
  41:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status;
  42:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t start_sec = 0;
  43:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t end_sec = 0;
  44:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint8_t erase_cnt = 1;
  45:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint16_t write_offset = 0;
  46:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint16_t write_len = 0;
  47:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  48:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     if ((addr >= FLASH_BASE) && ((addr + len) < FLASH_BLOCK_END_ADDR))
  49:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
  50:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         start_sec = BspFlash_Get_Section_Addr(addr);
  51:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
  52:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         erase_cnt += (end_sec - start_sec) / FLASH_SECTION_SIZE;
  53:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
  54:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             erase_cnt += 1;
  55:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         write_offset = addr - start_sec;
  56:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  57:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if (write_offset)
  58:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
  59:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_len = FLASH_SECTION_SIZE - write_offset;
  60:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if (!BspFlash_Read(end_sec, BspFlash_Cache_tmp, FLASH_SECTION_SIZE))
  61:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
  62:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
  63:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  64:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         flash_unlock();
  65:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         for (uint8_t i = 0; i < erase_cnt; i++)
  67:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
  68:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             /* wait for operation to be completed */
  69:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             status = flash_operation_wait_for(ERASE_TIMEOUT);
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 3


  70:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
  71:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if ((status == FLASH_PROGRAM_ERROR) || (status == FLASH_EPP_ERROR))
  72:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
  73:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_flag_clear(FLASH_PRGMERR_FLAG | FLASH_EPPERR_FLAG);
  74:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
  75:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             else if (status == FLASH_OPERATE_TIMEOUT)
  76:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
  77:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_lock();
  78:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
  79:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
  80:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  81:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             /* erase section first */
  82:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             status = flash_sector_erase(start_sec);
  83:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(status != FLASH_OPERATE_DONE)
  84:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
  85:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_lock();
  86:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
  87:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
  88:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  89:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             start_sec = BspFlash_Get_Section_Addr(start_sec + FLASH_SECTION_SIZE);
  90:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
  91:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
  92:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if (write_offset)
  93:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
  94:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if (!BspFlash_Write(end_sec + write_offset, BspFlash_Cache_tmp + write_offset, write_le
  95:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
  96:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_lock();
  97:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
  98:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
  99:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 100:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 101:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         flash_lock();
 102:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return true;
 103:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 104:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 105:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return false;
 106:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 107:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 108:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Read(uint32_t addr, uint8_t *p_data, uint32_t len)
 109:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
  49              		.loc 1 109 1 is_stmt 1 view -0
  50              		.cfi_startproc
  51              		@ args = 0, pretend = 0, frame = 0
  52              		@ frame_needed = 0, uses_anonymous_args = 0
  53              		@ link register save eliminated.
 110:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     if ((addr >= FLASH_BASE) && ((addr + len) <= FLASH_BLOCK_END_ADDR) && p_data && len)
  54              		.loc 1 110 5 view .LVU4
  55              		.loc 1 110 8 is_stmt 0 view .LVU5
  56 0000 B0F1006F 		cmp	r0, #134217728
  57 0004 15D3     		bcc	.L6
  58              		.loc 1 110 40 discriminator 1 view .LVU6
  59 0006 00EB020C 		add	ip, r0, r2
  60              		.loc 1 110 30 discriminator 1 view .LVU7
  61 000a 0D4B     		ldr	r3, .L10
  62 000c 9C45     		cmp	ip, r3
  63 000e 12D8     		bhi	.L7
  64              		.loc 1 110 72 discriminator 2 view .LVU8
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 4


  65 0010 99B1     		cbz	r1, .L8
  66              		.loc 1 110 82 discriminator 3 view .LVU9
  67 0012 62B9     		cbnz	r2, .L9
 111:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 112:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         for (uint32_t i = 0; i < len; i++)
 113:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 114:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             p_data[i] = ((__IO uint8_t *)addr)[i];
 115:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             __DSB();
 116:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 117:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 118:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return true;
 119:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 120:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 121:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return false;
  68              		.loc 1 121 12 view .LVU10
  69 0014 0020     		movs	r0, #0
  70              	.LVL1:
  71              		.loc 1 121 12 view .LVU11
  72 0016 7047     		bx	lr
  73              	.LVL2:
  74              	.L5:
  75              	.LBB5:
 114:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             __DSB();
  76              		.loc 1 114 13 is_stmt 1 discriminator 3 view .LVU12
 114:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             __DSB();
  77              		.loc 1 114 47 is_stmt 0 discriminator 3 view .LVU13
  78 0018 13F800C0 		ldrb	ip, [r3, r0]	@ zero_extendqisi2
 114:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             __DSB();
  79              		.loc 1 114 23 discriminator 3 view .LVU14
  80 001c 01F803C0 		strb	ip, [r1, r3]
 115:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
  81              		.loc 1 115 13 is_stmt 1 discriminator 3 view .LVU15
  82              	.LBB6:
  83              	.LBI6:
  84              		.file 2 "HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h"
   1:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /******************************************************************************
   2:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * @version  V5.3.0
   5:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * @date     26. March 2020
   6:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  ******************************************************************************/
   7:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /*
   8:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  10:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  12:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  16:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  *
  18:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 5


  23:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
  24:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
  25:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
  28:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
  34:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __has_builtin
  36:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  38:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
  39:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ASM
  41:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  43:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __INLINE
  44:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __INLINE                               inline
  45:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  46:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  49:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  52:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  55:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __USED
  56:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  58:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __WEAK
  59:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  61:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED
  62:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  64:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  67:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  70:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  78:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 6


  80:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  86:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
  94:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 102:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 110:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 113:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 116:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 119:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 120:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 122:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 124:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 125:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            in the used linker script.
 129:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 130:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 131:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 133:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 135:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 136:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t const* src;
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 7


 137:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 138:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 139:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   } __copy_table_t;
 140:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 141:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   typedef struct {
 142:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t* dest;
 143:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     uint32_t  wlen;
 144:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   } __zero_table_t;
 145:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 146:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 151:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 155:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 156:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 157:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     }
 161:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   }
 162:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 163:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   _start();
 164:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 165:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 166:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 168:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 169:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 172:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 173:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 176:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 177:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 180:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 181:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 184:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 185:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 189:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 190:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 191:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 192:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 8


 194:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 196:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 198:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 200:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 201:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 202:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 203:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 207:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 209:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 211:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 212:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 213:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 214:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register
 215:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Control Register value
 217:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 218:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 220:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 221:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 222:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 224:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 225:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 226:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 227:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 229:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 233:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 235:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 236:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 237:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 239:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 240:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 241:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 242:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 243:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 244:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register
 245:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 248:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 250:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 9


 251:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 252:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 253:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 254:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 256:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 260:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 262:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 264:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 265:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 266:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 267:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 268:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               IPSR Register value
 271:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 272:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 274:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 275:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 276:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 278:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 279:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 280:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 281:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 282:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get APSR Register
 283:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               APSR Register value
 285:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 286:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 288:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 289:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 290:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 292:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 293:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 294:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 295:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 296:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               xPSR Register value
 299:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 300:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 302:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 303:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 304:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 306:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 307:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 10


 308:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 309:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 310:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 313:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 314:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 316:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 317:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 318:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 320:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 321:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 322:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 323:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 325:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSP Register value
 328:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 329:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 331:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 332:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 333:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 335:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 336:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 337:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 338:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 339:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 340:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 344:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 346:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 348:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 349:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 350:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 352:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 356:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 358:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 360:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 361:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 362:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 363:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 364:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 11


 365:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 367:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 368:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 370:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 371:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 372:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 374:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 375:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 376:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 377:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 379:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSP Register value
 382:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 383:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 385:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 386:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 387:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 389:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 390:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 391:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 392:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 393:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 394:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 398:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 400:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 402:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 403:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 404:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 406:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 410:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 412:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 414:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 415:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 416:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 417:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 419:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               SP Register value
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 12


 422:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 423:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 425:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 426:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 427:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 429:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 430:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 431:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 432:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 433:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 437:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 439:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 441:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 442:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 443:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 444:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 445:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 448:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 449:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 451:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 452:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 453:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 455:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 456:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 457:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 458:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 460:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Priority Mask value
 463:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 464:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 466:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 467:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 468:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 470:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 471:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 472:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 473:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 474:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 475:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 13


 479:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 481:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 483:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 484:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 485:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 487:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 491:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 493:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 495:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 496:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 497:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 498:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 502:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Enable FIQ
 503:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 506:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 508:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 510:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 511:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 512:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 513:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Disable FIQ
 514:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 517:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 519:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 521:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 522:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 523:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 524:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority
 525:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 527:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 528:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 530:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 531:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 532:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 534:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 535:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 14


 536:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 537:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 539:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Base Priority register value
 542:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 543:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 545:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 546:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 547:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 549:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 550:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 551:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 552:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 553:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 554:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority
 555:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 558:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 560:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 562:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 563:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 564:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 566:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 570:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 572:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 574:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 575:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 576:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 577:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 578:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 583:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 585:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 587:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 588:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 589:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 590:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 15


 593:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 594:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 596:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 597:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 598:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 600:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 601:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 602:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 603:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 605:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Fault Mask register value
 608:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 609:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 611:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 612:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 613:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 615:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 616:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 617:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 618:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 619:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 620:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 624:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 626:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 628:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 629:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 630:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 632:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 636:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 638:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 640:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 641:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 642:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 646:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 647:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 16


 650:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 651:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 655:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 656:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 659:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 661:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 665:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 666:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 667:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 669:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 670:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 671:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 672:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 674:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 678:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 681:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 683:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 686:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 687:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 688:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 690:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 691:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 692:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 693:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 694:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 695:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 696:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 700:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 701:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 704:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 706:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 17


 707:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 711:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 713:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 714:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 715:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 716:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 718:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 722:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 725:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 727:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 731:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 733:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 734:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 735:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 736:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 737:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 738:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 742:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 743:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 746:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 748:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 752:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 753:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 754:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 756:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 757:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 758:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 759:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 760:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 762:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 18


 764:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 766:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 769:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 771:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return 0U;
 774:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 775:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 776:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return result;
 778:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 779:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 780:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 781:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 782:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 783:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 784:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   mode.
 788:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 789:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 792:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 794:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 799:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 801:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 802:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 803:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 804:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 806:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 810:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 813:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 815:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 819:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 19


 821:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 822:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 823:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 824:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 827:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 828:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 829:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Get FPSCR
 830:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 833:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 835:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr)
 838:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 843:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   uint32_t result;
 844:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 845:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(result);
 847:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 848:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 849:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   return(0U);
 850:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 851:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 852:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 853:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 854:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 855:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Set FPSCR
 856:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 859:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 861:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 869:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 871:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 872:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   (void)fpscr;
 873:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 874:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 875:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 876:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 877:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 20


 878:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 879:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 880:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   Access to dedicated instructions
 883:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   @{
 884:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** */
 885:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 886:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #else
 894:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #endif
 898:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 899:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 900:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   No Operation
 901:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 903:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 905:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 906:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 909:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 911:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 912:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 913:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Wait For Event
 914:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 917:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 919:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 920:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 921:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Send Event
 922:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 924:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 926:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 927:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 928:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            after the instruction has been completed.
 932:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 933:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 21


 935:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** }
 937:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 938:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** 
 939:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** /**
 940:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****  */
 944:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
  85              		.loc 2 944 27 discriminator 3 view .LVU16
  86              	.LBB7:
 945:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h **** {
 946:HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  87              		.loc 2 946 3 discriminator 3 view .LVU17
  88              		.syntax unified
  89              	@ 946 "HW_Lib/AT32F435/cmsis/cm4/core_support/cmsis_gcc.h" 1
  90 0020 BFF34F8F 		dsb 0xF
  91              	@ 0 "" 2
  92              		.thumb
  93              		.syntax unified
  94              	.LBE7:
  95              	.LBE6:
 112:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
  96              		.loc 1 112 39 discriminator 3 view .LVU18
 112:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
  97              		.loc 1 112 40 is_stmt 0 discriminator 3 view .LVU19
  98 0024 0133     		adds	r3, r3, #1
  99              	.LVL3:
 100              	.L4:
 112:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 101              		.loc 1 112 30 is_stmt 1 discriminator 1 view .LVU20
 112:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 102              		.loc 1 112 9 is_stmt 0 discriminator 1 view .LVU21
 103 0026 9342     		cmp	r3, r2
 104 0028 F6D3     		bcc	.L5
 105              	.LBE5:
 118:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 106              		.loc 1 118 16 view .LVU22
 107 002a 0120     		movs	r0, #1
 108              	.LVL4:
 109              	.LBB8:
 118:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 110              		.loc 1 118 16 view .LVU23
 111 002c 7047     		bx	lr
 112              	.LVL5:
 113              	.L9:
 112:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 114              		.loc 1 112 23 view .LVU24
 115 002e 0023     		movs	r3, #0
 116 0030 F9E7     		b	.L4
 117              	.L6:
 118              	.LBE8:
 119              		.loc 1 121 12 view .LVU25
 120 0032 0020     		movs	r0, #0
 121              	.LVL6:
 122              		.loc 1 121 12 view .LVU26
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 22


 123 0034 7047     		bx	lr
 124              	.LVL7:
 125              	.L7:
 126              		.loc 1 121 12 view .LVU27
 127 0036 0020     		movs	r0, #0
 128              	.LVL8:
 129              		.loc 1 121 12 view .LVU28
 130 0038 7047     		bx	lr
 131              	.LVL9:
 132              	.L8:
 133              		.loc 1 121 12 view .LVU29
 134 003a 0020     		movs	r0, #0
 135              	.LVL10:
 122:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 136              		.loc 1 122 1 view .LVU30
 137 003c 7047     		bx	lr
 138              	.L11:
 139 003e 00BF     		.align	2
 140              	.L10:
 141 0040 00A00F08 		.word	135241728
 142              		.cfi_endproc
 143              	.LFE136:
 145              		.section	.text.BspFlash_Get_Section_Addr,"ax",%progbits
 146              		.align	1
 147              		.syntax unified
 148              		.thumb
 149              		.thumb_func
 151              	BspFlash_Get_Section_Addr:
 152              	.LVL11:
 153              	.LFB139:
 123:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 124:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_Write(uint32_t addr, uint8_t *p_data, uint32_t len)
 125:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
 126:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t start_sec = 0;
 127:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     volatile uint32_t end_sec = 0;
 128:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_cnt = 1;
 129:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_offset = 0;
 130:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_len = FLASH_SECTION_SIZE;
 131:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status = FLASH_OPERATE_DONE;
 132:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     if ((addr >= FLASH_BASE) && ((addr + len) <= FLASH_BLOCK_END_ADDR) && p_data && len)
 134:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 135:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         flash_unlock();
 136:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 137:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         start_sec = BspFlash_Get_Section_Addr(addr);
 138:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
 139:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 140:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         write_cnt += (end_sec - start_sec) / FLASH_SECTION_SIZE;
 141:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 142:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_cnt ++;
 143:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 144:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         /* read data from section first */
 145:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if (!BspFlash_Read(start_sec, BspFlash_Cache_tmp, FLASH_SECTION_SIZE))
 146:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             return false;
 147:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****  
 148:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if (addr - start_sec)
 149:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_offset = addr - start_sec;
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 23


 150:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 151:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         for(uint32_t i = 0; i < write_cnt; i++)
 152:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 153:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             memcpy(&BspFlash_Cache_tmp[write_offset], p_data, write_len);
 154:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 155:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             /* wait for operation to be completed */
 156:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             status = flash_operation_wait_for(ERASE_TIMEOUT);
 157:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 158:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if((status == FLASH_PROGRAM_ERROR) || (status == FLASH_EPP_ERROR))
 159:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 160:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_flag_clear(FLASH_PRGMERR_FLAG | FLASH_EPPERR_FLAG);
 161:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 162:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             else if(status == FLASH_OPERATE_TIMEOUT)
 163:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 164:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_lock();
 165:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 166:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 167:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 168:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             /* erase section first */
 169:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             status = flash_sector_erase(start_sec);
 170:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(status != FLASH_OPERATE_DONE)
 171:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 172:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_lock();
 173:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 174:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 175:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 176:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             /* write data */
 177:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if (!BspFlash_NoneCheck_Write(start_sec, BspFlash_Cache_tmp, write_len))
 178:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 179:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 flash_lock();
 180:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 181:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 182:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             else
 183:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 184:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 BspFlash_Read(start_sec, BspFlash_Rx_Cache_tmp, write_len);
 185:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 186:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 if (memcmp(BspFlash_Rx_Cache_tmp, BspFlash_Cache_tmp, write_len) != 0)
 187:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 {
 188:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                     flash_lock();
 189:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                     return false;
 190:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 }
 191:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 192:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 193:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if (len <= write_len)
 194:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 break;
 195:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 196:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             /* update section addr */
 197:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             start_sec = BspFlash_Get_Section_Addr(start_sec + write_len);
 198:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 199:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_offset = 0;
 200:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             len -= write_len;
 201:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             p_data += write_len;
 202:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 203:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(len <= FLASH_SECTION_SIZE)
 204:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 205:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 write_len = len;
 206:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 24


 207:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             else
 208:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 write_len = FLASH_SECTION_SIZE;
 209:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 210:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 211:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         flash_lock();
 212:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return true;
 213:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 214:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 215:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return false;
 216:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 217:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 218:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static bool BspFlash_NoneCheck_Write(uint32_t addr, uint8_t *p_data, uint32_t len)
 219:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
 220:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status = FLASH_OPERATE_BUSY;
 221:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     if ((addr >= FLASH_BASE) && ((addr + len) <= FLASH_BLOCK_END_ADDR) && p_data && len)
 223:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         for(uint32_t i = 0; i < len; i ++)
 225:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 226:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             status = flash_byte_program(addr, p_data[i]);
 227:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             while (status != FLASH_OPERATE_DONE)
 228:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 229:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 status = flash_operation_status_get();
 230:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 231:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 232:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             addr ++;
 233:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 234:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 235:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return true;
 236:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 237:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return false;
 239:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 240:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 241:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** static uint32_t BspFlash_Get_Section_Addr(uint32_t addr)
 242:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** {
 154              		.loc 1 242 1 is_stmt 1 view -0
 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 0
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158              		@ link register save eliminated.
 243:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     if ((addr < FLASH_BASE) || (addr > FLASH_BLOCK_END_ADDR))
 159              		.loc 1 243 5 view .LVU32
 160              		.loc 1 243 29 is_stmt 0 view .LVU33
 161 0000 00F17843 		add	r3, r0, #-134217728
 162              		.loc 1 243 8 view .LVU34
 163 0004 B3F57A2F 		cmp	r3, #1024000
 164 0008 04D8     		bhi	.L14
 244:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return 0;
 245:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 246:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return (addr / FLASH_SECTION_SIZE) * FLASH_SECTION_SIZE;
 165              		.loc 1 246 5 is_stmt 1 view .LVU35
 166              		.loc 1 246 40 is_stmt 0 view .LVU36
 167 000a 20F4FF60 		bic	r0, r0, #2040
 168              	.LVL12:
 169              		.loc 1 246 40 view .LVU37
 170 000e 20F00700 		bic	r0, r0, #7
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 25


 171 0012 7047     		bx	lr
 172              	.LVL13:
 173              	.L14:
 244:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return 0;
 174              		.loc 1 244 16 view .LVU38
 175 0014 0020     		movs	r0, #0
 176              	.LVL14:
 247:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 177              		.loc 1 247 1 view .LVU39
 178 0016 7047     		bx	lr
 179              		.cfi_endproc
 180              	.LFE139:
 182              		.section	.text.BspFlash_NoneCheck_Write,"ax",%progbits
 183              		.align	1
 184              		.syntax unified
 185              		.thumb
 186              		.thumb_func
 188              	BspFlash_NoneCheck_Write:
 189              	.LVL15:
 190              	.LFB138:
 219:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status = FLASH_OPERATE_BUSY;
 191              		.loc 1 219 1 is_stmt 1 view -0
 192              		.cfi_startproc
 193              		@ args = 0, pretend = 0, frame = 0
 194              		@ frame_needed = 0, uses_anonymous_args = 0
 220:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 195              		.loc 1 220 5 view .LVU41
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 196              		.loc 1 222 5 view .LVU42
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 197              		.loc 1 222 8 is_stmt 0 view .LVU43
 198 0000 B0F1006F 		cmp	r0, #134217728
 199 0004 1CD3     		bcc	.L21
 219:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status = FLASH_OPERATE_BUSY;
 200              		.loc 1 219 1 discriminator 1 view .LVU44
 201 0006 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 202              	.LCFI0:
 203              		.cfi_def_cfa_offset 24
 204              		.cfi_offset 3, -24
 205              		.cfi_offset 4, -20
 206              		.cfi_offset 5, -16
 207              		.cfi_offset 6, -12
 208              		.cfi_offset 7, -8
 209              		.cfi_offset 14, -4
 210 0008 0446     		mov	r4, r0
 211 000a 0F46     		mov	r7, r1
 212 000c 1546     		mov	r5, r2
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 213              		.loc 1 222 40 discriminator 1 view .LVU45
 214 000e 8218     		adds	r2, r0, r2
 215              	.LVL16:
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 216              		.loc 1 222 30 discriminator 1 view .LVU46
 217 0010 0E4B     		ldr	r3, .L30
 218 0012 9A42     		cmp	r2, r3
 219 0014 16D8     		bhi	.L22
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 26


 220              		.loc 1 222 72 discriminator 2 view .LVU47
 221 0016 B9B1     		cbz	r1, .L23
 222:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 222              		.loc 1 222 82 discriminator 3 view .LVU48
 223 0018 75B9     		cbnz	r5, .L24
 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 224              		.loc 1 238 12 view .LVU49
 225 001a 0020     		movs	r0, #0
 226              	.LVL17:
 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 227              		.loc 1 238 12 view .LVU50
 228 001c 13E0     		b	.L16
 229              	.LVL18:
 230              	.L19:
 231              	.LBB9:
 229:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 232              		.loc 1 229 17 is_stmt 1 view .LVU51
 229:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 233              		.loc 1 229 26 is_stmt 0 view .LVU52
 234 001e FFF7FEFF 		bl	flash_operation_status_get
 235              	.LVL19:
 236              	.L18:
 227:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 237              		.loc 1 227 19 is_stmt 1 view .LVU53
 238 0022 0328     		cmp	r0, #3
 239 0024 FBD1     		bne	.L19
 232:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 240              		.loc 1 232 13 discriminator 2 view .LVU54
 232:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 241              		.loc 1 232 18 is_stmt 0 discriminator 2 view .LVU55
 242 0026 0134     		adds	r4, r4, #1
 243              	.LVL20:
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 244              		.loc 1 224 38 is_stmt 1 discriminator 2 view .LVU56
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 245              		.loc 1 224 40 is_stmt 0 discriminator 2 view .LVU57
 246 0028 0136     		adds	r6, r6, #1
 247              	.LVL21:
 248              	.L17:
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 249              		.loc 1 224 29 is_stmt 1 discriminator 1 view .LVU58
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 250              		.loc 1 224 9 is_stmt 0 discriminator 1 view .LVU59
 251 002a AE42     		cmp	r6, r5
 252 002c 06D2     		bcs	.L29
 226:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             while (status != FLASH_OPERATE_DONE)
 253              		.loc 1 226 13 is_stmt 1 view .LVU60
 226:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             while (status != FLASH_OPERATE_DONE)
 254              		.loc 1 226 22 is_stmt 0 view .LVU61
 255 002e B95D     		ldrb	r1, [r7, r6]	@ zero_extendqisi2
 256 0030 2046     		mov	r0, r4
 257 0032 FFF7FEFF 		bl	flash_byte_program
 258              	.LVL22:
 227:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 259              		.loc 1 227 13 is_stmt 1 view .LVU62
 227:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 260              		.loc 1 227 19 is_stmt 0 view .LVU63
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 27


 261 0036 F4E7     		b	.L18
 262              	.LVL23:
 263              	.L24:
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 264              		.loc 1 224 22 view .LVU64
 265 0038 0026     		movs	r6, #0
 266 003a F6E7     		b	.L17
 267              	.LVL24:
 268              	.L29:
 224:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 269              		.loc 1 224 22 view .LVU65
 270              	.LBE9:
 235:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 271              		.loc 1 235 16 view .LVU66
 272 003c 0120     		movs	r0, #1
 273              	.LBB10:
 274 003e 02E0     		b	.L16
 275              	.LVL25:
 276              	.L21:
 277              	.LCFI1:
 278              		.cfi_def_cfa_offset 0
 279              		.cfi_restore 3
 280              		.cfi_restore 4
 281              		.cfi_restore 5
 282              		.cfi_restore 6
 283              		.cfi_restore 7
 284              		.cfi_restore 14
 235:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 285              		.loc 1 235 16 view .LVU67
 286              	.LBE10:
 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 287              		.loc 1 238 12 view .LVU68
 288 0040 0020     		movs	r0, #0
 289              	.LVL26:
 239:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 290              		.loc 1 239 1 view .LVU69
 291 0042 7047     		bx	lr
 292              	.LVL27:
 293              	.L22:
 294              	.LCFI2:
 295              		.cfi_def_cfa_offset 24
 296              		.cfi_offset 3, -24
 297              		.cfi_offset 4, -20
 298              		.cfi_offset 5, -16
 299              		.cfi_offset 6, -12
 300              		.cfi_offset 7, -8
 301              		.cfi_offset 14, -4
 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 302              		.loc 1 238 12 view .LVU70
 303 0044 0020     		movs	r0, #0
 304              	.LVL28:
 305              	.L16:
 239:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 306              		.loc 1 239 1 view .LVU71
 307 0046 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 308              	.LVL29:
 309              	.L23:
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 28


 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 310              		.loc 1 238 12 view .LVU72
 311 0048 0020     		movs	r0, #0
 312              	.LVL30:
 238:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 313              		.loc 1 238 12 view .LVU73
 314 004a FCE7     		b	.L16
 315              	.L31:
 316              		.align	2
 317              	.L30:
 318 004c 00A00F08 		.word	135241728
 319              		.cfi_endproc
 320              	.LFE138:
 322              		.section	.text.BspFlash_Write,"ax",%progbits
 323              		.align	1
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	BspFlash_Write:
 329              	.LVL31:
 330              	.LFB137:
 125:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t start_sec = 0;
 331              		.loc 1 125 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 8
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 125:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t start_sec = 0;
 335              		.loc 1 125 1 is_stmt 0 view .LVU75
 336 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 337              	.LCFI3:
 338              		.cfi_def_cfa_offset 36
 339              		.cfi_offset 4, -36
 340              		.cfi_offset 5, -32
 341              		.cfi_offset 6, -28
 342              		.cfi_offset 7, -24
 343              		.cfi_offset 8, -20
 344              		.cfi_offset 9, -16
 345              		.cfi_offset 10, -12
 346              		.cfi_offset 11, -8
 347              		.cfi_offset 14, -4
 348 0004 83B0     		sub	sp, sp, #12
 349              	.LCFI4:
 350              		.cfi_def_cfa_offset 48
 126:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     volatile uint32_t end_sec = 0;
 351              		.loc 1 126 5 is_stmt 1 view .LVU76
 352              	.LVL32:
 127:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_cnt = 1;
 353              		.loc 1 127 5 view .LVU77
 127:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_cnt = 1;
 354              		.loc 1 127 23 is_stmt 0 view .LVU78
 355 0006 0023     		movs	r3, #0
 356 0008 0193     		str	r3, [sp, #4]
 128:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_offset = 0;
 357              		.loc 1 128 5 is_stmt 1 view .LVU79
 358              	.LVL33:
 129:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_len = FLASH_SECTION_SIZE;
 359              		.loc 1 129 5 view .LVU80
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 29


 130:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status = FLASH_OPERATE_DONE;
 360              		.loc 1 130 5 view .LVU81
 131:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 361              		.loc 1 131 5 view .LVU82
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 362              		.loc 1 133 5 view .LVU83
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 363              		.loc 1 133 8 is_stmt 0 view .LVU84
 364 000a B0F1006F 		cmp	r0, #134217728
 365 000e C0F09480 		bcc	.L45
 366 0012 0446     		mov	r4, r0
 367 0014 0E46     		mov	r6, r1
 368 0016 1546     		mov	r5, r2
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 369              		.loc 1 133 40 discriminator 1 view .LVU85
 370 0018 8718     		adds	r7, r0, r2
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 371              		.loc 1 133 30 discriminator 1 view .LVU86
 372 001a 4E4B     		ldr	r3, .L58
 373 001c 9F42     		cmp	r7, r3
 374 001e 00F29280 		bhi	.L46
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 375              		.loc 1 133 72 discriminator 2 view .LVU87
 376 0022 0029     		cmp	r1, #0
 377 0024 00F09280 		beq	.L47
 133:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 378              		.loc 1 133 82 discriminator 3 view .LVU88
 379 0028 12B9     		cbnz	r2, .L52
 215:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 380              		.loc 1 215 12 view .LVU89
 381 002a 4FF00009 		mov	r9, #0
 382 002e 86E0     		b	.L33
 383              	.L52:
 135:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 384              		.loc 1 135 9 is_stmt 1 view .LVU90
 385 0030 FFF7FEFF 		bl	flash_unlock
 386              	.LVL34:
 137:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
 387              		.loc 1 137 9 view .LVU91
 137:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
 388              		.loc 1 137 21 is_stmt 0 view .LVU92
 389 0034 2046     		mov	r0, r4
 390 0036 FFF7FEFF 		bl	BspFlash_Get_Section_Addr
 391              	.LVL35:
 392 003a 8046     		mov	r8, r0
 393              	.LVL36:
 138:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 394              		.loc 1 138 9 is_stmt 1 view .LVU93
 138:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 395              		.loc 1 138 19 is_stmt 0 view .LVU94
 396 003c 3846     		mov	r0, r7
 397              	.LVL37:
 138:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 398              		.loc 1 138 19 view .LVU95
 399 003e FFF7FEFF 		bl	BspFlash_Get_Section_Addr
 400              	.LVL38:
 138:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 30


 401              		.loc 1 138 17 view .LVU96
 402 0042 0190     		str	r0, [sp, #4]
 140:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 403              		.loc 1 140 9 is_stmt 1 view .LVU97
 140:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 404              		.loc 1 140 31 is_stmt 0 view .LVU98
 405 0044 019B     		ldr	r3, [sp, #4]
 406 0046 A3EB0803 		sub	r3, r3, r8
 140:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 407              		.loc 1 140 44 view .LVU99
 408 004a DB0A     		lsrs	r3, r3, #11
 140:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 409              		.loc 1 140 19 view .LVU100
 410 004c 03F1010A 		add	r10, r3, #1
 411              	.LVL39:
 141:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_cnt ++;
 412              		.loc 1 141 9 is_stmt 1 view .LVU101
 141:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_cnt ++;
 413              		.loc 1 141 22 is_stmt 0 view .LVU102
 414 0050 019A     		ldr	r2, [sp, #4]
 415 0052 A2EB0802 		sub	r2, r2, r8
 141:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_cnt ++;
 416              		.loc 1 141 35 view .LVU103
 417 0056 C2F30A02 		ubfx	r2, r2, #0, #11
 141:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_cnt ++;
 418              		.loc 1 141 12 view .LVU104
 419 005a 0AB1     		cbz	r2, .L34
 142:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 420              		.loc 1 142 13 is_stmt 1 view .LVU105
 142:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 421              		.loc 1 142 23 is_stmt 0 view .LVU106
 422 005c 03F1020A 		add	r10, r3, #2
 423              	.LVL40:
 424              	.L34:
 145:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             return false;
 425              		.loc 1 145 9 is_stmt 1 view .LVU107
 145:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             return false;
 426              		.loc 1 145 14 is_stmt 0 view .LVU108
 427 0060 4FF40062 		mov	r2, #2048
 428 0064 3C49     		ldr	r1, .L58+4
 429 0066 4046     		mov	r0, r8
 430 0068 FFF7FEFF 		bl	BspFlash_Read
 431              	.LVL41:
 145:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             return false;
 432              		.loc 1 145 12 view .LVU109
 433 006c 8146     		mov	r9, r0
 434 006e 0028     		cmp	r0, #0
 435 0070 65D0     		beq	.L33
 148:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_offset = addr - start_sec;
 436              		.loc 1 148 9 is_stmt 1 view .LVU110
 148:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             write_offset = addr - start_sec;
 437              		.loc 1 148 12 is_stmt 0 view .LVU111
 438 0072 4445     		cmp	r4, r8
 439 0074 5CD0     		beq	.L49
 149:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 440              		.loc 1 149 13 is_stmt 1 view .LVU112
 149:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 31


 441              		.loc 1 149 26 is_stmt 0 view .LVU113
 442 0076 A4EB0804 		sub	r4, r4, r8
 443              	.LVL42:
 444              	.L35:
 129:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_len = FLASH_SECTION_SIZE;
 445              		.loc 1 129 14 discriminator 1 view .LVU114
 446 007a 4FF0000B 		mov	fp, #0
 447 007e 4FF40067 		mov	r7, #2048
 448 0082 1BE0     		b	.L43
 449              	.LVL43:
 450              	.L53:
 451              	.LBB11:
 160:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 452              		.loc 1 160 17 is_stmt 1 view .LVU115
 453 0084 1420     		movs	r0, #20
 454              	.LVL44:
 160:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 455              		.loc 1 160 17 is_stmt 0 view .LVU116
 456 0086 FFF7FEFF 		bl	flash_flag_clear
 457              	.LVL45:
 458 008a 29E0     		b	.L37
 459              	.LVL46:
 460              	.L54:
 164:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 461              		.loc 1 164 17 is_stmt 1 view .LVU117
 462 008c FFF7FEFF 		bl	flash_lock
 463              	.LVL47:
 165:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 464              		.loc 1 165 17 view .LVU118
 165:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 465              		.loc 1 165 24 is_stmt 0 view .LVU119
 466 0090 4FF00009 		mov	r9, #0
 467 0094 53E0     		b	.L33
 468              	.LVL48:
 469              	.L55:
 172:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 470              		.loc 1 172 17 is_stmt 1 view .LVU120
 471 0096 FFF7FEFF 		bl	flash_lock
 472              	.LVL49:
 173:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 473              		.loc 1 173 17 view .LVU121
 173:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 474              		.loc 1 173 24 is_stmt 0 view .LVU122
 475 009a 4FF00009 		mov	r9, #0
 476 009e 4EE0     		b	.L33
 477              	.LVL50:
 478              	.L56:
 179:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 479              		.loc 1 179 17 is_stmt 1 view .LVU123
 480 00a0 FFF7FEFF 		bl	flash_lock
 481              	.LVL51:
 180:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 482              		.loc 1 180 17 view .LVU124
 180:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 483              		.loc 1 180 24 is_stmt 0 view .LVU125
 484 00a4 A146     		mov	r9, r4
 485 00a6 4AE0     		b	.L33
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 32


 486              	.L57:
 188:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                     return false;
 487              		.loc 1 188 21 is_stmt 1 view .LVU126
 488 00a8 FFF7FEFF 		bl	flash_lock
 489              	.LVL52:
 189:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 }
 490              		.loc 1 189 21 view .LVU127
 189:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 }
 491              		.loc 1 189 28 is_stmt 0 view .LVU128
 492 00ac 4FF00009 		mov	r9, #0
 493 00b0 45E0     		b	.L33
 494              	.LVL53:
 495              	.L50:
 208:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 496              		.loc 1 208 27 view .LVU129
 497 00b2 4FF40067 		mov	r7, #2048
 498              	.LVL54:
 499              	.L42:
 151:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 500              		.loc 1 151 44 is_stmt 1 discriminator 2 view .LVU130
 151:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 501              		.loc 1 151 45 is_stmt 0 discriminator 2 view .LVU131
 502 00b6 0BF1010B 		add	fp, fp, #1
 503              	.LVL55:
 199:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             len -= write_len;
 504              		.loc 1 199 26 discriminator 2 view .LVU132
 505 00ba 0024     		movs	r4, #0
 506              	.LVL56:
 507              	.L43:
 151:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 508              		.loc 1 151 29 is_stmt 1 discriminator 1 view .LVU133
 151:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 509              		.loc 1 151 9 is_stmt 0 discriminator 1 view .LVU134
 510 00bc DA45     		cmp	r10, fp
 511 00be 39D9     		bls	.L41
 153:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 512              		.loc 1 153 13 is_stmt 1 view .LVU135
 513 00c0 3A46     		mov	r2, r7
 514 00c2 3146     		mov	r1, r6
 515 00c4 2448     		ldr	r0, .L58+4
 516 00c6 2044     		add	r0, r0, r4
 517 00c8 FFF7FEFF 		bl	memcpy
 518              	.LVL57:
 156:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 519              		.loc 1 156 13 view .LVU136
 156:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 520              		.loc 1 156 22 is_stmt 0 view .LVU137
 521 00cc 4FF00040 		mov	r0, #-2147483648
 522 00d0 FFF7FEFF 		bl	flash_operation_wait_for
 523              	.LVL58:
 158:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 524              		.loc 1 158 13 is_stmt 1 view .LVU138
 158:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 525              		.loc 1 158 48 is_stmt 0 view .LVU139
 526 00d4 431E     		subs	r3, r0, #1
 527 00d6 DBB2     		uxtb	r3, r3
 158:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 33


 528              		.loc 1 158 15 view .LVU140
 529 00d8 012B     		cmp	r3, #1
 530 00da D3D9     		bls	.L53
 162:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 531              		.loc 1 162 18 is_stmt 1 view .LVU141
 162:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 532              		.loc 1 162 20 is_stmt 0 view .LVU142
 533 00dc 0428     		cmp	r0, #4
 534 00de D5D0     		beq	.L54
 535              	.LVL59:
 536              	.L37:
 169:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(status != FLASH_OPERATE_DONE)
 537              		.loc 1 169 13 is_stmt 1 view .LVU143
 169:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(status != FLASH_OPERATE_DONE)
 538              		.loc 1 169 22 is_stmt 0 view .LVU144
 539 00e0 4046     		mov	r0, r8
 540 00e2 FFF7FEFF 		bl	flash_sector_erase
 541              	.LVL60:
 170:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 542              		.loc 1 170 13 is_stmt 1 view .LVU145
 170:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 543              		.loc 1 170 15 is_stmt 0 view .LVU146
 544 00e6 0328     		cmp	r0, #3
 545 00e8 D5D1     		bne	.L55
 177:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 546              		.loc 1 177 13 is_stmt 1 view .LVU147
 177:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 547              		.loc 1 177 18 is_stmt 0 view .LVU148
 548 00ea 3A46     		mov	r2, r7
 549 00ec 1A49     		ldr	r1, .L58+4
 550 00ee 4046     		mov	r0, r8
 551              	.LVL61:
 177:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 552              		.loc 1 177 18 view .LVU149
 553 00f0 FFF7FEFF 		bl	BspFlash_NoneCheck_Write
 554              	.LVL62:
 177:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 555              		.loc 1 177 16 view .LVU150
 556 00f4 0446     		mov	r4, r0
 557              	.LVL63:
 177:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 558              		.loc 1 177 16 view .LVU151
 559 00f6 0028     		cmp	r0, #0
 560 00f8 D2D0     		beq	.L56
 184:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 561              		.loc 1 184 17 is_stmt 1 view .LVU152
 562 00fa 184C     		ldr	r4, .L58+8
 563 00fc 3A46     		mov	r2, r7
 564 00fe 2146     		mov	r1, r4
 565 0100 4046     		mov	r0, r8
 566 0102 FFF7FEFF 		bl	BspFlash_Read
 567              	.LVL64:
 186:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 {
 568              		.loc 1 186 17 view .LVU153
 186:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 {
 569              		.loc 1 186 21 is_stmt 0 view .LVU154
 570 0106 3A46     		mov	r2, r7
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 34


 571 0108 1349     		ldr	r1, .L58+4
 572 010a 2046     		mov	r0, r4
 573 010c FFF7FEFF 		bl	memcmp
 574              	.LVL65:
 186:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 {
 575              		.loc 1 186 20 view .LVU155
 576 0110 0028     		cmp	r0, #0
 577 0112 C9D1     		bne	.L57
 193:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 break;
 578              		.loc 1 193 13 is_stmt 1 view .LVU156
 193:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 break;
 579              		.loc 1 193 16 is_stmt 0 view .LVU157
 580 0114 BD42     		cmp	r5, r7
 581 0116 0DD9     		bls	.L41
 197:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 582              		.loc 1 197 13 is_stmt 1 view .LVU158
 197:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 583              		.loc 1 197 25 is_stmt 0 view .LVU159
 584 0118 08EB0700 		add	r0, r8, r7
 585 011c FFF7FEFF 		bl	BspFlash_Get_Section_Addr
 586              	.LVL66:
 587 0120 8046     		mov	r8, r0
 588              	.LVL67:
 199:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             len -= write_len;
 589              		.loc 1 199 13 is_stmt 1 view .LVU160
 200:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             p_data += write_len;
 590              		.loc 1 200 13 view .LVU161
 200:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             p_data += write_len;
 591              		.loc 1 200 17 is_stmt 0 view .LVU162
 592 0122 ED1B     		subs	r5, r5, r7
 593              	.LVL68:
 201:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 594              		.loc 1 201 13 is_stmt 1 view .LVU163
 201:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 595              		.loc 1 201 20 is_stmt 0 view .LVU164
 596 0124 3E44     		add	r6, r6, r7
 597              	.LVL69:
 203:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 598              		.loc 1 203 13 is_stmt 1 view .LVU165
 203:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 599              		.loc 1 203 15 is_stmt 0 view .LVU166
 600 0126 B5F5006F 		cmp	r5, #2048
 601 012a C2D8     		bhi	.L50
 205:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 602              		.loc 1 205 27 view .LVU167
 603 012c 2F46     		mov	r7, r5
 604              	.LVL70:
 205:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 605              		.loc 1 205 27 view .LVU168
 606 012e C2E7     		b	.L42
 607              	.LVL71:
 608              	.L49:
 205:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 609              		.loc 1 205 27 view .LVU169
 610              	.LBE11:
 129:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_len = FLASH_SECTION_SIZE;
 611              		.loc 1 129 14 view .LVU170
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 35


 612 0130 0024     		movs	r4, #0
 613              	.LVL72:
 129:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t write_len = FLASH_SECTION_SIZE;
 614              		.loc 1 129 14 view .LVU171
 615 0132 A2E7     		b	.L35
 616              	.LVL73:
 617              	.L41:
 211:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return true;
 618              		.loc 1 211 9 is_stmt 1 view .LVU172
 619 0134 FFF7FEFF 		bl	flash_lock
 620              	.LVL74:
 212:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 621              		.loc 1 212 9 view .LVU173
 212:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 622              		.loc 1 212 16 is_stmt 0 view .LVU174
 623 0138 01E0     		b	.L33
 624              	.LVL75:
 625              	.L45:
 215:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 626              		.loc 1 215 12 view .LVU175
 627 013a 4FF00009 		mov	r9, #0
 628              	.LVL76:
 629              	.L33:
 216:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 630              		.loc 1 216 1 view .LVU176
 631 013e 4846     		mov	r0, r9
 632 0140 03B0     		add	sp, sp, #12
 633              	.LCFI5:
 634              		.cfi_remember_state
 635              		.cfi_def_cfa_offset 36
 636              		@ sp needed
 637 0142 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 638              	.LVL77:
 639              	.L46:
 640              	.LCFI6:
 641              		.cfi_restore_state
 215:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 642              		.loc 1 215 12 view .LVU177
 643 0146 4FF00009 		mov	r9, #0
 644 014a F8E7     		b	.L33
 645              	.L47:
 646 014c 4FF00009 		mov	r9, #0
 647 0150 F5E7     		b	.L33
 648              	.L59:
 649 0152 00BF     		.align	2
 650              	.L58:
 651 0154 00A00F08 		.word	135241728
 652 0158 00000000 		.word	.LANCHOR0
 653 015c 00000000 		.word	.LANCHOR1
 654              		.cfi_endproc
 655              	.LFE137:
 657              		.section	.text.BspFlash_Erase,"ax",%progbits
 658              		.align	1
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 663              	BspFlash_Erase:
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 36


 664              	.LVL78:
 665              	.LFB135:
  40:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status;
 666              		.loc 1 40 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
  40:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     flash_status_type status;
 670              		.loc 1 40 1 is_stmt 0 view .LVU179
 671 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 672              	.LCFI7:
 673              		.cfi_def_cfa_offset 32
 674              		.cfi_offset 3, -32
 675              		.cfi_offset 4, -28
 676              		.cfi_offset 5, -24
 677              		.cfi_offset 6, -20
 678              		.cfi_offset 7, -16
 679              		.cfi_offset 8, -12
 680              		.cfi_offset 9, -8
 681              		.cfi_offset 14, -4
  41:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t start_sec = 0;
 682              		.loc 1 41 5 is_stmt 1 view .LVU180
  42:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint32_t end_sec = 0;
 683              		.loc 1 42 5 view .LVU181
 684              	.LVL79:
  43:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint8_t erase_cnt = 1;
 685              		.loc 1 43 5 view .LVU182
  44:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint16_t write_offset = 0;
 686              		.loc 1 44 5 view .LVU183
  45:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     uint16_t write_len = 0;
 687              		.loc 1 45 5 view .LVU184
  46:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 688              		.loc 1 46 5 view .LVU185
  48:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 689              		.loc 1 48 5 view .LVU186
  48:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 690              		.loc 1 48 8 is_stmt 0 view .LVU187
 691 0004 B0F1006F 		cmp	r0, #134217728
 692 0008 66D3     		bcc	.L70
 693 000a 0546     		mov	r5, r0
  48:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 694              		.loc 1 48 40 discriminator 1 view .LVU188
 695 000c 4618     		adds	r6, r0, r1
  48:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     {
 696              		.loc 1 48 30 discriminator 1 view .LVU189
 697 000e 354B     		ldr	r3, .L78
 698 0010 9E42     		cmp	r6, r3
 699 0012 65D2     		bcs	.L71
  50:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
 700              		.loc 1 50 9 is_stmt 1 view .LVU190
  50:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
 701              		.loc 1 50 21 is_stmt 0 view .LVU191
 702 0014 FFF7FEFF 		bl	BspFlash_Get_Section_Addr
 703              	.LVL80:
  50:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         end_sec = BspFlash_Get_Section_Addr(addr + len);
 704              		.loc 1 50 21 view .LVU192
 705 0018 0446     		mov	r4, r0
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 37


 706              	.LVL81:
  51:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         erase_cnt += (end_sec - start_sec) / FLASH_SECTION_SIZE;
 707              		.loc 1 51 9 is_stmt 1 view .LVU193
  51:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         erase_cnt += (end_sec - start_sec) / FLASH_SECTION_SIZE;
 708              		.loc 1 51 19 is_stmt 0 view .LVU194
 709 001a 3046     		mov	r0, r6
 710              	.LVL82:
  51:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         erase_cnt += (end_sec - start_sec) / FLASH_SECTION_SIZE;
 711              		.loc 1 51 19 view .LVU195
 712 001c FFF7FEFF 		bl	BspFlash_Get_Section_Addr
 713              	.LVL83:
 714 0020 8146     		mov	r9, r0
 715              	.LVL84:
  52:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 716              		.loc 1 52 9 is_stmt 1 view .LVU196
  52:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 717              		.loc 1 52 31 is_stmt 0 view .LVU197
 718 0022 031B     		subs	r3, r0, r4
  52:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         if ((end_sec - start_sec) % FLASH_SECTION_SIZE)
 719              		.loc 1 52 19 view .LVU198
 720 0024 C3F3C722 		ubfx	r2, r3, #11, #8
 721 0028 561C     		adds	r6, r2, #1
 722 002a F6B2     		uxtb	r6, r6
 723              	.LVL85:
  53:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             erase_cnt += 1;
 724              		.loc 1 53 9 is_stmt 1 view .LVU199
  53:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             erase_cnt += 1;
 725              		.loc 1 53 35 is_stmt 0 view .LVU200
 726 002c C3F30A03 		ubfx	r3, r3, #0, #11
  53:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             erase_cnt += 1;
 727              		.loc 1 53 12 view .LVU201
 728 0030 0BB1     		cbz	r3, .L62
  54:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         write_offset = addr - start_sec;
 729              		.loc 1 54 13 is_stmt 1 view .LVU202
  54:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         write_offset = addr - start_sec;
 730              		.loc 1 54 23 is_stmt 0 view .LVU203
 731 0032 0232     		adds	r2, r2, #2
 732 0034 D6B2     		uxtb	r6, r2
 733              	.LVL86:
 734              	.L62:
  55:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 735              		.loc 1 55 9 is_stmt 1 view .LVU204
  55:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 736              		.loc 1 55 29 is_stmt 0 view .LVU205
 737 0036 ADB2     		uxth	r5, r5
 738              	.LVL87:
  55:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 739              		.loc 1 55 29 view .LVU206
 740 0038 A3B2     		uxth	r3, r4
  55:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 741              		.loc 1 55 22 view .LVU207
 742 003a A5EB0308 		sub	r8, r5, r3
 743 003e 1FFA88F8 		uxth	r8, r8
 744              	.LVL88:
  57:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 745              		.loc 1 57 9 is_stmt 1 view .LVU208
  57:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 38


 746              		.loc 1 57 12 is_stmt 0 view .LVU209
 747 0042 B8F1000F 		cmp	r8, #0
 748 0046 0CD0     		beq	.L72
  59:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if (!BspFlash_Read(end_sec, BspFlash_Cache_tmp, FLASH_SECTION_SIZE))
 749              		.loc 1 59 13 is_stmt 1 view .LVU210
  59:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if (!BspFlash_Read(end_sec, BspFlash_Cache_tmp, FLASH_SECTION_SIZE))
 750              		.loc 1 59 23 is_stmt 0 view .LVU211
 751 0048 5D1B     		subs	r5, r3, r5
 752 004a 05F50067 		add	r7, r5, #2048
 753 004e BFB2     		uxth	r7, r7
 754              	.LVL89:
  60:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 755              		.loc 1 60 13 is_stmt 1 view .LVU212
  60:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 756              		.loc 1 60 18 is_stmt 0 view .LVU213
 757 0050 4FF40062 		mov	r2, #2048
 758 0054 2449     		ldr	r1, .L78+4
 759 0056 4846     		mov	r0, r9
 760              	.LVL90:
  60:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 761              		.loc 1 60 18 view .LVU214
 762 0058 FFF7FEFF 		bl	BspFlash_Read
 763              	.LVL91:
  60:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 764              		.loc 1 60 16 view .LVU215
 765 005c 0546     		mov	r5, r0
 766 005e 08B9     		cbnz	r0, .L63
 767 0060 3BE0     		b	.L61
 768              	.LVL92:
 769              	.L72:
  46:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 770              		.loc 1 46 14 view .LVU216
 771 0062 4746     		mov	r7, r8
 772              	.LVL93:
 773              	.L63:
  64:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 774              		.loc 1 64 9 is_stmt 1 view .LVU217
 775 0064 FFF7FEFF 		bl	flash_unlock
 776              	.LVL94:
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 777              		.loc 1 66 9 view .LVU218
 778              	.LBB12:
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 779              		.loc 1 66 14 view .LVU219
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 780              		.loc 1 66 22 is_stmt 0 view .LVU220
 781 0068 0025     		movs	r5, #0
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 782              		.loc 1 66 9 view .LVU221
 783 006a 0EE0     		b	.L64
 784              	.LVL95:
 785              	.L76:
  73:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 786              		.loc 1 73 17 is_stmt 1 view .LVU222
 787 006c 1420     		movs	r0, #20
 788              	.LVL96:
  73:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 39


 789              		.loc 1 73 17 is_stmt 0 view .LVU223
 790 006e FFF7FEFF 		bl	flash_flag_clear
 791              	.LVL97:
 792              	.L66:
  82:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(status != FLASH_OPERATE_DONE)
 793              		.loc 1 82 13 is_stmt 1 view .LVU224
  82:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             if(status != FLASH_OPERATE_DONE)
 794              		.loc 1 82 22 is_stmt 0 view .LVU225
 795 0072 2046     		mov	r0, r4
 796 0074 FFF7FEFF 		bl	flash_sector_erase
 797              	.LVL98:
  83:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 798              		.loc 1 83 13 is_stmt 1 view .LVU226
  83:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 799              		.loc 1 83 15 is_stmt 0 view .LVU227
 800 0078 0328     		cmp	r0, #3
 801 007a 16D1     		bne	.L74
  89:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 802              		.loc 1 89 13 is_stmt 1 discriminator 2 view .LVU228
  89:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 803              		.loc 1 89 25 is_stmt 0 discriminator 2 view .LVU229
 804 007c 04F50060 		add	r0, r4, #2048
 805              	.LVL99:
  89:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         }
 806              		.loc 1 89 25 discriminator 2 view .LVU230
 807 0080 FFF7FEFF 		bl	BspFlash_Get_Section_Addr
 808              	.LVL100:
 809 0084 0446     		mov	r4, r0
 810              	.LVL101:
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 811              		.loc 1 66 44 is_stmt 1 discriminator 2 view .LVU231
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 812              		.loc 1 66 45 is_stmt 0 discriminator 2 view .LVU232
 813 0086 0135     		adds	r5, r5, #1
 814              	.LVL102:
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 815              		.loc 1 66 45 discriminator 2 view .LVU233
 816 0088 EDB2     		uxtb	r5, r5
 817              	.LVL103:
 818              	.L64:
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 819              		.loc 1 66 29 is_stmt 1 discriminator 1 view .LVU234
  66:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 820              		.loc 1 66 9 is_stmt 0 discriminator 1 view .LVU235
 821 008a AE42     		cmp	r6, r5
 822 008c 11D9     		bls	.L75
  69:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 823              		.loc 1 69 13 is_stmt 1 view .LVU236
  69:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             
 824              		.loc 1 69 22 is_stmt 0 view .LVU237
 825 008e 4FF00040 		mov	r0, #-2147483648
 826 0092 FFF7FEFF 		bl	flash_operation_wait_for
 827              	.LVL104:
  71:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 828              		.loc 1 71 13 is_stmt 1 view .LVU238
  71:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 829              		.loc 1 71 49 is_stmt 0 view .LVU239
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 40


 830 0096 431E     		subs	r3, r0, #1
 831 0098 DBB2     		uxtb	r3, r3
  71:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 832              		.loc 1 71 16 view .LVU240
 833 009a 012B     		cmp	r3, #1
 834 009c E6D9     		bls	.L76
  75:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 835              		.loc 1 75 18 is_stmt 1 view .LVU241
  75:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 836              		.loc 1 75 21 is_stmt 0 view .LVU242
 837 009e 0428     		cmp	r0, #4
 838 00a0 E7D1     		bne	.L66
  77:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 839              		.loc 1 77 17 is_stmt 1 view .LVU243
 840 00a2 FFF7FEFF 		bl	flash_lock
 841              	.LVL105:
  78:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 842              		.loc 1 78 17 view .LVU244
  78:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 843              		.loc 1 78 24 is_stmt 0 view .LVU245
 844 00a6 0025     		movs	r5, #0
 845              	.LVL106:
  78:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 846              		.loc 1 78 24 view .LVU246
 847 00a8 17E0     		b	.L61
 848              	.LVL107:
 849              	.L74:
  85:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 850              		.loc 1 85 17 is_stmt 1 view .LVU247
 851 00aa FFF7FEFF 		bl	flash_lock
 852              	.LVL108:
  86:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 853              		.loc 1 86 17 view .LVU248
  86:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 854              		.loc 1 86 24 is_stmt 0 view .LVU249
 855 00ae 0025     		movs	r5, #0
 856              	.LVL109:
  86:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 857              		.loc 1 86 24 view .LVU250
 858 00b0 13E0     		b	.L61
 859              	.LVL110:
 860              	.L75:
  86:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 861              		.loc 1 86 24 view .LVU251
 862              	.LBE12:
  92:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 863              		.loc 1 92 9 is_stmt 1 view .LVU252
  92:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         {
 864              		.loc 1 92 12 is_stmt 0 view .LVU253
 865 00b2 B8F1000F 		cmp	r8, #0
 866 00b6 08D0     		beq	.L69
  94:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 867              		.loc 1 94 13 is_stmt 1 view .LVU254
  94:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 868              		.loc 1 94 18 is_stmt 0 view .LVU255
 869 00b8 3A46     		mov	r2, r7
 870 00ba 0B49     		ldr	r1, .L78+4
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 41


 871 00bc 4144     		add	r1, r1, r8
 872 00be 08EB0900 		add	r0, r8, r9
 873 00c2 FFF7FEFF 		bl	BspFlash_Write
 874              	.LVL111:
  94:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 875              		.loc 1 94 16 view .LVU256
 876 00c6 0546     		mov	r5, r0
 877              	.LVL112:
  94:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             {
 878              		.loc 1 94 16 view .LVU257
 879 00c8 18B1     		cbz	r0, .L77
 880              	.L69:
 101:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****         return true;
 881              		.loc 1 101 9 is_stmt 1 view .LVU258
 882 00ca FFF7FEFF 		bl	flash_lock
 883              	.LVL113:
 102:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 884              		.loc 1 102 9 view .LVU259
 102:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     }
 885              		.loc 1 102 16 is_stmt 0 view .LVU260
 886 00ce 0125     		movs	r5, #1
 887 00d0 03E0     		b	.L61
 888              	.L77:
  96:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****                 return false;
 889              		.loc 1 96 17 is_stmt 1 view .LVU261
 890 00d2 FFF7FEFF 		bl	flash_lock
 891              	.LVL114:
  97:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 892              		.loc 1 97 17 view .LVU262
  97:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****             }
 893              		.loc 1 97 24 is_stmt 0 view .LVU263
 894 00d6 00E0     		b	.L61
 895              	.LVL115:
 896              	.L70:
 105:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 897              		.loc 1 105 12 view .LVU264
 898 00d8 0025     		movs	r5, #0
 899              	.LVL116:
 900              	.L61:
 106:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 901              		.loc 1 106 1 view .LVU265
 902 00da 2846     		mov	r0, r5
 903 00dc BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 904              	.LVL117:
 905              	.L71:
 105:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 906              		.loc 1 105 12 view .LVU266
 907 00e0 0025     		movs	r5, #0
 908 00e2 FAE7     		b	.L61
 909              	.L79:
 910              		.align	2
 911              	.L78:
 912 00e4 00A00F08 		.word	135241728
 913 00e8 00000000 		.word	.LANCHOR0
 914              		.cfi_endproc
 915              	.LFE135:
 917              		.section	.text.BspFlash_Init,"ax",%progbits
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 42


 918              		.align	1
 919              		.syntax unified
 920              		.thumb
 921              		.thumb_func
 923              	BspFlash_Init:
 924              	.LFB133:
  29:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     memset(BspFlash_Cache_tmp, 0, FLASH_SECTION_SIZE);
 925              		.loc 1 29 1 is_stmt 1 view -0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 0
 928              		@ frame_needed = 0, uses_anonymous_args = 0
 929 0000 08B5     		push	{r3, lr}
 930              	.LCFI8:
 931              		.cfi_def_cfa_offset 8
 932              		.cfi_offset 3, -8
 933              		.cfi_offset 14, -4
  30:HW_Lib/AT32F435/bsp/Bsp_Flash.c ****     return true;
 934              		.loc 1 30 5 view .LVU268
 935 0002 4FF40062 		mov	r2, #2048
 936 0006 0021     		movs	r1, #0
 937 0008 0248     		ldr	r0, .L82
 938 000a FFF7FEFF 		bl	memset
 939              	.LVL118:
  31:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** }
 940              		.loc 1 31 5 view .LVU269
  32:HW_Lib/AT32F435/bsp/Bsp_Flash.c **** 
 941              		.loc 1 32 1 is_stmt 0 view .LVU270
 942 000e 0120     		movs	r0, #1
 943 0010 08BD     		pop	{r3, pc}
 944              	.L83:
 945 0012 00BF     		.align	2
 946              	.L82:
 947 0014 00000000 		.word	.LANCHOR0
 948              		.cfi_endproc
 949              	.LFE133:
 951              		.global	BspFlash
 952              		.global	BspFlash_Rx_Cache_tmp
 953              		.global	BspFlash_Cache_tmp
 954              		.section	.bss.BspFlash_Cache_tmp,"aw",%nobits
 955              		.align	2
 956              		.set	.LANCHOR0,. + 0
 959              	BspFlash_Cache_tmp:
 960 0000 00000000 		.space	2048
 960      00000000 
 960      00000000 
 960      00000000 
 960      00000000 
 961              		.section	.bss.BspFlash_Rx_Cache_tmp,"aw",%nobits
 962              		.align	2
 963              		.set	.LANCHOR1,. + 0
 966              	BspFlash_Rx_Cache_tmp:
 967 0000 00000000 		.space	2048
 967      00000000 
 967      00000000 
 967      00000000 
 967      00000000 
 968              		.section	.data.BspFlash,"aw"
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 43


 969              		.align	2
 972              	BspFlash:
 973 0000 00000000 		.word	BspFlash_Init
 974 0004 00000000 		.word	BspFlash_DeInit
 975 0008 00000000 		.word	BspFlash_Erase
 976 000c 00000000 		.space	4
 977 0010 00000000 		.word	BspFlash_Read
 978 0014 00000000 		.word	BspFlash_Write
 979              		.text
 980              	.Letext0:
 981              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 982              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 983              		.file 5 "HW_Lib/Port_Def/Bsp_Flash_Port_Def.h"
 984              		.file 6 "HW_Lib/AT32F435/drivers/inc/at32f435_437_tmr.h"
 985              		.file 7 "HW_Lib/AT32F435/drivers/inc/at32f435_437_flash.h"
 986              		.file 8 "HW_Lib/AT32F435/bsp/Bsp_Flash.h"
 987              		.file 9 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 988              		.file 10 "<built-in>"
ARM GAS  C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 Bsp_Flash.c
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:20     .text.BspFlash_DeInit:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:25     .text.BspFlash_DeInit:00000000 BspFlash_DeInit
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:41     .text.BspFlash_Read:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:46     .text.BspFlash_Read:00000000 BspFlash_Read
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:141    .text.BspFlash_Read:00000040 $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:146    .text.BspFlash_Get_Section_Addr:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:151    .text.BspFlash_Get_Section_Addr:00000000 BspFlash_Get_Section_Addr
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:183    .text.BspFlash_NoneCheck_Write:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:188    .text.BspFlash_NoneCheck_Write:00000000 BspFlash_NoneCheck_Write
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:318    .text.BspFlash_NoneCheck_Write:0000004c $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:323    .text.BspFlash_Write:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:328    .text.BspFlash_Write:00000000 BspFlash_Write
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:651    .text.BspFlash_Write:00000154 $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:658    .text.BspFlash_Erase:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:663    .text.BspFlash_Erase:00000000 BspFlash_Erase
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:912    .text.BspFlash_Erase:000000e4 $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:918    .text.BspFlash_Init:00000000 $t
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:923    .text.BspFlash_Init:00000000 BspFlash_Init
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:947    .text.BspFlash_Init:00000014 $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:972    .data.BspFlash:00000000 BspFlash
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:966    .bss.BspFlash_Rx_Cache_tmp:00000000 BspFlash_Rx_Cache_tmp
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:959    .bss.BspFlash_Cache_tmp:00000000 BspFlash_Cache_tmp
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:955    .bss.BspFlash_Cache_tmp:00000000 $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:962    .bss.BspFlash_Rx_Cache_tmp:00000000 $d
C:\Users\8bit\AppData\Local\Temp\ccbv4NYA.s:969    .data.BspFlash:00000000 $d

UNDEFINED SYMBOLS
flash_operation_status_get
flash_byte_program
flash_unlock
flash_flag_clear
flash_lock
memcpy
flash_operation_wait_for
flash_sector_erase
memcmp
memset
