Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Nov 26 17:02:26 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (13)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (13)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: design_1_i/comblock_0/U0/comblock_i/regs_out_reg[4][0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.584        0.000                      0                 1649        0.059        0.000                      0                 1649        4.020        0.000                       0                   830  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.584        0.000                      0                 1649        0.059        0.000                      0                 1649        4.020        0.000                       0                   830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 2.509ns (42.237%)  route 3.431ns (57.763%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.913     7.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.812 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.146 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.678     8.823    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y99         LUT3 (Prop_lut3_I0_O)        0.303     9.126 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.031    12.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 2.517ns (43.046%)  route 3.330ns (56.954%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.913     7.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.812 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.125 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.577     8.701    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y99         LUT3 (Prop_lut3_I0_O)        0.332     9.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.075    12.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.737ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.439ns (41.826%)  route 3.392ns (58.174%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.913     7.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.812 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.639     8.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X31Y99         LUT3 (Prop_lut3_I0_O)        0.328     9.017 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.017    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.075    12.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.737    

Slack (MET) :             3.944ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 2.294ns (40.795%)  route 3.329ns (59.205%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.913     7.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.902 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.576     8.477    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y96         LUT3 (Prop_lut3_I0_O)        0.332     8.809 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.075    12.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  3.944    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 2.393ns (43.106%)  route 3.158ns (56.894%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.913     7.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.812 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.812    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.034 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.405     8.438    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y99         LUT3 (Prop_lut3_I0_O)        0.299     8.737 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.737    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y99         FDRE (Setup_fdre_C_D)        0.029    12.709    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 2.075ns (37.984%)  route 3.388ns (62.016%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.909     7.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.258 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.682 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.638     8.320    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X31Y96         LUT3 (Prop_lut3_I0_O)        0.329     8.649 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.649    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.075    12.754    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.156ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 2.204ns (41.064%)  route 3.163ns (58.936%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.646     4.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X31Y100        LUT3 (Prop_lut3_I1_O)        0.328     4.579 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.435     5.014    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y100        LUT6 (Prop_lut6_I3_O)        0.327     5.341 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.760     6.101    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y101        LUT3 (Prop_lut3_I2_O)        0.124     6.225 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.913     7.138    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y97         LUT4 (Prop_lut4_I3_O)        0.124     7.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y97         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.842 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.410     8.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X31Y96         LUT3 (Prop_lut3_I0_O)        0.302     8.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.553    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X31Y96         FDRE (Setup_fdre_C_D)        0.031    12.710    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  4.156    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.316ns (23.739%)  route 4.228ns (76.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.697     2.991    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.456     3.447 r  design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/Q
                         net (fo=128, routed)         2.943     6.390    design_1_i/comblock_0/U0/AXIL_inst/Q[0]
    SLICE_X38Y97         LUT4 (Prop_lut4_I2_O)        0.152     6.542 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[29]_i_5/O
                         net (fo=1, routed)           0.848     7.390    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[29]_i_5_n_0
    SLICE_X38Y97         LUT3 (Prop_lut3_I1_O)        0.377     7.767 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]_i_2/O
                         net (fo=1, routed)           0.437     8.204    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]_i_2_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I1_O)        0.331     8.535 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     8.535    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[29]
    SLICE_X36Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.480    12.659    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.079    12.813    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.023ns (21.604%)  route 3.712ns (78.396%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.649     2.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y88         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDSE (Prop_fdse_C_Q)         0.518     3.461 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.400     4.861    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.150     5.011 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.225     6.236    design_1_i/comblock_0/U0/AXIL_inst/axil_arvalid
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.355     6.591 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_1/O
                         net (fo=32, routed)          1.087     7.678    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479    12.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.731    12.002    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.735ns  (logic 1.023ns (21.604%)  route 3.712ns (78.396%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.649     2.943    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X32Y88         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDSE (Prop_fdse_C_Q)         0.518     3.461 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=29, routed)          1.400     4.861    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[0]
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.150     5.011 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.225     6.236    design_1_i/comblock_0/U0/AXIL_inst/axil_arvalid
    SLICE_X32Y90         LUT3 (Prop_lut3_I1_O)        0.355     6.591 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_1/O
                         net (fo=32, routed)          1.087     7.678    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_1_n_0
    SLICE_X36Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479    12.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.731    12.002    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  4.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.959%)  route 0.203ns (59.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.203     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.106%)  route 0.176ns (57.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.176     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.737%)  route 0.233ns (62.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.233     1.366    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.063    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.570     0.906    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.166     1.212    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.118     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.857%)  route 0.321ns (58.143%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[1]/Q
                         net (fo=1, routed)           0.156     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r_reg[3][1]
    SLICE_X33Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.237 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[1]_i_1/O
                         net (fo=8, routed)           0.165     1.401    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset[1]
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.446 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_second_len_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.446    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[0]
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.912     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.091     1.334    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.362%)  route 0.175ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.175     1.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.967%)  route 0.178ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.556     0.892    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X38Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.178     1.233    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.116     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X30Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y98    design_1_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.686ns  (logic 0.124ns (7.357%)  route 1.562ns (92.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.562     1.562    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y102        LUT1 (Prop_lut1_I0_O)        0.124     1.686 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.686    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.700     2.879    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.045ns (7.431%)  route 0.561ns (92.569%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.561     0.561    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X30Y102        LUT1 (Prop_lut1_I0_O)        0.045     0.606 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.606    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X30Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.931     1.297    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X30Y102        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 1.430ns (21.037%)  route 5.367ns (78.963%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.199     1.655    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.152     1.807 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11/O
                         net (fo=4, routed)           0.465     2.272    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I2_O)        0.326     2.598 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     3.602    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     3.726 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     4.708    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.832 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     5.774    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.898 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     6.201    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.325 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     6.797    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 1.430ns (21.037%)  route 5.367ns (78.963%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.199     1.655    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.152     1.807 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11/O
                         net (fo=4, routed)           0.465     2.272    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I2_O)        0.326     2.598 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     3.602    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     3.726 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     4.708    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.832 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     5.774    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.898 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     6.201    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.325 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     6.797    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 1.430ns (21.037%)  route 5.367ns (78.963%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.199     1.655    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.152     1.807 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11/O
                         net (fo=4, routed)           0.465     2.272    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I2_O)        0.326     2.598 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     3.602    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     3.726 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     4.708    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.832 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     5.774    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.898 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     6.201    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.325 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     6.797    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 1.430ns (21.037%)  route 5.367ns (78.963%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.199     1.655    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X41Y92         LUT2 (Prop_lut2_I1_O)        0.152     1.807 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11/O
                         net (fo=4, routed)           0.465     2.272    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_11_n_0
    SLICE_X41Y92         LUT6 (Prop_lut6_I2_O)        0.326     2.598 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     3.602    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     3.726 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     4.708    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     4.832 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     5.774    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     5.898 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     6.201    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     6.325 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     6.797    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 1.200ns (17.935%)  route 5.491ns (82.065%))
  Logic Levels:           7  (FDCE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/Q
                         net (fo=13, routed)          0.848     1.304    design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]
    SLICE_X43Y91         LUT3 (Prop_lut3_I2_O)        0.124     1.428 r  design_1_i/ctrl_logic_fsm_0/U0/j[2]_i_1/O
                         net (fo=5, routed)           1.111     2.539    design_1_i/ctrl_logic_fsm_0/U0/j[2]_i_1_n_0
    SLICE_X40Y93         LUT6 (Prop_lut6_I4_O)        0.124     2.663 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_13/O
                         net (fo=1, routed)           0.658     3.321    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_13_n_0
    SLICE_X41Y93         LUT5 (Prop_lut5_I1_O)        0.124     3.445 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_8/O
                         net (fo=3, routed)           0.961     4.406    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_8_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I1_O)        0.124     4.530 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_5/O
                         net (fo=3, routed)           1.045     5.576    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_5_n_0
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.124     5.700 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_3/O
                         net (fo=1, routed)           0.867     6.567    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124     6.691 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_1/O
                         net (fo=1, routed)           0.000     6.691    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_1_n_0
    SLICE_X42Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.580ns (23.075%)  route 1.933ns (76.925%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.346     1.802    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X43Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.926 r  design_1_i/ctrl_logic_fsm_0/U0/j[3]_i_1/O
                         net (fo=4, routed)           0.587     2.513    design_1_i/ctrl_logic_fsm_0/U0/j0
    SLICE_X43Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.580ns (23.075%)  route 1.933ns (76.925%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.346     1.802    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X43Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.926 r  design_1_i/ctrl_logic_fsm_0/U0/j[3]_i_1/O
                         net (fo=4, routed)           0.587     2.513    design_1_i/ctrl_logic_fsm_0/U0/j0
    SLICE_X43Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.580ns (23.075%)  route 1.933ns (76.925%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.346     1.802    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X43Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.926 r  design_1_i/ctrl_logic_fsm_0/U0/j[3]_i_1/O
                         net (fo=4, routed)           0.587     2.513    design_1_i/ctrl_logic_fsm_0/U0/j0
    SLICE_X43Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.513ns  (logic 0.580ns (23.075%)  route 1.933ns (76.925%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          1.346     1.802    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X43Y91         LUT5 (Prop_lut5_I1_O)        0.124     1.926 r  design_1_i/ctrl_logic_fsm_0/U0/j[3]_i_1/O
                         net (fo=4, routed)           0.587     2.513    design_1_i/ctrl_logic_fsm_0/U0/j0
    SLICE_X43Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.437ns  (logic 0.704ns (28.889%)  route 1.733ns (71.111%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/Q
                         net (fo=11, routed)          1.187     1.643    design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]
    SLICE_X41Y91         LUT4 (Prop_lut4_I2_O)        0.124     1.767 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_i_2/O
                         net (fo=1, routed)           0.545     2.313    design_1_i/ctrl_logic_fsm_0/U0/valid_aux_i_2_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I4_O)        0.124     2.437 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_i_1/O
                         net (fo=1, routed)           0.000     2.437    design_1_i/ctrl_logic_fsm_0/U0/valid_aux_i_1_n_0
    SLICE_X41Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.209ns (66.081%)  route 0.107ns (33.919%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/C
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/Q
                         net (fo=3, routed)           0.107     0.271    design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]
    SLICE_X41Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.316 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/ctrl_logic_fsm_0/U0/valid_aux_i_1_n_0
    SLICE_X41Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]
    SLICE_X42Y88         LUT2 (Prop_lut2_I0_O)        0.043     0.393 r  design_1_i/ctrl_logic_fsm_0/U0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    design_1_i/ctrl_logic_fsm_0/U0/plusOp[1]
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]
    SLICE_X42Y88         LUT4 (Prop_lut4_I1_O)        0.043     0.393 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_2/O
                         net (fo=1, routed)           0.000     0.393    design_1_i/ctrl_logic_fsm_0/U0/plusOp[3]
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.918%)  route 0.186ns (47.082%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.186     0.350    design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.045     0.395 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_1/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_1_n_0
    SLICE_X42Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  design_1_i/ctrl_logic_fsm_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/ctrl_logic_fsm_0/U0/plusOp[0]
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/C
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/Q
                         net (fo=5, routed)           0.186     0.350    design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.045     0.395 r  design_1_i/ctrl_logic_fsm_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.395    design_1_i/ctrl_logic_fsm_0/U0/plusOp[2]
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/slice_reg_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/slice_reg_0/U0/j_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.185ns (41.961%)  route 0.256ns (58.039%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE                         0.000     0.000 r  design_1_i/slice_reg_0/U0/j_reg[0]/C
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/slice_reg_0/U0/j_reg[0]/Q
                         net (fo=12, routed)          0.256     0.397    design_1_i/slice_reg_0/U0/Q[0]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.044     0.441 r  design_1_i/slice_reg_0/U0/j[2]_i_1/O
                         net (fo=1, routed)           0.000     0.441    design_1_i/slice_reg_0/U0/j[2]_i_1_n_0
    SLICE_X43Y93         FDCE                                         r  design_1_i/slice_reg_0/U0/j_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/slice_reg_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/slice_reg_0/U0/j_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.093%)  route 0.256ns (57.907%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE                         0.000     0.000 r  design_1_i/slice_reg_0/U0/j_reg[0]/C
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/slice_reg_0/U0/j_reg[0]/Q
                         net (fo=12, routed)          0.256     0.397    design_1_i/slice_reg_0/U0/Q[0]
    SLICE_X43Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.442 r  design_1_i/slice_reg_0/U0/j[1]_i_1/O
                         net (fo=1, routed)           0.000     0.442    design_1_i/slice_reg_0/U0/j[1]_i_1_n_0
    SLICE_X43Y93         FDCE                                         r  design_1_i/slice_reg_0/U0/j_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.185ns (41.058%)  route 0.266ns (58.942%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          0.266     0.407    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X43Y91         LUT3 (Prop_lut3_I1_O)        0.044     0.451 r  design_1_i/ctrl_logic_fsm_0/U0/j[3]_i_2/O
                         net (fo=1, routed)           0.000     0.451    design_1_i/ctrl_logic_fsm_0/U0/p_0_in[3]
    SLICE_X43Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.186ns (41.189%)  route 0.266ns (58.811%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/C
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/Q
                         net (fo=19, routed)          0.266     0.407    design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]
    SLICE_X43Y91         LUT2 (Prop_lut2_I0_O)        0.045     0.452 r  design_1_i/ctrl_logic_fsm_0/U0/j[1]_i_1/O
                         net (fo=1, routed)           0.000     0.452    design_1_i/ctrl_logic_fsm_0/U0/p_0_in[1]
    SLICE_X43Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 1.138ns (17.672%)  route 5.302ns (82.328%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/Q
                         net (fo=4, routed)           1.598     5.061    design_1_i/ctrl_logic_fsm_0/U0/a[3]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.185 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     6.189    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.313 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     7.296    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     8.362    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.486 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     8.789    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.913 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     9.385    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 1.138ns (17.672%)  route 5.302ns (82.328%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/Q
                         net (fo=4, routed)           1.598     5.061    design_1_i/ctrl_logic_fsm_0/U0/a[3]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.185 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     6.189    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.313 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     7.296    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     8.362    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.486 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     8.789    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.913 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     9.385    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 1.138ns (17.672%)  route 5.302ns (82.328%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/Q
                         net (fo=4, routed)           1.598     5.061    design_1_i/ctrl_logic_fsm_0/U0/a[3]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.185 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     6.189    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.313 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     7.296    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     8.362    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.486 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     8.789    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.913 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     9.385    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.440ns  (logic 1.138ns (17.672%)  route 5.302ns (82.328%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/Q
                         net (fo=4, routed)           1.598     5.061    design_1_i/ctrl_logic_fsm_0/U0/a[3]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.185 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     6.189    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.313 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     7.296    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     8.362    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.486 f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.303     8.789    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.913 r  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_1/O
                         net (fo=4, routed)           0.472     9.385    design_1_i/ctrl_logic_fsm_0/U0/count
    SLICE_X42Y88         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.969ns  (logic 1.138ns (19.066%)  route 4.831ns (80.934%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X42Y96         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[6][24]/Q
                         net (fo=4, routed)           1.598     5.061    design_1_i/ctrl_logic_fsm_0/U0/a[3]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     5.185 f  design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14/O
                         net (fo=2, routed)           1.004     6.189    design_1_i/ctrl_logic_fsm_0/U0/count[3]_i_14_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I3_O)        0.124     6.313 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11/O
                         net (fo=3, routed)           0.983     7.296    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_11_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7/O
                         net (fo=2, routed)           0.942     8.362    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_7_n_0
    SLICE_X41Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.486 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5/O
                         net (fo=2, routed)           0.304     8.790    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_5_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I4_O)        0.124     8.914 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_1/O
                         net (fo=1, routed)           0.000     8.914    design_1_i/ctrl_logic_fsm_0/U0/done_aux_i_1_n_0
    SLICE_X42Y91         FDCE                                         r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.603ns  (logic 0.456ns (28.441%)  route 1.147ns (71.559%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          1.147     4.547    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X41Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.306ns  (logic 0.456ns (34.910%)  route 0.850ns (65.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.850     4.250    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.306ns  (logic 0.456ns (34.910%)  route 0.850ns (65.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.850     4.250    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.306ns  (logic 0.456ns (34.910%)  route 0.850ns (65.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.850     4.250    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.306ns  (logic 0.456ns (34.910%)  route 0.850ns (65.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.650     2.944    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.850     4.250    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.616%)  route 0.127ns (47.384%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.127     1.159    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y91         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.616%)  route 0.127ns (47.384%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.127     1.159    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X43Y91         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.616%)  route 0.127ns (47.384%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.127     1.159    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X43Y91         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.616%)  route 0.127ns (47.384%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.127     1.159    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X43Y91         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/j_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.616%)  route 0.127ns (47.384%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.127     1.159    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X43Y91         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/j_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/slice_reg_0/U0/j_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.141ns (33.361%)  route 0.282ns (66.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X41Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/Q
                         net (fo=4, routed)           0.282     1.313    design_1_i/slice_reg_0/U0/reset
    SLICE_X43Y93         FDCE                                         f  design_1_i/slice_reg_0/U0/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/slice_reg_0/U0/j_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.141ns (33.361%)  route 0.282ns (66.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X41Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/Q
                         net (fo=4, routed)           0.282     1.313    design_1_i/slice_reg_0/U0/reset
    SLICE_X43Y93         FDCE                                         f  design_1_i/slice_reg_0/U0/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/slice_reg_0/U0/j_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.141ns (33.361%)  route 0.282ns (66.639%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X41Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[2][0]/Q
                         net (fo=4, routed)           0.282     1.313    design_1_i/slice_reg_0/U0/reset
    SLICE_X43Y93         FDCE                                         f  design_1_i/slice_reg_0/U0/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.141ns (30.637%)  route 0.319ns (69.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.319     1.351    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.141ns (30.637%)  route 0.319ns (69.363%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.555     0.891    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X40Y91         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[5][0]/Q
                         net (fo=11, routed)          0.319     1.351    design_1_i/ctrl_logic_fsm_0/U0/reset
    SLICE_X42Y88         FDCE                                         f  design_1_i/ctrl_logic_fsm_0/U0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.060ns (19.481%)  route 4.381ns (80.519%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          2.565     3.021    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[31]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.153     3.174 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_6/O
                         net (fo=1, routed)           0.893     4.067    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_6_n_0
    SLICE_X35Y91         LUT3 (Prop_lut3_I1_O)        0.327     4.394 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]_i_3/O
                         net (fo=1, routed)           0.924     5.317    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]_i_3_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.124     5.441 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     5.441    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[31]
    SLICE_X35Y96         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.480     2.659    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/slice_reg_0/U0/j_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.320ns  (logic 1.567ns (29.455%)  route 3.753ns (70.545%))
  Logic Levels:           6  (FDCE=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDCE                         0.000     0.000 r  design_1_i/slice_reg_0/U0/j_reg[1]/C
    SLICE_X43Y93         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/slice_reg_0/U0/j_reg[1]/Q
                         net (fo=16, routed)          1.190     1.646    design_1_i/slice_reg_0/U0/Q[1]
    SLICE_X40Y93         LUT6 (Prop_lut6_I2_O)        0.124     1.770 r  design_1_i/slice_reg_0/U0/u[3]_INST_0_i_2/O
                         net (fo=2, routed)           1.390     3.159    design_1_i/slice_reg_0/U0/u[3]_INST_0_i_2_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I2_O)        0.154     3.313 r  design_1_i/slice_reg_0/U0/u[3]_INST_0/O
                         net (fo=1, routed)           0.522     3.835    design_1_i/comblock_0/U0/AXIL_inst/reg2_i[0]
    SLICE_X38Y91         LUT6 (Prop_lut6_I1_O)        0.327     4.162 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           0.000     4.162    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_4_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I0_O)      0.209     4.371 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.652     5.023    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]_i_2_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.297     5.320 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     5.320    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[0]
    SLICE_X39Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.478     2.657    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.966ns  (logic 1.356ns (27.305%)  route 3.610ns (72.694%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          2.274     2.792    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[20]
    SLICE_X41Y95         LUT4 (Prop_lut4_I1_O)        0.154     2.946 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[20]_i_5/O
                         net (fo=1, routed)           0.674     3.620    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[20]_i_5_n_0
    SLICE_X41Y95         LUT3 (Prop_lut3_I1_O)        0.352     3.972 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]_i_2/O
                         net (fo=1, routed)           0.662     4.634    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.966 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     4.966    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[20]
    SLICE_X40Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479     2.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.294ns (26.175%)  route 3.650ns (73.825%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          2.745     3.201    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[17]
    SLICE_X34Y96         LUT4 (Prop_lut4_I3_O)        0.150     3.351 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[17]_i_5/O
                         net (fo=1, routed)           0.452     3.803    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[17]_i_5_n_0
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.357     4.160 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]_i_2/O
                         net (fo=1, routed)           0.453     4.613    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]_i_2_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I1_O)        0.331     4.944 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     4.944    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[17]
    SLICE_X32Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479     2.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.886ns  (logic 1.124ns (23.004%)  route 3.762ns (76.996%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          2.455     2.973    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[24]
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.150     3.123 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[24]_i_5/O
                         net (fo=1, routed)           0.835     3.959    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[24]_i_5_n_0
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.332     4.291 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]_i_2/O
                         net (fo=1, routed)           0.472     4.762    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]_i_2_n_0
    SLICE_X38Y96         LUT5 (Prop_lut5_I1_O)        0.124     4.886 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     4.886    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[24]
    SLICE_X38Y96         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479     2.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X38Y96         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.860ns  (logic 1.297ns (26.689%)  route 3.563ns (73.311%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          2.283     2.739    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[30]
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.153     2.892 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[30]_i_5/O
                         net (fo=1, routed)           0.844     3.736    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[30]_i_5_n_0
    SLICE_X35Y96         LUT3 (Prop_lut3_I1_O)        0.356     4.092 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[30]_i_2/O
                         net (fo=1, routed)           0.436     4.528    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[30]_i_2_n_0
    SLICE_X35Y96         LUT5 (Prop_lut5_I1_O)        0.332     4.860 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     4.860    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[30]
    SLICE_X35Y96         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.480     2.659    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.728ns  (logic 1.351ns (28.575%)  route 3.377ns (71.425%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          2.326     2.844    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[8]
    SLICE_X37Y90         LUT4 (Prop_lut4_I1_O)        0.150     2.994 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.436     3.431    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_5_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.351     3.782 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.614     4.396    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]_i_2_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.332     4.728 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[8]
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.478     2.657    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 1.389ns (29.452%)  route 3.327ns (70.548%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          2.032     2.550    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[7]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.153     2.703 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_5/O
                         net (fo=1, routed)           0.692     3.395    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_5_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.363     3.758 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]_i_2/O
                         net (fo=1, routed)           0.603     4.361    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]_i_2_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I1_O)        0.355     4.716 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.716    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[7]
    SLICE_X36Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479     2.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 0.828ns (17.599%)  route 3.877ns (82.401%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          2.283     2.739    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[27]
    SLICE_X36Y96         LUT4 (Prop_lut4_I3_O)        0.124     2.863 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[27]_i_5/O
                         net (fo=1, routed)           0.799     3.662    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[27]_i_5_n_0
    SLICE_X37Y97         LUT3 (Prop_lut3_I1_O)        0.124     3.786 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]_i_2/O
                         net (fo=1, routed)           0.795     4.581    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]_i_2_n_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I1_O)        0.124     4.705 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     4.705    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[27]
    SLICE_X36Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.480     2.659    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.123ns (23.952%)  route 3.566ns (76.048%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          2.455     2.973    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[22]
    SLICE_X40Y95         LUT4 (Prop_lut4_I1_O)        0.124     3.097 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[22]_i_5/O
                         net (fo=1, routed)           0.644     3.742    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[22]_i_5_n_0
    SLICE_X39Y95         LUT3 (Prop_lut3_I1_O)        0.149     3.891 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]_i_2/O
                         net (fo=1, routed)           0.466     4.357    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]_i_2_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I1_O)        0.332     4.689 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     4.689    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[22]
    SLICE_X40Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         1.479     2.658    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X40Y95         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.392ns (52.101%)  route 0.360ns (47.899%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.252     0.416    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[1]
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.045     0.461 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_5/O
                         net (fo=1, routed)           0.000     0.461    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_5_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.075     0.536 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]_i_2/O
                         net (fo=1, routed)           0.109     0.644    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]_i_2_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.108     0.752 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.752    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[1]
    SLICE_X39Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.381ns (44.645%)  route 0.472ns (55.355%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.254     0.418    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[0]
    SLICE_X38Y91         LUT4 (Prop_lut4_I1_O)        0.045     0.463 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_5/O
                         net (fo=1, routed)           0.000     0.463    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_5_n_0
    SLICE_X38Y91         MUXF7 (Prop_muxf7_I1_O)      0.064     0.527 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]_i_2/O
                         net (fo=1, routed)           0.219     0.745    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]_i_2_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I1_O)        0.108     0.853 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.853    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[0]
    SLICE_X39Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X39Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.382ns (44.661%)  route 0.473ns (55.339%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.322     0.486    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[2]
    SLICE_X37Y91         LUT4 (Prop_lut4_I1_O)        0.045     0.531 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           0.000     0.531    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_5_n_0
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I1_O)      0.065     0.596 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]_i_2/O
                         net (fo=1, routed)           0.152     0.747    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]_i_2_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.108     0.855 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.855    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[2]
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.347ns (37.684%)  route 0.574ns (62.316%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          0.294     0.435    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[14]
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.049     0.484 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[14]_i_5/O
                         net (fo=1, routed)           0.086     0.570    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[14]_i_5_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.112     0.682 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]_i_2/O
                         net (fo=1, routed)           0.194     0.876    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]_i_2_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.045     0.921 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[14]
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.363ns (37.576%)  route 0.603ns (62.424%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.307     0.471    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[4]
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.045     0.516 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           0.158     0.674    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[4]_i_5_n_0
    SLICE_X39Y90         LUT3 (Prop_lut3_I1_O)        0.042     0.716 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]_i_2/O
                         net (fo=1, routed)           0.138     0.854    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]_i_2_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.112     0.966 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.966    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[4]
    SLICE_X39Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.299ns (30.398%)  route 0.685ns (69.602%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.408     0.572    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[10]
    SLICE_X35Y91         LUT4 (Prop_lut4_I1_O)        0.045     0.617 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_5/O
                         net (fo=1, routed)           0.134     0.751    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_5_n_0
    SLICE_X34Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.796 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.143     0.939    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]_i_2_n_0
    SLICE_X33Y92         LUT5 (Prop_lut5_I1_O)        0.045     0.984 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.984    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[10]
    SLICE_X33Y92         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.824     1.190    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X33Y92         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.381ns (35.494%)  route 0.692ns (64.506%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.406     0.570    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[3]
    SLICE_X36Y93         LUT4 (Prop_lut4_I1_O)        0.045     0.615 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_5/O
                         net (fo=1, routed)           0.000     0.615    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_5_n_0
    SLICE_X36Y93         MUXF7 (Prop_muxf7_I1_O)      0.064     0.679 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]_i_2/O
                         net (fo=1, routed)           0.286     0.965    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]_i_2_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.108     1.073 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[3]
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.276ns (25.592%)  route 0.802ns (74.408%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          0.346     0.487    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[12]
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.045     0.532 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[12]_i_5/O
                         net (fo=1, routed)           0.318     0.850    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[12]_i_5_n_0
    SLICE_X39Y90         LUT3 (Prop_lut3_I1_O)        0.045     0.895 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]_i_2/O
                         net (fo=1, routed)           0.138     1.033    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]_i_2_n_0
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.078 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.078    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[12]
    SLICE_X39Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.405ns (36.726%)  route 0.698ns (63.274%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/C
    SLICE_X41Y88         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/ctrl_logic_fsm_0/U0/valid_aux_reg/Q
                         net (fo=33, routed)          0.346     0.487    design_1_i/comblock_0/U0/AXIL_inst/reg4_i[8]
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.046     0.533 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_5/O
                         net (fo=1, routed)           0.140     0.674    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_5_n_0
    SLICE_X37Y90         LUT3 (Prop_lut3_I1_O)        0.106     0.780 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.211     0.991    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]_i_2_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I1_O)        0.112     1.103 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     1.103    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[8]
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.372ns (32.318%)  route 0.779ns (67.682%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         FDCE                         0.000     0.000 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/C
    SLICE_X42Y91         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/ctrl_logic_fsm_0/U0/done_aux_reg/Q
                         net (fo=35, routed)          0.307     0.471    design_1_i/comblock_0/U0/AXIL_inst/reg5_i[5]
    SLICE_X38Y90         LUT4 (Prop_lut4_I1_O)        0.044     0.515 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_5/O
                         net (fo=1, routed)           0.265     0.780    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_5_n_0
    SLICE_X38Y94         LUT3 (Prop_lut3_I1_O)        0.119     0.899 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]_i_2/O
                         net (fo=1, routed)           0.207     1.106    design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]_i_2_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.151 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.151    design_1_i/comblock_0/U0/AXIL_inst/reg_rd_dat[5]
    SLICE_X38Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=830, routed)         0.823     1.189    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[5]/C





