<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>resize_accel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.655</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>175</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>8369117</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.750 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>83.691 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>175</min>
                    <max>8369117</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>175</Interval-min>
            <Interval-max>8369117</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>36</BRAM_18K>
            <DSP>14</DSP>
            <FF>6396</FF>
            <LUT>5992</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>resize_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>src_TDATA</name>
            <Object>src_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TKEEP</name>
            <Object>src_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TSTRB</name>
            <Object>src_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TUSER</name>
            <Object>src_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TLAST</name>
            <Object>src_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TID</name>
            <Object>src_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TDEST</name>
            <Object>src_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TVALID</name>
            <Object>src_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TREADY</name>
            <Object>src_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TDATA</name>
            <Object>dst_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TKEEP</name>
            <Object>dst_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TSTRB</name>
            <Object>dst_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TUSER</name>
            <Object>dst_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TLAST</name>
            <Object>dst_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TID</name>
            <Object>dst_V_id_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TDEST</name>
            <Object>dst_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TVALID</name>
            <Object>dst_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TREADY</name>
            <Object>dst_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="6">
            <ModuleName>resize_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>Block_split1_proc_U0</InstName>
                    <ModuleName>Block_split1_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>156</ID>
                </Instance>
                <Instance>
                    <InstName>axis2xfMat_24_9_2160_3840_1_U0</InstName>
                    <ModuleName>axis2xfMat_24_9_2160_3840_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>164</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_102</InstName>
                            <ModuleName>axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>102</ID>
                            <BindInstances>j_3_fu_107_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>i_5_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>resize_1_9_2160_3840_2160_3840_1_9_U0</InstName>
                    <ModuleName>resize_1_9_2160_3840_2160_3840_1_9_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>187</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_fu_82</InstName>
                            <ModuleName>resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_204</InstName>
                                    <ModuleName>resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>204</ID>
                                    <BindInstances>add_ln337_fu_135_p2 add_ln337_1_fu_160_p2 add_ln342_fu_193_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_xfUDivResize_fu_172</InstName>
                                    <ModuleName>xfUDivResize</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>172</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_189</InstName>
                                    <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>189</ID>
                                    <BindInstances>mul_48ns_42s_74_5_0_U42 ret_V_fu_66_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214</InstName>
                                    <ModuleName>resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>214</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_scaleCompute_17_42_20_48_16_1_s_fu_541</InstName>
                                            <ModuleName>scaleCompute_17_42_20_48_16_1_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>541</ID>
                                            <BindInstances>mul_48ns_42s_74_5_0_U42 ret_V_fu_66_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>line_buffer_V_2_U add_ln394_fu_618_p2 ret_V_fu_644_p2 ret_V_4_fu_901_p2 ret_V_5_fu_800_p2 ret_V_7_fu_838_p2 idx_nxt_fu_869_p2 mul_mul_12ns_12ns_24_4_1_U46 sub_ln70_fu_973_p2 sub_ln70_1_fu_983_p2 val0_V_fu_989_p2 val1_V_fu_995_p2 val2_V_fu_1001_p2 mac_muladd_12ns_10s_22s_23_4_1_U53 mul_mul_12ns_9s_21_4_1_U47 mac_muladd_12ns_9s_21s_22_4_1_U50 mac_muladd_12ns_9s_21s_22_4_1_U50 mac_muladd_12ns_10s_22s_23_4_1_U53 ret_V_9_fu_1276_p2 ret_V_10_fu_1389_p2 sub_ln70_4_fu_1074_p2 sub_ln70_5_fu_1084_p2 val0_V_1_fu_1090_p2 val1_V_1_fu_1096_p2 val2_V_1_fu_1102_p2 mac_muladd_12ns_10s_22s_23_4_1_U54 mul_mul_12ns_9s_21_4_1_U48 mac_muladd_12ns_9s_21s_22_4_1_U51 mac_muladd_12ns_9s_21s_22_4_1_U51 mac_muladd_12ns_10s_22s_23_4_1_U54 ret_V_13_fu_1316_p2 ret_V_14_fu_1414_p2 sub_ln70_8_fu_1172_p2 sub_ln70_9_fu_1182_p2 val0_V_2_fu_1188_p2 val1_V_2_fu_1194_p2 val2_V_2_fu_1200_p2 mac_muladd_12ns_10s_22s_23_4_1_U55 mul_mul_12ns_9s_21_4_1_U49 mac_muladd_12ns_9s_21s_22_4_1_U52 mac_muladd_12ns_9s_21s_22_4_1_U52 mac_muladd_12ns_10s_22s_23_4_1_U55 ret_V_17_fu_1356_p2 ret_V_18_fu_1439_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>line_buffer_V_U line_buffer_V_1_U sub272_fu_357_p2 tmp_V_fu_362_p2 i_op_assign_fu_370_p2 sub_ln902_fu_415_p2 i_3_fu_428_p2 op2_assign_fu_557_p2 op2_assign_1_fu_573_p2 p_Val2_s_fu_469_p2 add_i_i_i_i_i286_i_fu_499_p2 add_ln516_fu_642_p2 first_row_index_fu_606_p2 read_rows_count_1_fu_681_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>xfMat2axis_24_9_2160_3840_1_U0</InstName>
                    <ModuleName>xfMat2axis_24_9_2160_3840_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>199</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi_fu_82</InstName>
                            <ModuleName>xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>j_2_fu_143_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_fu_105_p2 sub9_fu_111_p2 i_2_fu_134_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>dst_mat_cols_c_U dst_mat_rows_c_U src_mat_cols_c_U src_mat_rows_c_U src_mat_data_U dst_mat_data_U src_mat_rows_c9_channel_U src_mat_cols_c10_channel_U dst_mat_rows_c11_channel_U dst_mat_cols_c12_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>Block_split1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>130</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat</Name>
            <Loops>
                <loop_col_zxi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.061</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3842</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_zxi2mat>
                        <Name>loop_col_zxi2mat</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_zxi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>90</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_zxi2mat" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_107_p2" SOURCE="include/need/org_xf_resize_accel_stream.cpp:47" URAM="0" VARIABLE="j_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>axis2xfMat_24_9_2160_3840_1_s</Name>
            <Loops>
                <loop_row_axi2mat/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.268</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303041</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 8303041</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_axi2mat>
                        <Name>loop_row_axi2mat</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_axis2xfMat_24_9_2160_3840_1_Pipeline_loop_col_zxi2mat_fu_102</Instance>
                        </InstanceList>
                    </loop_row_axi2mat>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>196</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_axi2mat" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_140_p2" SOURCE="include/need/org_xf_resize_accel_stream.cpp:45" URAM="0" VARIABLE="i_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2</Name>
            <Loops>
                <VITIS_LOOP_337_1_VITIS_LOOP_342_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.888</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>3842</Average-caseLatency>
                    <Worst-caseLatency>7682</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>76.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 7682</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_337_1_VITIS_LOOP_342_2>
                        <Name>VITIS_LOOP_337_1_VITIS_LOOP_342_2</Name>
                        <TripCount>
                            <range>
                                <min>2</min>
                                <max>7680</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 7680</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 76.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_337_1_VITIS_LOOP_342_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>104</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>235</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_1_VITIS_LOOP_342_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_fu_135_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:337" URAM="0" VARIABLE="add_ln337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_1_VITIS_LOOP_342_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln337_1_fu_160_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:337" URAM="0" VARIABLE="add_ln337_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_337_1_VITIS_LOOP_342_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln342_fu_193_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:342" URAM="0" VARIABLE="add_ln342"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfUDivResize</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>68</Best-caseLatency>
                    <Average-caseLatency>68</Average-caseLatency>
                    <Worst-caseLatency>68</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.680 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.680 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.680 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>68</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>911</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>791</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>scaleCompute_17_42_20_48_16_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>525</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>219</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_48ns_42s_74_5_0_U42" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_66_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5</Name>
            <Loops>
                <VITIS_LOOP_394_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19</Best-caseLatency>
                    <Average-caseLatency>1938</Average-caseLatency>
                    <Worst-caseLatency>3858</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.190 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19 ~ 3858</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_394_5>
                        <Name>VITIS_LOOP_394_5</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>17 ~ 3856</Latency>
                        <AbsoluteTimeLatency>0.170 us ~ 38.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>18</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_scaleCompute_17_42_20_48_16_1_s_fu_541</Instance>
                        </InstanceList>
                    </VITIS_LOOP_394_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2240</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1571</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_V_2_U" SOURCE="include/need/xf_resize_nn_bilinear.hpp:329" URAM="0" VARIABLE="line_buffer_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln394_fu_618_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:394" URAM="0" VARIABLE="add_ln394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_644_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_4_fu_901_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_800_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_7_fu_838_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1246" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="idx_nxt_fu_869_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:433" URAM="0" VARIABLE="idx_nxt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_12ns_24_4_1_U46" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_fu_973_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln70_1_fu_983_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="val0_V_fu_989_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val0_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val1_V_fu_995_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val1_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val2_V_fu_1001_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val2_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U53" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_9s_21_4_1_U47" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U50" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U50" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U53" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_1276_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_1389_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_4_fu_1074_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln70_5_fu_1084_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="val0_V_1_fu_1090_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val0_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val1_V_1_fu_1096_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val1_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val2_V_1_fu_1102_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val2_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U54" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_9s_21_4_1_U48" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U51" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U51" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U54" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_1316_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_1414_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_8_fu_1172_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="sub_ln70_9_fu_1182_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="sub_ln70_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="val0_V_2_fu_1188_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val0_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val1_V_2_fu_1194_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val1_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="sub" PRAGMA="" RTLNAME="val2_V_2_fu_1200_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:70" URAM="0" VARIABLE="val2_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U55" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_12ns_9s_21_4_1_U49" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U52" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1171" URAM="0" VARIABLE="r_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_9s_21s_22_4_1_U52" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="add_ln1245_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp" LATENCY="3" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12ns_10s_22s_23_4_1_U55" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_1356_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:1245" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_394_5" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1439_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885" URAM="0" VARIABLE="ret_V_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s</Name>
            <Loops>
                <VITIS_LOOP_387_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>173</Best-caseLatency>
                    <Average-caseLatency>2110995</Average-caseLatency>
                    <Worst-caseLatency>8369115</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.730 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.110 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.691 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>173 ~ 8369115</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_387_4>
                        <Name>VITIS_LOOP_387_4</Name>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>32 ~ 8361360</Latency>
                        <AbsoluteTimeLatency>0.320 us ~ 83.614 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>32</min>
                                <max>3871</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>32 ~ 3871</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_scaleCompute_17_42_20_48_16_1_s_fu_189</Instance>
                            <Instance>grp_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_Pipeline_VITIS_LOOP_394_5_fu_214</Instance>
                        </InstanceList>
                    </VITIS_LOOP_387_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>4789</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>4313</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_V_U" SOURCE="include/need/xf_resize_nn_bilinear.hpp:329" URAM="0" VARIABLE="line_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="12" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="line_buffer_V_1_U" SOURCE="include/need/xf_resize_nn_bilinear.hpp:329" URAM="0" VARIABLE="line_buffer_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub272_fu_357_p2" SOURCE="" URAM="0" VARIABLE="sub272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp_V_fu_362_p2" SOURCE="" URAM="0" VARIABLE="tmp_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_op_assign_fu_370_p2" SOURCE="" URAM="0" VARIABLE="i_op_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln902_fu_415_p2" SOURCE="D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot\ap_fixed_base.h:902" URAM="0" VARIABLE="sub_ln902"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_428_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:387" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_557_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_1_fu_573_p2" SOURCE="" URAM="0" VARIABLE="op2_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_s_fu_469_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:392" URAM="0" VARIABLE="p_Val2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i_i_i_i286_i_fu_499_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:392" URAM="0" VARIABLE="add_i_i_i_i_i286_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln516_fu_642_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:516" URAM="0" VARIABLE="add_ln516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="first_row_index_fu_606_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:521" URAM="0" VARIABLE="first_row_index"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_387_4" OPTYPE="add" PRAGMA="" RTLNAME="read_rows_count_1_fu_681_p2" SOURCE="include/need/xf_resize_nn_bilinear.hpp:533" URAM="0" VARIABLE="read_rows_count_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resize_1_9_2160_3840_2160_3840_1_9_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>174</Best-caseLatency>
                    <Average-caseLatency>2110996</Average-caseLatency>
                    <Worst-caseLatency>8369116</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>21.110 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.691 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>174 ~ 8369116</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>4858</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>4401</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi</Name>
            <Loops>
                <loop_col_mat2axi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.061</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3842</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 3842</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_col_mat2axi>
                        <Name>loop_col_mat2axi</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>3840</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 3840</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 38.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop_col_mat2axi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>110</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_col_mat2axi" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_143_p2" SOURCE="include/need/org_xf_resize_accel_stream.cpp:72" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2axis_24_9_2160_3840_1_s</Name>
            <Loops>
                <loop_row_mat2axi/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.534</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8303042</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.030 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 8303042</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop_row_mat2axi>
                        <Name>loop_row_mat2axi</Name>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>2160</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8303040</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 83.030 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>3844</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 3844</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xfMat2axis_24_9_2160_3840_1_Pipeline_loop_col_mat2axi_fu_82</Instance>
                        </InstanceList>
                    </loop_row_mat2axi>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>310</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_105_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub9_fu_111_p2" SOURCE="" URAM="0" VARIABLE="sub9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop_row_mat2axi" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_134_p2" SOURCE="include/need/org_xf_resize_accel_stream.cpp:70" URAM="0" VARIABLE="i_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>resize_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.655</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>175</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>8369117</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.750 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>83.691 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>175</min>
                            <max>8369117</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>175 ~ 8369117</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>36</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>6396</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>5992</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>11</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_cols_c_U" SOURCE="" URAM="0" VARIABLE="dst_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_rows_c_U" SOURCE="" URAM="0" VARIABLE="dst_mat_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="src_mat_cols_c_U" SOURCE="" URAM="0" VARIABLE="src_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="src_mat_rows_c_U" SOURCE="" URAM="0" VARIABLE="src_mat_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="src_mat_data_U" SOURCE="include/need/org_xf_resize_accel_stream.cpp:106" URAM="0" VARIABLE="src_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_data_U" SOURCE="include/need/org_xf_resize_accel_stream.cpp:107" URAM="0" VARIABLE="dst_mat_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="src_mat_rows_c9_channel_U" SOURCE="" URAM="0" VARIABLE="src_mat_rows_c9_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="src_mat_cols_c10_channel_U" SOURCE="" URAM="0" VARIABLE="src_mat_cols_c10_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_rows_c11_channel_U" SOURCE="" URAM="0" VARIABLE="dst_mat_rows_c11_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_cols_c12_channel_U" SOURCE="" URAM="0" VARIABLE="dst_mat_cols_c12_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>src_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dst_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="src" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="src" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;24&gt;, 1, 1, 1&gt;, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="dst" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src_rows" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="src_rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src_cols" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="src_cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst_rows" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="dst_rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst_cols" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="dst_cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_EN" access="RW" description="Enable Channel 2 (ap_local_deadlock) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="3" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                        <field offset="5" width="1" name="CHAN2_INT_ST" access="RTOW" description="Channel 2 (ap_local_deadlock) Interrupt Status. 0 = No Channel 2 input interrupt, 1 = Channel 2 input interrup"/>
                        <field offset="6" width="26" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="src_rows" access="W" description="Data signal of src_rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="src_rows" access="W" description="Bit 31 to 0 of src_rows"/>
                    </fields>
                </register>
                <register offset="0x18" name="src_cols" access="W" description="Data signal of src_cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="src_cols" access="W" description="Bit 31 to 0 of src_cols"/>
                    </fields>
                </register>
                <register offset="0x20" name="dst_rows" access="W" description="Data signal of dst_rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst_rows" access="W" description="Bit 31 to 0 of dst_rows"/>
                    </fields>
                </register>
                <register offset="0x28" name="dst_cols" access="W" description="Data signal of dst_cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst_cols" access="W" description="Bit 31 to 0 of dst_cols"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="src_rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="src_cols"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="dst_rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="dst_cols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:src:dst</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="src" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="24" portPrefix="src_">
            <ports>
                <port>src_TDATA</port>
                <port>src_TDEST</port>
                <port>src_TID</port>
                <port>src_TKEEP</port>
                <port>src_TLAST</port>
                <port>src_TREADY</port>
                <port>src_TSTRB</port>
                <port>src_TUSER</port>
                <port>src_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst" type="axi4stream" busTypeName="axis" mode="master" dataWidth="24" portPrefix="dst_">
            <ports>
                <port>dst_TDATA</port>
                <port>dst_TDEST</port>
                <port>dst_TID</port>
                <port>dst_TKEEP</port>
                <port>dst_TLAST</port>
                <port>dst_TREADY</port>
                <port>dst_TSTRB</port>
                <port>dst_TUSER</port>
                <port>dst_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="dst"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN 5=CHAN2_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST 5=CHAN2_INT_ST</column>
                    <column name="s_axi_control">src_rows, 0x10, 32, W, Data signal of src_rows, </column>
                    <column name="s_axi_control">src_cols, 0x18, 32, W, Data signal of src_cols, </column>
                    <column name="s_axi_control">dst_rows, 0x20, 32, W, Data signal of dst_rows, </column>
                    <column name="s_axi_control">dst_cols, 0x28, 32, W, Data signal of dst_cols, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="11">Interface, Register Mode, TDATA, TDEST, TID, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="dst">both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                    <column name="src">both, 24, 1, 1, 3, 1, 1, 3, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="src">in, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="dst">out, stream&lt;hls::axis&lt;ap_uint&lt;24&gt; 1 1 1&gt; 0&gt;&amp;</column>
                    <column name="src_rows">in, int</column>
                    <column name="src_cols">in, int</column>
                    <column name="dst_rows">in, int</column>
                    <column name="dst_cols">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="src">src, interface, </column>
                    <column name="dst">dst, interface, </column>
                    <column name="src_rows">s_axi_control, register, name=src_rows offset=0x10 range=32</column>
                    <column name="src_cols">s_axi_control, register, name=src_cols offset=0x18 range=32</column>
                    <column name="dst_rows">s_axi_control, register, name=dst_rows offset=0x20 range=32</column>
                    <column name="dst_cols">s_axi_control, register, name=dst_cols offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_flatten" location="include/need/org_xf_resize_accel_stream.cpp:48" status="valid" parentFunction="axis2xfmat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="include/need/org_xf_resize_accel_stream.cpp:49" status="valid" parentFunction="axis2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="include/need/org_xf_resize_accel_stream.cpp:73" status="valid" parentFunction="xfmat2axis" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="include/need/org_xf_resize_accel_stream.cpp:74" status="valid" parentFunction="xfmat2axis" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:97" status="valid" parentFunction="resize_accel" variable="src" isDirective="0" options="axis register both port=src"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:98" status="valid" parentFunction="resize_accel" variable="dst" isDirective="0" options="axis register both port=dst"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:100" status="valid" parentFunction="resize_accel" variable="src_rows" isDirective="0" options="s_axilite port=src_rows"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:101" status="valid" parentFunction="resize_accel" variable="src_cols" isDirective="0" options="s_axilite port=src_cols"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:102" status="valid" parentFunction="resize_accel" variable="dst_rows" isDirective="0" options="s_axilite port=dst_rows"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:103" status="valid" parentFunction="resize_accel" variable="dst_cols" isDirective="0" options="s_axilite port=dst_cols"/>
        <Pragma type="interface" location="include/need/org_xf_resize_accel_stream.cpp:104" status="valid" parentFunction="resize_accel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="include/need/org_xf_resize_accel_stream.cpp:109" status="valid" parentFunction="resize_accel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:28" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:37" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:47" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:57" status="valid" parentFunction="axigetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:65" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:74" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:84" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_axi_io.hpp:94" status="valid" parentFunction="axisetbitfields" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_infra.hpp:39" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_infra.hpp:50" status="valid" parentFunction="fetchingmatdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_infra.hpp:59" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_infra.hpp:73" status="valid" parentFunction="fillingdata" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/need/xf_infra.hpp:119" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_infra.hpp:120" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="avg=1 max=1"/>
        <Pragma type="loop_flatten" location="include/need/xf_infra.hpp:134" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="include/need/xf_infra.hpp:135" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="include/need/xf_infra.hpp:160" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_infra.hpp:161" status="valid" parentFunction="axivideo2xfmat" variable="" isDirective="0" options="avg=1 max=1"/>
        <Pragma type="loop_flatten" location="include/need/xf_infra.hpp:200" status="valid" parentFunction="xfmat2axivideo" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="include/need/xf_infra.hpp:201" status="valid" parentFunction="xfmat2axivideo" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_math.h:2884" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="include/need/xf_math.h:2885" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_math.h:2898" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="include/need/xf_math.h:2899" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_math.h:2912" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="include/need/xf_math.h:2913" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_math.h:2926" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="include/need/xf_math.h:2927" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_math.h:2952" status="valid" parentFunction="inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="include/need/xf_math.h:3017" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options="min=24 max=24"/>
        <Pragma type="pipeline" location="include/need/xf_math.h:3018" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/need/xf_math.h:3349" status="valid" parentFunction="sqrt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_resize.hpp:38" status="valid" parentFunction="resize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="include/need/xf_resize_down_area.hpp:58" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:110" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:114" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:227" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:231" status="valid" parentFunction="flag_index_generator" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:252" status="valid" parentFunction="treeadder" variable="in1" isDirective="0" options="variable=in1 complete dim=1"/>
        <Pragma type="inline" location="include/need/xf_resize_down_area.hpp:253" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:264" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:273" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:282" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:291" status="valid" parentFunction="treeadder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:321" status="valid" parentFunction="processblock" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:364" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:368" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:380" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:384" status="valid" parentFunction="coreprocessdownarea" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_resize_down_area.hpp:430" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:442" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:447" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:455" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:509" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:513" status="valid" parentFunction="update_output_buffer" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:583" status="valid" parentFunction="xfresizeareadownscale" variable="Xindex_output" isDirective="0" options="variable=Xindex_output complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:587" status="valid" parentFunction="xfresizeareadownscale" variable="Xindex_output_initial" isDirective="0" options="variable=Xindex_output_initial complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:595" status="valid" parentFunction="xfresizeareadownscale" variable="inflag_TA_prev" isDirective="0" options="variable=inflag_TA_prev complete dim=0"/>
        <Pragma type="pipeline" location="include/need/xf_resize_down_area.hpp:599" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:632" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:633" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer complete dim=2"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:638" status="valid" parentFunction="xfresizeareadownscale" variable="accum_reg" isDirective="0" options="variable=accum_reg complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:642" status="valid" parentFunction="xfresizeareadownscale" variable="accum_reg_overlap" isDirective="0" options="variable=accum_reg_overlap complete dim=0"/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:646" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:647" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:651" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/need/xf_resize_down_area.hpp:660" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:664" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:668" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_down_area.hpp:688" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options="min=1 max=SRC_ROWS"/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_down_area.hpp:694" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options="min=1 max=SRC_TC"/>
        <Pragma type="pipeline" location="include/need/xf_resize_down_area.hpp:695" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="include/need/xf_resize_down_area.hpp:696" status="valid" parentFunction="xfresizeareadownscale" variable="ouput_buffer" isDirective="0" options="variable=ouput_buffer inter false"/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:701" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:726" status="valid" parentFunction="xfresizeareadownscale" variable="output_buffer_index" isDirective="0" options="variable=output_buffer_index complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:731" status="valid" parentFunction="xfresizeareadownscale" variable="inflag_TA" isDirective="0" options="variable=inflag_TA complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:737" status="valid" parentFunction="xfresizeareadownscale" variable="Wx" isDirective="0" options="variable=Wx complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:769" status="valid" parentFunction="xfresizeareadownscale" variable="PB_out" isDirective="0" options="variable=PB_out complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:773" status="valid" parentFunction="xfresizeareadownscale" variable="PB_out_overlap" isDirective="0" options="variable=PB_out_overlap complete dim=0"/>
        <Pragma type="array_partition" location="include/need/xf_resize_down_area.hpp:787" status="valid" parentFunction="xfresizeareadownscale" variable="DDR_write_data" isDirective="0" options="variable=DDR_write_data complete dim=0"/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:799" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_down_area.hpp:803" status="valid" parentFunction="xfresizeareadownscale" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_resize_nn_bilinear.hpp:37" status="valid" parentFunction="interpolatepixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_resize_nn_bilinear.hpp:79" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:92" status="valid" parentFunction="computeoutputpixel" variable="unpackX1" isDirective="0" options="variable=unpackX1 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:96" status="valid" parentFunction="computeoutputpixel" variable="unpackX2" isDirective="0" options="variable=unpackX2 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:100" status="valid" parentFunction="computeoutputpixel" variable="outputPixel" isDirective="0" options="variable=outputPixel complete dim=1"/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:104" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:108" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:120" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:125" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:129" status="valid" parentFunction="computeoutputpixel" variable="unpackX1temp" isDirective="0" options="variable=unpackX1temp complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:133" status="valid" parentFunction="computeoutputpixel" variable="unpackX2temp" isDirective="0" options="variable=unpackX2temp complete dim=1"/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:137" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:155" status="valid" parentFunction="computeoutputpixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_resize_nn_bilinear.hpp:163" status="valid" parentFunction="xfudivresize" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="include/need/xf_resize_nn_bilinear.hpp:173" status="valid" parentFunction="scalemult" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/need/xf_resize_nn_bilinear.hpp:177" status="valid" parentFunction="scalemult" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="include/need/xf_resize_nn_bilinear.hpp:310" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="function instances=scaleCompute&lt;INDEX_INT, COMP_INDEX_WIDTH, COMP_INDEX_INT, SCALE_WIDTH, SCALE_INT, INTERPOLATION_TYPE&gt; limit=1"/>
        <Pragma type="allocation" location="include/need/xf_resize_nn_bilinear.hpp:311" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="function instances=xfUDivResize limit=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:325" status="valid" parentFunction="resizennbilinear" variable="scaleXParallel" isDirective="0" options="variable=scaleXParallel complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:331" status="valid" parentFunction="resizennbilinear" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:332" status="valid" parentFunction="resizennbilinear" variable="line_buffer" isDirective="0" options="variable=line_buffer complete dim=2"/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_nn_bilinear.hpp:340" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=2"/>
        <Pragma type="pipeline" location="include/need/xf_resize_nn_bilinear.hpp:344" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_nn_bilinear.hpp:345" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=INWIDTH/NPPC"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:366" status="valid" parentFunction="resizennbilinear" variable="indexx" isDirective="0" options="variable=indexx complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:372" status="valid" parentFunction="resizennbilinear" variable="WeightX" isDirective="0" options="variable=WeightX complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:377" status="valid" parentFunction="resizennbilinear" variable="P0Buf" isDirective="0" options="variable=P0Buf complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_nn_bilinear.hpp:381" status="valid" parentFunction="resizennbilinear" variable="P1Buf" isDirective="0" options="variable=P1Buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_nn_bilinear.hpp:389" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=LOOPCOUNTROW"/>
        <Pragma type="pipeline" location="include/need/xf_resize_nn_bilinear.hpp:396" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_nn_bilinear.hpp:397" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options="min=1 max=LOOPCOUNTCOL/NPPC"/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:430" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:443" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:451" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:464" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:472" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:485" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_nn_bilinear.hpp:498" status="valid" parentFunction="resizennbilinear" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="include/need/xf_resize_up_area.hpp:36" status="valid" parentFunction="coreprocessuparea" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:68" status="valid" parentFunction="processblockareaup" variable="D0" isDirective="0" options="variable=D0 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:69" status="valid" parentFunction="processblockareaup" variable="D1" isDirective="0" options="variable=D1 dim=1"/>
        <Pragma type="inline" location="include/need/xf_resize_up_area.hpp:70" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:75" status="valid" parentFunction="processblockareaup" variable="line0" isDirective="0" options="variable=line0 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:76" status="valid" parentFunction="processblockareaup" variable="line1" isDirective="0" options="variable=line1 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:90" status="valid" parentFunction="processblockareaup" variable="line0_0" isDirective="0" options="variable=line0_0 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:91" status="valid" parentFunction="processblockareaup" variable="line0_1" isDirective="0" options="variable=line0_1 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:96" status="valid" parentFunction="processblockareaup" variable="line1_0" isDirective="0" options="variable=line1_0 complete dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:97" status="valid" parentFunction="processblockareaup" variable="line1_1" isDirective="0" options="variable=line1_1 complete dim=1"/>
        <Pragma type="unroll" location="include/need/xf_resize_up_area.hpp:107" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_up_area.hpp:123" status="valid" parentFunction="processblockareaup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_resize_up_area.hpp:152" status="valid" parentFunction="xfudivareaup" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:182" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:183" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:187" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:188" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=4 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:192" status="valid" parentFunction="xfresizeareaupscale" variable="Hoffset" isDirective="0" options="variable=Hoffset cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:193" status="valid" parentFunction="xfresizeareaupscale" variable="Hweight" isDirective="0" options="variable=Hweight cyclic factor=2 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:217" status="valid" parentFunction="xfresizeareaupscale" variable="D0" isDirective="0" options="variable=D0 dim=1"/>
        <Pragma type="array_partition" location="include/need/xf_resize_up_area.hpp:218" status="valid" parentFunction="xfresizeareaupscale" variable="D1" isDirective="0" options="variable=D1 dim=1"/>
        <Pragma type="allocation" location="include/need/xf_resize_up_area.hpp:227" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="function instances=xFUDivAreaUp limit=1"/>
        <Pragma type="pipeline" location="include/need/xf_resize_up_area.hpp:242" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_up_area.hpp:243" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_COLS"/>
        <Pragma type="pipeline" location="include/need/xf_resize_up_area.hpp:267" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_up_area.hpp:268" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_ROWS"/>
        <Pragma type="pipeline" location="include/need/xf_resize_up_area.hpp:294" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_up_area.hpp:295" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = SRC_TC"/>
        <Pragma type="pipeline" location="include/need/xf_resize_up_area.hpp:304" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_up_area.hpp:305" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = SRC_TC"/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_up_area.hpp:316" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max = DST_ROWS"/>
        <Pragma type="pipeline" location="include/need/xf_resize_up_area.hpp:360" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="include/need/xf_resize_up_area.hpp:361" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="include/need/xf_resize_up_area.hpp:362" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options="min=1 max=DST_TC avg=DST_TC"/>
        <Pragma type="unroll" location="include/need/xf_resize_up_area.hpp:376" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_up_area.hpp:390" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_up_area.hpp:404" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_resize_up_area.hpp:418" status="valid" parentFunction="xfresizeareaupscale" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="include/need/xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:309" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:318" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:333" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:338" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:348" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:353" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:363" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:368" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:378" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:393" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:398" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:408" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:413" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:423" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_structs.hpp:428" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:584" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:592" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:599" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:607" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:654" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:663" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:672" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:681" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:708" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_structs.hpp:742" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="include/need/xf_structs.hpp:956" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:991" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:992" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1005" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1006" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1026" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1030" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1031" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1064" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1065" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1108" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1109" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1121" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1134" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1149" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1172" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1184" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1207" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1281" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1282" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1311" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1316" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1317" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1359" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1372" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1389" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1390" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_structs.hpp:1404" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="include/need/xf_structs.hpp:1405" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1419" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1446" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1477" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_structs.hpp:1507" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:34" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:39" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:52" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:58" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:74" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:80" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:100" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:106" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:107" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:128" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:134" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:135" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:155" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:161" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:162" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:178" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:184" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:185" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:201" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:207" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:208" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:230" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="include/need/xf_utility.hpp:242" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_utility.hpp:244" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:299" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_utility.hpp:305" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:317" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="include/need/xf_utility.hpp:326" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:349" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_utility.hpp:369" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:377" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="include/need/xf_utility.hpp:378" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:448" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="include/need/xf_utility.hpp:449" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:453" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:454" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:479" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:480" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:515" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:516" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:594" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:595" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_utility.hpp:605" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:654" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:655" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:700" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:701" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="include/need/xf_utility.hpp:743" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="include/need/xf_utility.hpp:744" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="include/need/xf_utility.hpp:755" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="include/need/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="include/need/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:124" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:156" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:168" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:172" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:200" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:212" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:216" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:244" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:260" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:287" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:320" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:332" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:359" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:392" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:425" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:437" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:464" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:497" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:530" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:542" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:579" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:592" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:605" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:618" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:631" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:644" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:657" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:670" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:683" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:700" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="include/need/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="include/need/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:711" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_1P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:716" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_1P_URAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:721" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:726" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_2P_URAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:731" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_S2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:736" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_S2P_URAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:741" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_T2P_BRAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="resource" location="include/need/xf_video_mem.hpp:746" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val core=RAM_T2P_URAM">
            <Msg msg_id="207-5523" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
        </Pragma>
        <Pragma type="array_partition" location="include/need/xf_video_mem.hpp:755" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="include/need/xf_video_mem.hpp:759" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5525" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:813" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:826" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:856" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:869" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:898" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:931" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:964" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="include/need/xf_video_mem.hpp:970" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:981" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:992" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:1004" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:1016" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:1028" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="include/need/xf_video_mem.hpp:1040" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

