# Verilog-HDL-Lab-Experiments
Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of verilog HDL based lab experiments conducted in EEL2020 Digitial Design at IIT Jodhpur
