<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MSS_SUBSYSTEM_sb_0_sb</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./MSS_SUBSYSTEM_sb_0_sb.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./MSS_SUBSYSTEM_sb_0_sb_cfg.cxf1</name><userFileType>CXF</userFileType></file><file fileid="2"><name>./MSS_SUBSYSTEM_sb_0_sb_cfg.sdb</name><userFileType>SDB</userFileType></file><file fileid="3"><name>./CCC_0/MSS_SUBSYSTEM_sb_0_sb_CCC_0_configuration.xml</name><userFileType>LOG</userFileType></file><file fileid="4"><name>./MSS_SUBSYSTEM_sb_0_sb_SYS_BLD.xml</name><userFileType>LOG</userFileType></file><file fileid="5"><name>./MSS_SUBSYSTEM_sb_0_sb_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="6"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="7"><name>./CCC_0/MSS_SUBSYSTEM_sb_0_sb_CCC_0_FCCC.cxf</name><userFileType>CXF</userFileType></file><file fileid="8"><name>../../Actel/SgCore/FCCC/2.0.201/FCCC.cxf</name><userFileType>CXF</userFileType></file><file fileid="9"><name>../../Actel/DirectCore/CoreConfigP/7.1.100/CoreConfigP.cxf</name><userFileType>CXF</userFileType></file><file fileid="10"><name>../../Actel/DirectCore/CoreResetP/7.1.100/CoreResetP.cxf</name><userFileType>CXF</userFileType></file><file fileid="11"><name>./FABOSC_0/MSS_SUBSYSTEM_sb_0_sb_FABOSC_0_OSC.cxf</name><userFileType>CXF</userFileType></file><file fileid="12"><name>../../Actel/SgCore/OSC/2.0.101/OSC.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="13"><name>./MSS_SUBSYSTEM_sb_0_sb.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SysBldDesign</category><function/><variation>SysBldDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SysBldDesign</type></vendorExtension><vendorExtension><state invalidateMessage="InvalidateNone" value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SystemBuilder" name="SystemBuilder" vendor="Actel" version="1.0"/><configuration/><dependentModules><module id_library="DirectCore" id_name="CoreConfigP" id_vendor="Actel" id_version="7.1.100" module_class="SpiritModule" name="CoreConfigP" state="GOOD" type="3"/><module id_library="DirectCore" id_name="CoreResetP" id_vendor="Actel" id_version="7.1.100" module_class="SpiritModule" name="CoreResetP" state="GOOD" type="3"/><module id_library="SgCore" id_name="FCCC" id_vendor="Actel" id_version="2.0.201" module_class="SpiritModule" name="FCCC" state="GOOD" type="3"/><module id_library="SgCore" id_name="OSC" id_vendor="Actel" id_version="2.0.101" module_class="SpiritModule" name="OSC" state="GOOD" type="3"/><module module_class="ComponentModule" name="MSS_SUBSYSTEM_sb_0_sb_MSS::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>MDDR_DDR_AMBA_SLAVE</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MDDR_DDR_AHB0_S_HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HBURST</componentSignalName><busSignalName>HBURST</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HMASTLOCK</componentSignalName><busSignalName>HMASTLOCK</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HREADY</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HREADYOUT</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>MDDR_DDR_AHB0_S_HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_0_AMBA_SLAVE</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_AHB_S_HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HSEL</componentSignalName><busSignalName>HSELx</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HMASTLOCK</componentSignalName><busSignalName>HMASTLOCK</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HREADY</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HREADYOUT</componentSignalName><busSignalName>HREADYOUT</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_S_HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_0_AMBA_MASTER</name><busType library="AMBA2" name="AHB" vendor="AMBA" version="r0p0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_AHB_M_HADDR</componentSignalName><busSignalName>HADDR</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HTRANS</componentSignalName><busSignalName>HTRANS</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HWRITE</componentSignalName><busSignalName>HWRITE</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HSIZE</componentSignalName><busSignalName>HSIZE</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HWDATA</componentSignalName><busSignalName>HWDATA</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HRDATA</componentSignalName><busSignalName>HRDATA</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HREADY</componentSignalName><busSignalName>HREADY</busSignalName></signal><signal><componentSignalName>FIC_0_AHB_M_HRESP</componentSignalName><busSignalName>HRESP</busSignalName></signal></signalMap></busInterface><busInterface><name>MDDR_PADS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MDDR_DQS_TMATCH_0_OUT</componentSignalName><busSignalName>MDDR_DQS_TMATCH_0_OUT</busSignalName></signal><signal><componentSignalName>MDDR_CAS_N</componentSignalName><busSignalName>MDDR_CAS_N</busSignalName></signal><signal><componentSignalName>MDDR_CLK</componentSignalName><busSignalName>MDDR_CLK</busSignalName></signal><signal><componentSignalName>MDDR_CLK_N</componentSignalName><busSignalName>MDDR_CLK_N</busSignalName></signal><signal><componentSignalName>MDDR_CKE</componentSignalName><busSignalName>MDDR_CKE</busSignalName></signal><signal><componentSignalName>MDDR_CS_N</componentSignalName><busSignalName>MDDR_CS_N</busSignalName></signal><signal><componentSignalName>MDDR_ODT</componentSignalName><busSignalName>MDDR_ODT</busSignalName></signal><signal><componentSignalName>MDDR_RAS_N</componentSignalName><busSignalName>MDDR_RAS_N</busSignalName></signal><signal><componentSignalName>MDDR_RESET_N</componentSignalName><busSignalName>MDDR_RESET_N</busSignalName></signal><signal><componentSignalName>MDDR_WE_N</componentSignalName><busSignalName>MDDR_WE_N</busSignalName></signal><signal><componentSignalName>MDDR_ADDR</componentSignalName><busSignalName>MDDR_ADDR</busSignalName></signal><signal><componentSignalName>MDDR_BA</componentSignalName><busSignalName>MDDR_BA</busSignalName></signal><signal><componentSignalName>MDDR_DQS_TMATCH_0_IN</componentSignalName><busSignalName>MDDR_DQS_TMATCH_0_IN</busSignalName></signal><signal><componentSignalName>MDDR_DM_RDQS</componentSignalName><busSignalName>MDDR_DM_RDQS</busSignalName></signal><signal><componentSignalName>MDDR_DQ</componentSignalName><busSignalName>MDDR_DQ</busSignalName></signal><signal><componentSignalName>MDDR_DQS</componentSignalName><busSignalName>MDDR_DQS</busSignalName></signal></signalMap></busInterface><busInterface><name>MSS_DDR_FIC_SUBSYSTEM_PINS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>MSS_DDR_FIC_SUBSYSTEM_CLK</componentSignalName><busSignalName>MSS_DDR_FIC_SUBSYSTEM_CLK</busSignalName></signal><signal><componentSignalName>MSS_DDR_FIC_SUBSYSTEM_LOCK</componentSignalName><busSignalName>MSS_DDR_FIC_SUBSYSTEM_LOCK</busSignalName></signal></signalMap></busInterface><busInterface><name>FIC_0_PINS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FIC_0_CLK</componentSignalName><busSignalName>FIC_0_CLK</busSignalName></signal><signal><componentSignalName>FIC_0_LOCK</componentSignalName><busSignalName>FIC_0_LOCK</busSignalName></signal></signalMap></busInterface><busInterface><name>FAB_CCC_PINS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>FAB_CCC_GL1</componentSignalName><busSignalName>FAB_CCC_GL1</busSignalName></signal><signal><componentSignalName>FAB_CCC_LOCK</componentSignalName><busSignalName>FAB_CCC_LOCK</busSignalName></signal></signalMap></busInterface><busInterface><name>INIT_PINS</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>INIT_DONE</componentSignalName><busSignalName>INIT_DONE</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>MDDR_DQS_TMATCH_0_OUT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CLK</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CLK_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CKE</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_CS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_ODT</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_RAS_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_RESET_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_WE_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS_TMATCH_0_IN</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>POWER_ON_RESET_N</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FAB_RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INIT_DONE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK0_PAD</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MSS_DDR_FIC_SUBSYSTEM_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_DDR_FIC_SUBSYSTEM_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_CLK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DDR_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DEVRST_N</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>SYSRESET</padMacro><padMacroPin>DEVRST_N</padMacroPin><used>true</used></vendorExtensions></signal><signal><name>FAB_CCC_GL1</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FAB_CCC_LOCK</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MSS_READY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HMASTLOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HREADYOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HRESP</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HWRITE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HSEL</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HMASTLOCK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HREADYOUT</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HRESP</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HWRITE</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HRESP</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_ADDR</name><direction>out</direction><left>15</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_BA</name><direction>out</direction><left>2</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DM_RDQS</name><direction>inout</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQ</name><direction>inout</direction><left>15</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MDDR_DQS</name><direction>inout</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>MSS_INT_F2M</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HBURST</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>MDDR_DDR_AHB0_S_HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HADDR</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HTRANS</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HSIZE</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HWDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_S_HRDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HADDR</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HTRANS</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HSIZE</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HWDATA</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FIC_0_AHB_M_HRDATA</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>