# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../../../2025.1/data/rsb/busdef" \
"../../../../project_riscv-alu.srcs/sources_1/new/riscv_alu.v" \
"../../../../project_riscv-alu.srcs/sim_1/new/test_alu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
