# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Mar 10 2024 13:09:20

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
		5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 41.17 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 48.46 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            59040       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        20830            -3328       N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_app        20840            7754        N/A              N/A         N/A              N/A         N/A              N/A         
clk_usb       clk_usb        20830            195         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  4801         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  3980         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  17257         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  17257         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -3877       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -2818       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  13490                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  13503                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 41.17 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_18_11_7/lcout
Path End         : u_app.lfsr_q_19_LC_13_25_6/ce
Capture Clock    : u_app.lfsr_q_19_LC_13_25_6/clk
Setup Constraint : 83330p
Path slack       : 59039p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6834
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             90164

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6834
+ Clock To Q                               1391
+ Data Path Delay                         22900
---------------------------------------   ----- 
End-of-path arrival time (ps)             31125
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_30_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2737/I                                        Odrv12                         0                 0  RISE       1
I__2737/O                                        Odrv12                      1073              1073  RISE       1
I__2739/I                                        Span12Mux_h                    0              1073  RISE       1
I__2739/O                                        Span12Mux_h                 1073              2146  RISE       1
I__2740/I                                        Span12Mux_s1_v                 0              2146  RISE       1
I__2740/O                                        Span12Mux_s1_v               199              2344  RISE       1
I__2741/I                                        LocalMux                       0              2344  RISE       1
I__2741/O                                        LocalMux                    1099              3444  RISE       1
I__2742/I                                        IoInMux                        0              3444  RISE       1
I__2742/O                                        IoInMux                      662              4106  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4106  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5695  RISE     170
I__16034/I                                       gio2CtrlBuf                    0              5695  RISE       1
I__16034/O                                       gio2CtrlBuf                    0              5695  RISE       1
I__16035/I                                       GlobalMux                      0              5695  RISE       1
I__16035/O                                       GlobalMux                    252              5947  RISE       1
I__16112/I                                       ClkMux                         0              5947  RISE       1
I__16112/O                                       ClkMux                       887              6834  RISE       1
u_app.wait_cnt_q_6_LC_18_11_7/clk                LogicCell40_SEQ_MODE_1000      0              6834  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_18_11_7/lcout                  LogicCell40_SEQ_MODE_1000   1391              8225  59040  RISE       2
I__15695/I                                           LocalMux                       0              8225  59040  RISE       1
I__15695/O                                           LocalMux                    1099              9324  59040  RISE       1
I__15697/I                                           InMux                          0              9324  59040  RISE       1
I__15697/O                                           InMux                        662              9986  59040  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_11_1/in0            LogicCell40_SEQ_MODE_0000      0              9986  59040  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_11_1/lcout          LogicCell40_SEQ_MODE_0000   1245             11231  59040  RISE       1
I__12891/I                                           LocalMux                       0             11231  59040  RISE       1
I__12891/O                                           LocalMux                    1099             12331  59040  RISE       1
I__12892/I                                           InMux                          0             12331  59040  RISE       1
I__12892/O                                           InMux                        662             12993  59040  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_11_4/in3           LogicCell40_SEQ_MODE_0000      0             12993  59040  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_11_4/lcout         LogicCell40_SEQ_MODE_0000    861             13854  59040  RISE      13
I__13550/I                                           Odrv4                          0             13854  59040  RISE       1
I__13550/O                                           Odrv4                        596             14450  59040  RISE       1
I__13554/I                                           Span4Mux_v                     0             14450  59040  RISE       1
I__13554/O                                           Span4Mux_v                   596             15046  59040  RISE       1
I__13561/I                                           LocalMux                       0             15046  59040  RISE       1
I__13561/O                                           LocalMux                    1099             16145  59040  RISE       1
I__13570/I                                           InMux                          0             16145  59040  RISE       1
I__13570/O                                           InMux                        662             16807  59040  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_18_18_4/in1           LogicCell40_SEQ_MODE_0000      0             16807  59040  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_18_18_4/lcout         LogicCell40_SEQ_MODE_0000   1179             17986  59040  RISE      14
I__13652/I                                           LocalMux                       0             17986  59040  RISE       1
I__13652/O                                           LocalMux                    1099             19085  59040  RISE       1
I__13662/I                                           InMux                          0             19085  59040  RISE       1
I__13662/O                                           InMux                        662             19748  59040  RISE       1
u_app.state_q_RNI52CD2_6_LC_17_18_4/in3              LogicCell40_SEQ_MODE_0000      0             19748  59040  RISE       1
u_app.state_q_RNI52CD2_6_LC_17_18_4/lcout            LogicCell40_SEQ_MODE_0000    861             20608  59040  RISE       2
I__13821/I                                           Odrv12                         0             20608  59040  RISE       1
I__13821/O                                           Odrv12                      1073             21681  59040  RISE       1
I__13823/I                                           Span12Mux_h                    0             21681  59040  RISE       1
I__13823/O                                           Span12Mux_h                 1073             22754  59040  RISE       1
I__13825/I                                           LocalMux                       0             22754  59040  RISE       1
I__13825/O                                           LocalMux                    1099             23853  59040  RISE       1
I__13826/I                                           InMux                          0             23853  59040  RISE       1
I__13826/O                                           InMux                        662             24516  59040  RISE       1
u_app.state_q_RNISVV66_5_LC_13_22_4/in3              LogicCell40_SEQ_MODE_0000      0             24516  59040  RISE       1
u_app.state_q_RNISVV66_5_LC_13_22_4/lcout            LogicCell40_SEQ_MODE_0000    861             25377  59040  RISE       1
I__7340/I                                            Odrv12                         0             25377  59040  RISE       1
I__7340/O                                            Odrv12                      1073             26449  59040  RISE       1
I__7341/I                                            Span12Mux_s4_v                 0             26449  59040  RISE       1
I__7341/O                                            Span12Mux_s4_v               371             26820  59040  RISE       1
I__7342/I                                            LocalMux                       0             26820  59040  RISE       1
I__7342/O                                            LocalMux                    1099             27919  59040  RISE       1
I__7343/I                                            IoInMux                        0             27919  59040  RISE       1
I__7343/O                                            IoInMux                      662             28582  59040  RISE       1
u_app.state_q_RNISVV66_0_5/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             28582  59040  RISE       1
u_app.state_q_RNISVV66_0_5/GLOBALBUFFEROUTPUT        ICE_GB                      1589             30171  59040  RISE      24
I__12267/I                                           gio2CtrlBuf                    0             30171  59040  RISE       1
I__12267/O                                           gio2CtrlBuf                    0             30171  59040  RISE       1
I__12268/I                                           GlobalMux                      0             30171  59040  RISE       1
I__12268/O                                           GlobalMux                    252             30423  59040  RISE       1
I__12269/I                                           CEMux                          0             30423  59040  RISE       1
I__12269/O                                           CEMux                        702             31125  59040  RISE       1
u_app.lfsr_q_19_LC_13_25_6/ce                        LogicCell40_SEQ_MODE_1000      0             31125  59040  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_30_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2737/I                                        Odrv12                         0                 0  RISE       1
I__2737/O                                        Odrv12                      1073              1073  RISE       1
I__2739/I                                        Span12Mux_h                    0              1073  RISE       1
I__2739/O                                        Span12Mux_h                 1073              2146  RISE       1
I__2740/I                                        Span12Mux_s1_v                 0              2146  RISE       1
I__2740/O                                        Span12Mux_s1_v               199              2344  RISE       1
I__2741/I                                        LocalMux                       0              2344  RISE       1
I__2741/O                                        LocalMux                    1099              3444  RISE       1
I__2742/I                                        IoInMux                        0              3444  RISE       1
I__2742/O                                        IoInMux                      662              4106  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4106  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5695  RISE     170
I__16034/I                                       gio2CtrlBuf                    0              5695  RISE       1
I__16034/O                                       gio2CtrlBuf                    0              5695  RISE       1
I__16035/I                                       GlobalMux                      0              5695  RISE       1
I__16035/O                                       GlobalMux                    252              5947  RISE       1
I__16049/I                                       ClkMux                         0              5947  RISE       1
I__16049/O                                       ClkMux                       887              6834  RISE       1
u_app.lfsr_q_19_LC_13_25_6/clk                   LogicCell40_SEQ_MODE_1000      0              6834  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 48.46 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/clk
Setup Constraint : 20830p
Path slack       : 195p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18516
---------------------------------------   ----- 
End-of-path arrival time (ps)             21046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                         0                 0  RISE     434
I__14066/I                                          gio2CtrlBuf                    0                 0  RISE       1
I__14066/O                                          gio2CtrlBuf                    0                 0  RISE       1
I__14067/I                                          GlobalMux                      0                 0  RISE       1
I__14067/O                                          GlobalMux                    252               252  RISE       1
I__14152/I                                          ClkMux                         0               252  RISE       1
I__14152/O                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout                                        LogicCell40_SEQ_MODE_1000   1391              2530    195  RISE       9
I__11142/I                                                                                  LocalMux                       0              2530    195  RISE       1
I__11142/O                                                                                  LocalMux                    1099              3629    195  RISE       1
I__11145/I                                                                                  InMux                          0              3629    195  RISE       1
I__11145/O                                                                                  InMux                        662              4291    195  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/in0                                  LogicCell40_SEQ_MODE_0000      0              4291    195  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/ltout                                LogicCell40_SEQ_MODE_0000    901              5192    195  FALL       1
I__2917/I                                                                                   CascadeMux                     0              5192    195  FALL       1
I__2917/O                                                                                   CascadeMux                     0              5192    195  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/in2                              LogicCell40_SEQ_MODE_0000      0              5192    195  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/lcout                            LogicCell40_SEQ_MODE_0000   1179              6371    195  RISE       1
I__2915/I                                                                                   LocalMux                       0              6371    195  RISE       1
I__2915/O                                                                                   LocalMux                    1099              7470    195  RISE       1
I__2916/I                                                                                   InMux                          0              7470    195  RISE       1
I__2916/O                                                                                   InMux                        662              8132    195  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_7_15_7/in3                                            LogicCell40_SEQ_MODE_0000      0              8132    195  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_7_15_7/lcout                                          LogicCell40_SEQ_MODE_0000    861              8993    195  RISE       3
I__3406/I                                                                                   Odrv4                          0              8993    195  RISE       1
I__3406/O                                                                                   Odrv4                        596              9589    195  RISE       1
I__3408/I                                                                                   LocalMux                       0              9589    195  RISE       1
I__3408/O                                                                                   LocalMux                    1099             10688    195  RISE       1
I__3410/I                                                                                   InMux                          0             10688    195  RISE       1
I__3410/O                                                                                   InMux                        662             11351    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_7_18_3/in3       LogicCell40_SEQ_MODE_0000      0             11351    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_7_18_3/lcout     LogicCell40_SEQ_MODE_0000    861             12211    195  RISE       8
I__2999/I                                                                                   LocalMux                       0             12211    195  RISE       1
I__2999/O                                                                                   LocalMux                    1099             13311    195  RISE       1
I__3003/I                                                                                   InMux                          0             13311    195  RISE       1
I__3003/O                                                                                   InMux                        662             13973    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/in3           LogicCell40_SEQ_MODE_0000      0             13973    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/lcout         LogicCell40_SEQ_MODE_0000    861             14834    195  RISE       1
I__2955/I                                                                                   LocalMux                       0             14834    195  RISE       1
I__2955/O                                                                                   LocalMux                    1099             15933    195  RISE       1
I__2956/I                                                                                   InMux                          0             15933    195  RISE       1
I__2956/O                                                                                   InMux                        662             16595    195  RISE       1
I__2957/I                                                                                   CascadeMux                     0             16595    195  RISE       1
I__2957/O                                                                                   CascadeMux                     0             16595    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_19_0/in2       LogicCell40_SEQ_MODE_0000      0             16595    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_19_0/carryout  LogicCell40_SEQ_MODE_0000    609             17205    195  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_19_1/carryin      LogicCell40_SEQ_MODE_0000      0             17205    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_19_1/carryout     LogicCell40_SEQ_MODE_0000    278             17483    195  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_19_2/carryin      LogicCell40_SEQ_MODE_0000      0             17483    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_19_2/carryout     LogicCell40_SEQ_MODE_0000    278             17761    195  RISE       1
I__2668/I                                                                                   InMux                          0             17761    195  RISE       1
I__2668/O                                                                                   InMux                        662             18423    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_19_3/in3          LogicCell40_SEQ_MODE_0000      0             18423    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_19_3/lcout        LogicCell40_SEQ_MODE_0000    861             19284    195  RISE       1
I__2948/I                                                                                   LocalMux                       0             19284    195  RISE       1
I__2948/O                                                                                   LocalMux                    1099             20383    195  RISE       1
I__2949/I                                                                                   InMux                          0             20383    195  RISE       1
I__2949/O                                                                                   InMux                        662             21046    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/in3                LogicCell40_SEQ_MODE_1010      0             21046    195  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     434
I__14066/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__14066/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__14067/I                                                                    GlobalMux                      0                 0  RISE       1
I__14067/O                                                                    GlobalMux                    252               252  RISE       1
I__14177/I                                                                    ClkMux                         0               252  RISE       1
I__14177/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/clk
Setup Constraint : 20830p
Path slack       : 195p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         18516
---------------------------------------   ----- 
End-of-path arrival time (ps)             21046
 
Launch Clock Path
pin name                                            model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                         0                 0  RISE     434
I__14066/I                                          gio2CtrlBuf                    0                 0  RISE       1
I__14066/O                                          gio2CtrlBuf                    0                 0  RISE       1
I__14067/I                                          GlobalMux                      0                 0  RISE       1
I__14067/O                                          GlobalMux                    252               252  RISE       1
I__14152/I                                          ClkMux                         0               252  RISE       1
I__14152/O                                          ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq_LC_7_13_0/lcout                                        LogicCell40_SEQ_MODE_1000   1391              2530    195  RISE       9
I__11142/I                                                                                  LocalMux                       0              2530    195  RISE       1
I__11142/O                                                                                  LocalMux                    1099              3629    195  RISE       1
I__11145/I                                                                                  InMux                          0              3629    195  RISE       1
I__11145/O                                                                                  InMux                        662              4291    195  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/in0                                  LogicCell40_SEQ_MODE_0000      0              4291    195  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNO_LC_8_14_5/ltout                                LogicCell40_SEQ_MODE_0000    901              5192    195  FALL       1
I__2917/I                                                                                   CascadeMux                     0              5192    195  FALL       1
I__2917/O                                                                                   CascadeMux                     0              5192    195  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/in2                              LogicCell40_SEQ_MODE_0000      0              5192    195  FALL       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNIJ31O_LC_8_14_6/lcout                            LogicCell40_SEQ_MODE_0000   1179              6371    195  RISE       1
I__2915/I                                                                                   LocalMux                       0              6371    195  RISE       1
I__2915/O                                                                                   LocalMux                    1099              7470    195  RISE       1
I__2916/I                                                                                   InMux                          0              7470    195  RISE       1
I__2916/O                                                                                   InMux                        662              8132    195  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_7_15_7/in3                                            LogicCell40_SEQ_MODE_0000      0              8132    195  RISE       1
u_usb_cdc.u_sie.out_eop_q_RNI1HCE2_LC_7_15_7/lcout                                          LogicCell40_SEQ_MODE_0000    861              8993    195  RISE       3
I__3406/I                                                                                   Odrv4                          0              8993    195  RISE       1
I__3406/O                                                                                   Odrv4                        596              9589    195  RISE       1
I__3408/I                                                                                   LocalMux                       0              9589    195  RISE       1
I__3408/O                                                                                   LocalMux                    1099             10688    195  RISE       1
I__3410/I                                                                                   InMux                          0             10688    195  RISE       1
I__3410/O                                                                                   InMux                        662             11351    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_7_18_3/in3       LogicCell40_SEQ_MODE_0000      0             11351    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_0_sqmuxa_1_LC_7_18_3/lcout     LogicCell40_SEQ_MODE_0000    861             12211    195  RISE       8
I__2999/I                                                                                   LocalMux                       0             12211    195  RISE       1
I__2999/O                                                                                   LocalMux                    1099             13311    195  RISE       1
I__3003/I                                                                                   InMux                          0             13311    195  RISE       1
I__3003/O                                                                                   InMux                        662             13973    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/in3           LogicCell40_SEQ_MODE_0000      0             13973    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_nak_q_RNI7VMGE_LC_8_19_6/lcout         LogicCell40_SEQ_MODE_0000    861             14834    195  RISE       1
I__2955/I                                                                                   LocalMux                       0             14834    195  RISE       1
I__2955/O                                                                                   LocalMux                    1099             15933    195  RISE       1
I__2956/I                                                                                   InMux                          0             15933    195  RISE       1
I__2956/O                                                                                   InMux                        662             16595    195  RISE       1
I__2957/I                                                                                   CascadeMux                     0             16595    195  RISE       1
I__2957/O                                                                                   CascadeMux                     0             16595    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_19_0/in2       LogicCell40_SEQ_MODE_0000      0             16595    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNIGJK22_0_LC_7_19_0/carryout  LogicCell40_SEQ_MODE_0000    609             17205    195  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_19_1/carryin      LogicCell40_SEQ_MODE_0000      0             17205    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_1_LC_7_19_1/carryout     LogicCell40_SEQ_MODE_0000    278             17483    195  RISE       2
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_19_2/carryin      LogicCell40_SEQ_MODE_0000      0             17483    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_2_LC_7_19_2/carryout     LogicCell40_SEQ_MODE_0000    278             17761    195  RISE       1
I__2668/I                                                                                   InMux                          0             17761    195  RISE       1
I__2668/O                                                                                   InMux                        662             18423    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_19_3/in3          LogicCell40_SEQ_MODE_0000      0             18423    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_RNO_0_3_LC_7_19_3/lcout        LogicCell40_SEQ_MODE_0000    861             19284    195  RISE       1
I__2948/I                                                                                   LocalMux                       0             19284    195  RISE       1
I__2948/O                                                                                   LocalMux                    1099             20383    195  RISE       1
I__2949/I                                                                                   InMux                          0             20383    195  RISE       1
I__2949/O                                                                                   InMux                        662             21046    195  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/in3                LogicCell40_SEQ_MODE_1010      0             21046    195  RISE       1

Capture Clock Path
pin name                                                                      model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                     ICE_GB                         0                 0  RISE     434
I__14066/I                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__14066/O                                                                    gio2CtrlBuf                    0                 0  RISE       1
I__14067/I                                                                    GlobalMux                      0                 0  RISE       1
I__14067/O                                                                    GlobalMux                    252               252  RISE       1
I__14177/I                                                                    ClkMux                         0               252  RISE       1
I__14177/O                                                                    ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.out_last_qq_3_LC_8_18_1/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_11_21_6/lcout
Path End         : u_app.lfsr_q_19_LC_13_25_6/ce
Capture Clock    : u_app.lfsr_q_19_LC_13_25_6/clk
Setup Constraint : 20840p
Path slack       : 7754p

Capture Clock Arrival Time (clk_app:R#2)   20840
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6834
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             27674

Launch Clock Arrival Time (clk_usb:R#4)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         17390
---------------------------------------   ----- 
End-of-path arrival time (ps)             19920
 
Launch Clock Path
pin name                                                                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                                            ICE_GB                         0                 0  RISE     434
I__14066/I                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__14066/O                                                                                           gio2CtrlBuf                    0                 0  RISE       1
I__14067/I                                                                                           GlobalMux                      0                 0  RISE       1
I__14067/O                                                                                           GlobalMux                    252               252  RISE       1
I__14174/I                                                                                           ClkMux                         0               252  RISE       1
I__14174/O                                                                                           ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_11_21_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1

Data path
pin name                                                                                               model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_ready_q_LC_11_21_6/lcout  LogicCell40_SEQ_MODE_1010   1391              2530   7754  RISE       4
I__13537/I                                                                                             Odrv4                          0              2530   7754  RISE       1
I__13537/O                                                                                             Odrv4                        596              3126   7754  RISE       1
I__13540/I                                                                                             Span4Mux_h                     0              3126   7754  RISE       1
I__13540/O                                                                                             Span4Mux_h                   517              3642   7754  RISE       1
I__13544/I                                                                                             Span4Mux_h                     0              3642   7754  RISE       1
I__13544/O                                                                                             Span4Mux_h                   517              4159   7754  RISE       1
I__13547/I                                                                                             LocalMux                       0              4159   7754  RISE       1
I__13547/O                                                                                             LocalMux                    1099              5258   7754  RISE       1
I__13549/I                                                                                             InMux                          0              5258   7754  RISE       1
I__13549/O                                                                                             InMux                        662              5920   7754  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_18_18_4/in3                                                             LogicCell40_SEQ_MODE_0000      0              5920   7754  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_18_18_4/lcout                                                           LogicCell40_SEQ_MODE_0000    861              6781   7754  RISE      14
I__13652/I                                                                                             LocalMux                       0              6781   7754  RISE       1
I__13652/O                                                                                             LocalMux                    1099              7880   7754  RISE       1
I__13662/I                                                                                             InMux                          0              7880   7754  RISE       1
I__13662/O                                                                                             InMux                        662              8543   7754  RISE       1
u_app.state_q_RNI52CD2_6_LC_17_18_4/in3                                                                LogicCell40_SEQ_MODE_0000      0              8543   7754  RISE       1
u_app.state_q_RNI52CD2_6_LC_17_18_4/lcout                                                              LogicCell40_SEQ_MODE_0000    861              9404   7754  RISE       2
I__13821/I                                                                                             Odrv12                         0              9404   7754  RISE       1
I__13821/O                                                                                             Odrv12                      1073             10476   7754  RISE       1
I__13823/I                                                                                             Span12Mux_h                    0             10476   7754  RISE       1
I__13823/O                                                                                             Span12Mux_h                 1073             11549   7754  RISE       1
I__13825/I                                                                                             LocalMux                       0             11549   7754  RISE       1
I__13825/O                                                                                             LocalMux                    1099             12649   7754  RISE       1
I__13826/I                                                                                             InMux                          0             12649   7754  RISE       1
I__13826/O                                                                                             InMux                        662             13311   7754  RISE       1
u_app.state_q_RNISVV66_5_LC_13_22_4/in3                                                                LogicCell40_SEQ_MODE_0000      0             13311   7754  RISE       1
u_app.state_q_RNISVV66_5_LC_13_22_4/lcout                                                              LogicCell40_SEQ_MODE_0000    861             14172   7754  RISE       1
I__7340/I                                                                                              Odrv12                         0             14172   7754  RISE       1
I__7340/O                                                                                              Odrv12                      1073             15244   7754  RISE       1
I__7341/I                                                                                              Span12Mux_s4_v                 0             15244   7754  RISE       1
I__7341/O                                                                                              Span12Mux_s4_v               371             15615   7754  RISE       1
I__7342/I                                                                                              LocalMux                       0             15615   7754  RISE       1
I__7342/O                                                                                              LocalMux                    1099             16715   7754  RISE       1
I__7343/I                                                                                              IoInMux                        0             16715   7754  RISE       1
I__7343/O                                                                                              IoInMux                      662             17377   7754  RISE       1
u_app.state_q_RNISVV66_0_5/USERSIGNALTOGLOBALBUFFER                                                    ICE_GB                         0             17377   7754  RISE       1
u_app.state_q_RNISVV66_0_5/GLOBALBUFFEROUTPUT                                                          ICE_GB                      1589             18966   7754  RISE      24
I__12267/I                                                                                             gio2CtrlBuf                    0             18966   7754  RISE       1
I__12267/O                                                                                             gio2CtrlBuf                    0             18966   7754  RISE       1
I__12268/I                                                                                             GlobalMux                      0             18966   7754  RISE       1
I__12268/O                                                                                             GlobalMux                    252             19218   7754  RISE       1
I__12269/I                                                                                             CEMux                          0             19218   7754  RISE       1
I__12269/O                                                                                             CEMux                        702             19920   7754  RISE       1
u_app.lfsr_q_19_LC_13_25_6/ce                                                                          LogicCell40_SEQ_MODE_1000      0             19920   7754  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_30_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2737/I                                        Odrv12                         0                 0  RISE       1
I__2737/O                                        Odrv12                      1073              1073  RISE       1
I__2739/I                                        Span12Mux_h                    0              1073  RISE       1
I__2739/O                                        Span12Mux_h                 1073              2146  RISE       1
I__2740/I                                        Span12Mux_s1_v                 0              2146  RISE       1
I__2740/O                                        Span12Mux_s1_v               199              2344  RISE       1
I__2741/I                                        LocalMux                       0              2344  RISE       1
I__2741/O                                        LocalMux                    1099              3444  RISE       1
I__2742/I                                        IoInMux                        0              3444  RISE       1
I__2742/O                                        IoInMux                      662              4106  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4106  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5695  RISE     170
I__16034/I                                       gio2CtrlBuf                    0              5695  RISE       1
I__16034/O                                       gio2CtrlBuf                    0              5695  RISE       1
I__16035/I                                       GlobalMux                      0              5695  RISE       1
I__16035/O                                       GlobalMux                    252              5947  RISE       1
I__16049/I                                       ClkMux                         0              5947  RISE       1
I__16049/O                                       ClkMux                       887              6834  RISE       1
u_app.lfsr_q_19_LC_13_25_6/clk                   LogicCell40_SEQ_MODE_1000      0              6834  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_usb:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_15_18_0/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_23_5/in3
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_23_5/clk
Setup Constraint : 20830p
Path slack       : -3328p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                                -728
----------------------------------------   ----- 
End-of-path required time (ps)             21241

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6834
+ Clock To Q                               1391
+ Data Path Delay                         16344
---------------------------------------   ----- 
End-of-path arrival time (ps)             24569
 
Launch Clock Path
pin name                                                                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_30_3/lcout                                                               LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2737/I                                                                                                 Odrv12                         0                 0  RISE       1
I__2737/O                                                                                                 Odrv12                      1073              1073  RISE       1
I__2739/I                                                                                                 Span12Mux_h                    0              1073  RISE       1
I__2739/O                                                                                                 Span12Mux_h                 1073              2146  RISE       1
I__2740/I                                                                                                 Span12Mux_s1_v                 0              2146  RISE       1
I__2740/O                                                                                                 Span12Mux_s1_v               199              2344  RISE       1
I__2741/I                                                                                                 LocalMux                       0              2344  RISE       1
I__2741/O                                                                                                 LocalMux                    1099              3444  RISE       1
I__2742/I                                                                                                 IoInMux                        0              3444  RISE       1
I__2742/O                                                                                                 IoInMux                      662              4106  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                           ICE_GB                         0              4106  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                                 ICE_GB                      1589              5695  RISE     170
I__16034/I                                                                                                gio2CtrlBuf                    0              5695  RISE       1
I__16034/O                                                                                                gio2CtrlBuf                    0              5695  RISE       1
I__16035/I                                                                                                GlobalMux                      0              5695  RISE       1
I__16035/O                                                                                                GlobalMux                    252              5947  RISE       1
I__16084/I                                                                                                ClkMux                         0              5947  RISE       1
I__16084/O                                                                                                ClkMux                       887              6834  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_15_18_0/clk  LogicCell40_SEQ_MODE_1010      0              6834  RISE       1

Data path
pin name                                                                                                             model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_LC_15_18_0/lcout           LogicCell40_SEQ_MODE_1010   1391              8225  -3328  RISE       2
I__9022/I                                                                                                            Odrv4                          0              8225  -3328  RISE       1
I__9022/O                                                                                                            Odrv4                        596              8821  -3328  RISE       1
I__9024/I                                                                                                            Span4Mux_h                     0              8821  -3328  RISE       1
I__9024/O                                                                                                            Span4Mux_h                   517              9337  -3328  RISE       1
I__9026/I                                                                                                            Span4Mux_v                     0              9337  -3328  RISE       1
I__9026/O                                                                                                            Span4Mux_v                   596              9933  -3328  RISE       1
I__9028/I                                                                                                            LocalMux                       0              9933  -3328  RISE       1
I__9028/O                                                                                                            LocalMux                    1099             11033  -3328  RISE       1
I__9030/I                                                                                                            InMux                          0             11033  -3328  RISE       1
I__9030/O                                                                                                            InMux                        662             11695  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_9_17_6/in3      LogicCell40_SEQ_MODE_0000      0             11695  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_consumed_q_RNI7CGT_LC_9_17_6/lcout    LogicCell40_SEQ_MODE_0000    861             12556  -3328  RISE      10
I__5648/I                                                                                                            Odrv4                          0             12556  -3328  RISE       1
I__5648/O                                                                                                            Odrv4                        596             13152  -3328  RISE       1
I__5650/I                                                                                                            Span4Mux_v                     0             13152  -3328  RISE       1
I__5650/O                                                                                                            Span4Mux_v                   596             13748  -3328  RISE       1
I__5655/I                                                                                                            Span4Mux_v                     0             13748  -3328  RISE       1
I__5655/O                                                                                                            Span4Mux_v                   596             14344  -3328  RISE       1
I__5664/I                                                                                                            LocalMux                       0             14344  -3328  RISE       1
I__5664/O                                                                                                            LocalMux                    1099             15443  -3328  RISE       1
I__5668/I                                                                                                            InMux                          0             15443  -3328  RISE       1
I__5668/O                                                                                                            InMux                        662             16105  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_8_22_6/in3    LogicCell40_SEQ_MODE_0000      0             16105  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_valid_q_RNI6H1A4_0_0_LC_8_22_6/lcout  LogicCell40_SEQ_MODE_0000    861             16966  -3328  RISE      10
I__5628/I                                                                                                            LocalMux                       0             16966  -3328  RISE       1
I__5628/O                                                                                                            LocalMux                    1099             18066  -3328  RISE       1
I__5633/I                                                                                                            InMux                          0             18066  -3328  RISE       1
I__5633/O                                                                                                            InMux                        662             18728  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_7_21_0/in3          LogicCell40_SEQ_MODE_0000      0             18728  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_out_first_q_RNIGVFE4_0_LC_7_21_0/lcout        LogicCell40_SEQ_MODE_0000    861             19589  -3328  RISE       4
I__3079/I                                                                                                            Odrv4                          0             19589  -3328  RISE       1
I__3079/O                                                                                                            Odrv4                        596             20185  -3328  RISE       1
I__3082/I                                                                                                            LocalMux                       0             20185  -3328  RISE       1
I__3082/O                                                                                                            LocalMux                    1099             21284  -3328  RISE       1
I__3085/I                                                                                                            InMux                          0             21284  -3328  RISE       1
I__3085/O                                                                                                            InMux                        662             21946  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_2_LC_7_23_2/in3          LogicCell40_SEQ_MODE_0000      0             21946  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_RNO_1_2_LC_7_23_2/lcout        LogicCell40_SEQ_MODE_0000    861             22807  -3328  RISE       1
I__3110/I                                                                                                            LocalMux                       0             22807  -3328  RISE       1
I__3110/O                                                                                                            LocalMux                    1099             23906  -3328  RISE       1
I__3111/I                                                                                                            InMux                          0             23906  -3328  RISE       1
I__3111/O                                                                                                            InMux                        662             24569  -3328  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_23_5/in3                LogicCell40_SEQ_MODE_1010      0             24569  -3328  RISE       1

Capture Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                                                                              ICE_GB                         0                 0  RISE     434
I__14066/I                                                                                             gio2CtrlBuf                    0                 0  RISE       1
I__14066/O                                                                                             gio2CtrlBuf                    0                 0  RISE       1
I__14067/I                                                                                             GlobalMux                      0                 0  RISE       1
I__14067/O                                                                                             GlobalMux                    252               252  RISE       1
I__14205/I                                                                                             ClkMux                         0               252  RISE       1
I__14205/O                                                                                             ClkMux                       887              1139  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_out_fifo.u_lte12mhz_async_data_app_out_data_q_2_LC_8_23_5/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.4::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_18_11_7/lcout
Path End         : u_app.lfsr_q_19_LC_13_25_6/ce
Capture Clock    : u_app.lfsr_q_19_LC_13_25_6/clk
Setup Constraint : 83330p
Path slack       : 59039p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  6834
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             90164

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  6834
+ Clock To Q                               1391
+ Data Path Delay                         22900
---------------------------------------   ----- 
End-of-path arrival time (ps)             31125
 
Launch Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_30_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2737/I                                        Odrv12                         0                 0  RISE       1
I__2737/O                                        Odrv12                      1073              1073  RISE       1
I__2739/I                                        Span12Mux_h                    0              1073  RISE       1
I__2739/O                                        Span12Mux_h                 1073              2146  RISE       1
I__2740/I                                        Span12Mux_s1_v                 0              2146  RISE       1
I__2740/O                                        Span12Mux_s1_v               199              2344  RISE       1
I__2741/I                                        LocalMux                       0              2344  RISE       1
I__2741/O                                        LocalMux                    1099              3444  RISE       1
I__2742/I                                        IoInMux                        0              3444  RISE       1
I__2742/O                                        IoInMux                      662              4106  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4106  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5695  RISE     170
I__16034/I                                       gio2CtrlBuf                    0              5695  RISE       1
I__16034/O                                       gio2CtrlBuf                    0              5695  RISE       1
I__16035/I                                       GlobalMux                      0              5695  RISE       1
I__16035/O                                       GlobalMux                    252              5947  RISE       1
I__16112/I                                       ClkMux                         0              5947  RISE       1
I__16112/O                                       ClkMux                       887              6834  RISE       1
u_app.wait_cnt_q_6_LC_18_11_7/clk                LogicCell40_SEQ_MODE_1000      0              6834  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_18_11_7/lcout                  LogicCell40_SEQ_MODE_1000   1391              8225  59040  RISE       2
I__15695/I                                           LocalMux                       0              8225  59040  RISE       1
I__15695/O                                           LocalMux                    1099              9324  59040  RISE       1
I__15697/I                                           InMux                          0              9324  59040  RISE       1
I__15697/O                                           InMux                        662              9986  59040  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_11_1/in0            LogicCell40_SEQ_MODE_0000      0              9986  59040  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_18_11_1/lcout          LogicCell40_SEQ_MODE_0000   1245             11231  59040  RISE       1
I__12891/I                                           LocalMux                       0             11231  59040  RISE       1
I__12891/O                                           LocalMux                    1099             12331  59040  RISE       1
I__12892/I                                           InMux                          0             12331  59040  RISE       1
I__12892/O                                           InMux                        662             12993  59040  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_11_4/in3           LogicCell40_SEQ_MODE_0000      0             12993  59040  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_18_11_4/lcout         LogicCell40_SEQ_MODE_0000    861             13854  59040  RISE      13
I__13550/I                                           Odrv4                          0             13854  59040  RISE       1
I__13550/O                                           Odrv4                        596             14450  59040  RISE       1
I__13554/I                                           Span4Mux_v                     0             14450  59040  RISE       1
I__13554/O                                           Span4Mux_v                   596             15046  59040  RISE       1
I__13561/I                                           LocalMux                       0             15046  59040  RISE       1
I__13561/O                                           LocalMux                    1099             16145  59040  RISE       1
I__13570/I                                           InMux                          0             16145  59040  RISE       1
I__13570/O                                           InMux                        662             16807  59040  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_18_18_4/in1           LogicCell40_SEQ_MODE_0000      0             16807  59040  RISE       1
u_app.wait_cnt_q_RNI3T002_0_LC_18_18_4/lcout         LogicCell40_SEQ_MODE_0000   1179             17986  59040  RISE      14
I__13652/I                                           LocalMux                       0             17986  59040  RISE       1
I__13652/O                                           LocalMux                    1099             19085  59040  RISE       1
I__13662/I                                           InMux                          0             19085  59040  RISE       1
I__13662/O                                           InMux                        662             19748  59040  RISE       1
u_app.state_q_RNI52CD2_6_LC_17_18_4/in3              LogicCell40_SEQ_MODE_0000      0             19748  59040  RISE       1
u_app.state_q_RNI52CD2_6_LC_17_18_4/lcout            LogicCell40_SEQ_MODE_0000    861             20608  59040  RISE       2
I__13821/I                                           Odrv12                         0             20608  59040  RISE       1
I__13821/O                                           Odrv12                      1073             21681  59040  RISE       1
I__13823/I                                           Span12Mux_h                    0             21681  59040  RISE       1
I__13823/O                                           Span12Mux_h                 1073             22754  59040  RISE       1
I__13825/I                                           LocalMux                       0             22754  59040  RISE       1
I__13825/O                                           LocalMux                    1099             23853  59040  RISE       1
I__13826/I                                           InMux                          0             23853  59040  RISE       1
I__13826/O                                           InMux                        662             24516  59040  RISE       1
u_app.state_q_RNISVV66_5_LC_13_22_4/in3              LogicCell40_SEQ_MODE_0000      0             24516  59040  RISE       1
u_app.state_q_RNISVV66_5_LC_13_22_4/lcout            LogicCell40_SEQ_MODE_0000    861             25377  59040  RISE       1
I__7340/I                                            Odrv12                         0             25377  59040  RISE       1
I__7340/O                                            Odrv12                      1073             26449  59040  RISE       1
I__7341/I                                            Span12Mux_s4_v                 0             26449  59040  RISE       1
I__7341/O                                            Span12Mux_s4_v               371             26820  59040  RISE       1
I__7342/I                                            LocalMux                       0             26820  59040  RISE       1
I__7342/O                                            LocalMux                    1099             27919  59040  RISE       1
I__7343/I                                            IoInMux                        0             27919  59040  RISE       1
I__7343/O                                            IoInMux                      662             28582  59040  RISE       1
u_app.state_q_RNISVV66_0_5/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             28582  59040  RISE       1
u_app.state_q_RNISVV66_0_5/GLOBALBUFFEROUTPUT        ICE_GB                      1589             30171  59040  RISE      24
I__12267/I                                           gio2CtrlBuf                    0             30171  59040  RISE       1
I__12267/O                                           gio2CtrlBuf                    0             30171  59040  RISE       1
I__12268/I                                           GlobalMux                      0             30171  59040  RISE       1
I__12268/O                                           GlobalMux                    252             30423  59040  RISE       1
I__12269/I                                           CEMux                          0             30423  59040  RISE       1
I__12269/O                                           CEMux                        702             31125  59040  RISE       1
u_app.lfsr_q_19_LC_13_25_6/ce                        LogicCell40_SEQ_MODE_1000      0             31125  59040  RISE       1

Capture Clock Path
pin name                                         model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_7_30_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__2737/I                                        Odrv12                         0                 0  RISE       1
I__2737/O                                        Odrv12                      1073              1073  RISE       1
I__2739/I                                        Span12Mux_h                    0              1073  RISE       1
I__2739/O                                        Span12Mux_h                 1073              2146  RISE       1
I__2740/I                                        Span12Mux_s1_v                 0              2146  RISE       1
I__2740/O                                        Span12Mux_s1_v               199              2344  RISE       1
I__2741/I                                        LocalMux                       0              2344  RISE       1
I__2741/O                                        LocalMux                    1099              3444  RISE       1
I__2742/I                                        IoInMux                        0              3444  RISE       1
I__2742/O                                        IoInMux                      662              4106  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4106  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT        ICE_GB                      1589              5695  RISE     170
I__16034/I                                       gio2CtrlBuf                    0              5695  RISE       1
I__16034/O                                       gio2CtrlBuf                    0              5695  RISE       1
I__16035/I                                       GlobalMux                      0              5695  RISE       1
I__16035/O                                       GlobalMux                    252              5947  RISE       1
I__16049/I                                       ClkMux                         0              5947  RISE       1
I__16049/O                                       ClkMux                       887              6834  RISE       1
u_app.lfsr_q_19_LC_13_25_6/clk                   LogicCell40_SEQ_MODE_1000      0              6834  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4801


Data Path Delay                5212
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4801

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                      demo                       0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                            IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__2731/I                                      Odrv12                     0      1000               RISE  1       
I__2731/O                                      Odrv12                     1073   2073               RISE  1       
I__2732/I                                      Span12Mux_h                0      2073               RISE  1       
I__2732/O                                      Span12Mux_h                1073   3146               RISE  1       
I__2733/I                                      Span12Mux_s3_v             0      3146               RISE  1       
I__2733/O                                      Span12Mux_s3_v             305    3450               RISE  1       
I__2734/I                                      LocalMux                   0      3450               RISE  1       
I__2734/O                                      LocalMux                   1099   4550               RISE  1       
I__2735/I                                      InMux                      0      4550               RISE  1       
I__2735/O                                      InMux                      662    5212               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_5/in3  LogicCell40_SEQ_MODE_1000  0      5212               RISE  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  434     
I__14066/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                     GlobalMux                  0      0                  RISE  1       
I__14067/O                                     GlobalMux                  252    252                RISE  1       
I__14215/I                                     ClkMux                     0      252                RISE  1       
I__14215/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3980


Data Path Delay                4391
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3980

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__7376/I                                       Odrv4                      0      1000               RISE  1       
I__7376/O                                       Odrv4                      596    1596               RISE  1       
I__7377/I                                       Span4Mux_h                 0      1596               RISE  1       
I__7377/O                                       Span4Mux_h                 517    2113               RISE  1       
I__7378/I                                       Span4Mux_h                 0      2113               RISE  1       
I__7378/O                                       Span4Mux_h                 517    2629               RISE  1       
I__7379/I                                       LocalMux                   0      2629               RISE  1       
I__7379/O                                       LocalMux                   1099   3728               RISE  1       
I__7380/I                                       InMux                      0      3728               RISE  1       
I__7380/O                                       InMux                      662    4391               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_7/in3  LogicCell40_SEQ_MODE_1000  0      4391               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__14066/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                      GlobalMux                  0      0                  RISE  1       
I__14067/O                                      GlobalMux                  252    252                RISE  1       
I__14198/I                                      ClkMux                     0      252                RISE  1       
I__14198/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17257


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14727
---------------------------- ------
Clock To Out Delay            17257

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  434     
I__14066/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                            GlobalMux                  0      0                  RISE  1       
I__14067/O                                            GlobalMux                  252    252                RISE  1       
I__14106/I                                            ClkMux                     0      252                RISE  1       
I__14106/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_13_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_13_3/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  12      
I__7543/I                                                         LocalMux                   0      2530               RISE  1       
I__7543/O                                                         LocalMux                   1099   3629               RISE  1       
I__7549/I                                                         InMux                      0      3629               RISE  1       
I__7549/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_13_2/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_13_2/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  2       
I__10830/I                                                        Odrv12                     0      5470               RISE  1       
I__10830/O                                                        Odrv12                     1073   6543               RISE  1       
I__10832/I                                                        Span12Mux_v                0      6543               RISE  1       
I__10832/O                                                        Span12Mux_v                980    7523               RISE  1       
I__10834/I                                                        Span12Mux_h                0      7523               RISE  1       
I__10834/O                                                        Span12Mux_h                1073   8596               RISE  1       
I__10836/I                                                        LocalMux                   0      8596               RISE  1       
I__10836/O                                                        LocalMux                   1099   9695               RISE  1       
I__10837/I                                                        InMux                      0      9695               RISE  1       
I__10837/O                                                        InMux                      662    10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_25_5/in3    LogicCell40_SEQ_MODE_0000  0      10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000  861    11218              RISE  2       
I__10823/I                                                        Odrv4                      0      11218              RISE  1       
I__10823/O                                                        Odrv4                      596    11814              RISE  1       
I__10824/I                                                        Span4Mux_s2_v              0      11814              RISE  1       
I__10824/O                                                        Span4Mux_s2_v              437    12251              RISE  1       
I__10825/I                                                        IoSpan4Mux                 0      12251              RISE  1       
I__10825/O                                                        IoSpan4Mux                 622    12874              RISE  1       
I__10826/I                                                        LocalMux                   0      12874              RISE  1       
I__10826/O                                                        LocalMux                   1099   13973              RISE  1       
I__10828/I                                                        IoInMux                    0      13973              RISE  1       
I__10828/O                                                        IoInMux                    662    14635              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14635              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    15169              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      15169              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   17257              FALL  1       
usb_dn:out                                                        demo                       0      17257              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 17257


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             14727
---------------------------- ------
Clock To Out Delay            17257

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  434     
I__14066/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                            GlobalMux                  0      0                  RISE  1       
I__14067/O                                            GlobalMux                  252    252                RISE  1       
I__14106/I                                            ClkMux                     0      252                RISE  1       
I__14106/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_13_3/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_13_13_3/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  12      
I__7543/I                                                         LocalMux                   0      2530               RISE  1       
I__7543/O                                                         LocalMux                   1099   3629               RISE  1       
I__7549/I                                                         InMux                      0      3629               RISE  1       
I__7549/O                                                         InMux                      662    4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_13_2/in1      LogicCell40_SEQ_MODE_0000  0      4291               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_LC_13_13_2/lcout    LogicCell40_SEQ_MODE_0000  1179   5470               RISE  2       
I__10830/I                                                        Odrv12                     0      5470               RISE  1       
I__10830/O                                                        Odrv12                     1073   6543               RISE  1       
I__10832/I                                                        Span12Mux_v                0      6543               RISE  1       
I__10832/O                                                        Span12Mux_v                980    7523               RISE  1       
I__10834/I                                                        Span12Mux_h                0      7523               RISE  1       
I__10834/O                                                        Span12Mux_h                1073   8596               RISE  1       
I__10836/I                                                        LocalMux                   0      8596               RISE  1       
I__10836/O                                                        LocalMux                   1099   9695               RISE  1       
I__10837/I                                                        InMux                      0      9695               RISE  1       
I__10837/O                                                        InMux                      662    10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_25_5/in3    LogicCell40_SEQ_MODE_0000  0      10357              RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_1_LC_16_25_5/lcout  LogicCell40_SEQ_MODE_0000  861    11218              RISE  2       
I__10823/I                                                        Odrv4                      0      11218              RISE  1       
I__10823/O                                                        Odrv4                      596    11814              RISE  1       
I__10824/I                                                        Span4Mux_s2_v              0      11814              RISE  1       
I__10824/O                                                        Span4Mux_s2_v              437    12251              RISE  1       
I__10825/I                                                        IoSpan4Mux                 0      12251              RISE  1       
I__10825/O                                                        IoSpan4Mux                 622    12874              RISE  1       
I__10827/I                                                        LocalMux                   0      12874              RISE  1       
I__10827/O                                                        LocalMux                   1099   13973              RISE  1       
I__10829/I                                                        IoInMux                    0      13973              RISE  1       
I__10829/O                                                        IoInMux                    662    14635              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      14635              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    15169              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      15169              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   17257              FALL  1       
usb_dp:out                                                        demo                       0      17257              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3877


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -5016
---------------------------- ------
Hold Time                     -3877

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                      demo                       0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                   IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                            IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                           PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                            PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__2731/I                                      Odrv12                     0      950                FALL  1       
I__2731/O                                      Odrv12                     1232   2182               FALL  1       
I__2732/I                                      Span12Mux_h                0      2182               FALL  1       
I__2732/O                                      Span12Mux_h                1232   3414               FALL  1       
I__2733/I                                      Span12Mux_s3_v             0      3414               FALL  1       
I__2733/O                                      Span12Mux_s3_v             331    3745               FALL  1       
I__2734/I                                      LocalMux                   0      3745               FALL  1       
I__2734/O                                      LocalMux                   768    4513               FALL  1       
I__2735/I                                      InMux                      0      4513               FALL  1       
I__2735/O                                      InMux                      503    5016               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_5/in3  LogicCell40_SEQ_MODE_1000  0      5016               FALL  1       

Capture Clock Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                      ICE_GB                     0      0                  RISE  434     
I__14066/I                                     gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                     gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                     GlobalMux                  0      0                  RISE  1       
I__14067/O                                     GlobalMux                  252    252                RISE  1       
I__14215/I                                     ClkMux                     0      252                RISE  1       
I__14215/O                                     ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_7_30_5/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2818


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3957
---------------------------- ------
Hold Time                     -2818

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       demo                       0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__7376/I                                       Odrv4                      0      950                FALL  1       
I__7376/O                                       Odrv4                      649    1599               FALL  1       
I__7377/I                                       Span4Mux_h                 0      1599               FALL  1       
I__7377/O                                       Span4Mux_h                 543    2142               FALL  1       
I__7378/I                                       Span4Mux_h                 0      2142               FALL  1       
I__7378/O                                       Span4Mux_h                 543    2685               FALL  1       
I__7379/I                                       LocalMux                   0      2685               FALL  1       
I__7379/O                                       LocalMux                   768    3453               FALL  1       
I__7380/I                                       InMux                      0      3453               FALL  1       
I__7380/O                                       InMux                      503    3957               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_7/in3  LogicCell40_SEQ_MODE_1000  0      3957               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__14066/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                      GlobalMux                  0      0                  RISE  1       
I__14067/O                                      GlobalMux                  252    252                RISE  1       
I__14198/I                                      ClkMux                     0      252                RISE  1       
I__14198/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_13_27_7/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13490


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10960
---------------------------- ------
Clock To Out Delay            13490

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  434     
I__14066/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                            GlobalMux                  0      0                  RISE  1       
I__14067/O                                            GlobalMux                  252    252                RISE  1       
I__14106/I                                            ClkMux                     0      252                RISE  1       
I__14106/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_13_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_13_5/lcout       LogicCell40_SEQ_MODE_1010  1391   2530               FALL  14      
I__7518/I                                                    LocalMux                   0      2530               FALL  1       
I__7518/O                                                    LocalMux                   768    3298               FALL  1       
I__7526/I                                                    InMux                      0      3298               FALL  1       
I__7526/O                                                    InMux                      503    3801               FALL  1       
I__7536/I                                                    CascadeMux                 0      3801               FALL  1       
I__7536/O                                                    CascadeMux                 0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_13_13_1/in2    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_13_13_1/lcout  LogicCell40_SEQ_MODE_0000  1179   4980               RISE  1       
I__7027/I                                                    Odrv12                     0      4980               RISE  1       
I__7027/O                                                    Odrv12                     1073   6053               RISE  1       
I__7028/I                                                    Span12Mux_h                0      6053               RISE  1       
I__7028/O                                                    Span12Mux_h                1073   7126               RISE  1       
I__7029/I                                                    Span12Mux_s8_v             0      7126               RISE  1       
I__7029/O                                                    Span12Mux_s8_v             715    7841               RISE  1       
I__7030/I                                                    Sp12to4                    0      7841               RISE  1       
I__7030/O                                                    Sp12to4                    596    8437               RISE  1       
I__7031/I                                                    IoSpan4Mux                 0      8437               RISE  1       
I__7031/O                                                    IoSpan4Mux                 622    9059               RISE  1       
I__7032/I                                                    LocalMux                   0      9059               RISE  1       
I__7032/O                                                    LocalMux                   1099   10159              RISE  1       
I__7033/I                                                    IoInMux                    0      10159              RISE  1       
I__7033/O                                                    IoInMux                    662    10821              RISE  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      10821              RISE  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    11576              RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      11576              RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   13490              RISE  1       
usb_dn:out                                                   demo                       0      13490              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 13503


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             10973
---------------------------- ------
Clock To Out Delay            13503

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  434     
I__14066/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__14066/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__14067/I                                            GlobalMux                  0      0                  RISE  1       
I__14067/O                                            GlobalMux                  252    252                RISE  1       
I__14106/I                                            ClkMux                     0      252                RISE  1       
I__14106/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_13_5/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_13_13_5/lcout     LogicCell40_SEQ_MODE_1010  1391   2530               FALL  14      
I__7518/I                                                  LocalMux                   0      2530               FALL  1       
I__7518/O                                                  LocalMux                   768    3298               FALL  1       
I__7527/I                                                  InMux                      0      3298               FALL  1       
I__7527/O                                                  InMux                      503    3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_13_13_0/in3    LogicCell40_SEQ_MODE_0000  0      3801               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_13_13_0/lcout  LogicCell40_SEQ_MODE_0000  861    4662               RISE  1       
I__7034/I                                                  Odrv12                     0      4662               RISE  1       
I__7034/O                                                  Odrv12                     1073   5735               RISE  1       
I__7035/I                                                  Span12Mux_v                0      5735               RISE  1       
I__7035/O                                                  Span12Mux_v                980    6715               RISE  1       
I__7036/I                                                  Sp12to4                    0      6715               RISE  1       
I__7036/O                                                  Sp12to4                    596    7311               RISE  1       
I__7037/I                                                  Span4Mux_v                 0      7311               RISE  1       
I__7037/O                                                  Span4Mux_v                 596    7907               RISE  1       
I__7038/I                                                  Span4Mux_s3_v              0      7907               RISE  1       
I__7038/O                                                  Span4Mux_s3_v              543    8450               RISE  1       
I__7039/I                                                  IoSpan4Mux                 0      8450               RISE  1       
I__7039/O                                                  IoSpan4Mux                 622    9073               RISE  1       
I__7040/I                                                  LocalMux                   0      9073               RISE  1       
I__7040/O                                                  LocalMux                   1099   10172              RISE  1       
I__7041/I                                                  IoInMux                    0      10172              RISE  1       
I__7041/O                                                  IoInMux                    662    10834              RISE  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      10834              RISE  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    11589              RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      11589              RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   13503              RISE  1       
usb_dp:out                                                 demo                       0      13503              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

