{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477607324426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477607324430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 20:28:44 2016 " "Processing started: Thu Oct 27 20:28:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477607324430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607324430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607324430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477607324845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 microprocessor-behavior " "Found design unit 1: microprocessor-behavior" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477607344174 ""} { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477607344174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344174 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477607344213 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_all microprocessor.vhd(65) " "Verilog HDL or VHDL warning at microprocessor.vhd(65): object \"reset_all\" assigned a value but never read" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477607344271 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slow_clock microprocessor.vhd(101) " "VHDL Process Statement warning at microprocessor.vhd(101): signal \"slow_clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344271 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(129) " "VHDL Process Statement warning at microprocessor.vhd(129): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344272 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(201) " "VHDL Process Statement warning at microprocessor.vhd(201): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344302 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC microprocessor.vhd(203) " "VHDL Process Statement warning at microprocessor.vhd(203): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344302 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(205) " "VHDL Process Statement warning at microprocessor.vhd(205): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344302 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(207) " "VHDL Process Statement warning at microprocessor.vhd(207): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344302 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(209) " "VHDL Process Statement warning at microprocessor.vhd(209): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344302 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 microprocessor.vhd(211) " "VHDL Process Statement warning at microprocessor.vhd(211): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(216) " "VHDL Process Statement warning at microprocessor.vhd(216): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 microprocessor.vhd(218) " "VHDL Process Statement warning at microprocessor.vhd(218): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(220) " "VHDL Process Statement warning at microprocessor.vhd(220): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(224) " "VHDL Process Statement warning at microprocessor.vhd(224): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR microprocessor.vhd(227) " "VHDL Process Statement warning at microprocessor.vhd(227): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(229) " "VHDL Process Statement warning at microprocessor.vhd(229): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDM microprocessor.vhd(231) " "VHDL Process Statement warning at microprocessor.vhd(231): signal \"RDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344303 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(242) " "VHDL Process Statement warning at microprocessor.vhd(242): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344304 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(244) " "VHDL Process Statement warning at microprocessor.vhd(244): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344304 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(244) " "VHDL Process Statement warning at microprocessor.vhd(244): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344304 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(246) " "VHDL Process Statement warning at microprocessor.vhd(246): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344304 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(248) " "VHDL Process Statement warning at microprocessor.vhd(248): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344304 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(248) " "VHDL Process Statement warning at microprocessor.vhd(248): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344305 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA1 microprocessor.vhd(252) " "VHDL Process Statement warning at microprocessor.vhd(252): signal \"BUS_ULA1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344305 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_ULA2 microprocessor.vhd(252) " "VHDL Process Statement warning at microprocessor.vhd(252): signal \"BUS_ULA2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344305 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(259) " "VHDL Process Statement warning at microprocessor.vhd(259): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344305 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(261) " "VHDL Process Statement warning at microprocessor.vhd(261): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344305 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(265) " "VHDL Process Statement warning at microprocessor.vhd(265): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(267) " "VHDL Process Statement warning at microprocessor.vhd(267): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(271) " "VHDL Process Statement warning at microprocessor.vhd(271): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(273) " "VHDL Process Statement warning at microprocessor.vhd(273): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(277) " "VHDL Process Statement warning at microprocessor.vhd(277): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(279) " "VHDL Process Statement warning at microprocessor.vhd(279): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(283) " "VHDL Process Statement warning at microprocessor.vhd(283): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(285) " "VHDL Process Statement warning at microprocessor.vhd(285): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(289) " "VHDL Process Statement warning at microprocessor.vhd(289): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344306 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_EXT3 microprocessor.vhd(291) " "VHDL Process Statement warning at microprocessor.vhd(291): signal \"BUS_EXT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(299) " "VHDL Process Statement warning at microprocessor.vhd(299): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PRIN_MEM microprocessor.vhd(301) " "VHDL Process Statement warning at microprocessor.vhd(301): signal \"PRIN_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REM1 microprocessor.vhd(301) " "VHDL Process Statement warning at microprocessor.vhd(301): signal \"REM1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(303) " "VHDL Process Statement warning at microprocessor.vhd(303): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDM microprocessor.vhd(305) " "VHDL Process Statement warning at microprocessor.vhd(305): signal \"RDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REM1 microprocessor.vhd(305) " "VHDL Process Statement warning at microprocessor.vhd(305): signal \"REM1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344307 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(310) " "VHDL Process Statement warning at microprocessor.vhd(310): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344308 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RDM microprocessor.vhd(312) " "VHDL Process Statement warning at microprocessor.vhd(312): signal \"RDM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344308 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(321) " "VHDL Process Statement warning at microprocessor.vhd(321): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344308 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(326) " "VHDL Process Statement warning at microprocessor.vhd(326): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344308 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(329) " "VHDL Process Statement warning at microprocessor.vhd(329): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344308 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(340) " "VHDL Process Statement warning at microprocessor.vhd(340): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344309 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ACC microprocessor.vhd(343) " "VHDL Process Statement warning at microprocessor.vhd(343): signal \"ACC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344309 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(353) " "VHDL Process Statement warning at microprocessor.vhd(353): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344309 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR microprocessor.vhd(355) " "VHDL Process Statement warning at microprocessor.vhd(355): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344309 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(359) " "VHDL Process Statement warning at microprocessor.vhd(359): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344309 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(361) " "VHDL Process Statement warning at microprocessor.vhd(361): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(363) " "VHDL Process Statement warning at microprocessor.vhd(363): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 363 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(365) " "VHDL Process Statement warning at microprocessor.vhd(365): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT1 microprocessor.vhd(370) " "VHDL Process Statement warning at microprocessor.vhd(370): signal \"BUS_INT1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT2 microprocessor.vhd(370) " "VHDL Process Statement warning at microprocessor.vhd(370): signal \"BUS_INT2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BUS_INT3 microprocessor.vhd(377) " "VHDL Process Statement warning at microprocessor.vhd(377): signal \"BUS_INT3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SC microprocessor.vhd(379) " "VHDL Process Statement warning at microprocessor.vhd(379): signal \"SC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MIC_MEM microprocessor.vhd(380) " "VHDL Process Statement warning at microprocessor.vhd(380): signal \"MIC_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344310 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(380) " "VHDL Process Statement warning at microprocessor.vhd(380): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344311 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(391) " "VHDL Process Statement warning at microprocessor.vhd(391): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 391 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344318 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(393) " "VHDL Process Statement warning at microprocessor.vhd(393): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 393 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344318 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(395) " "VHDL Process Statement warning at microprocessor.vhd(395): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344318 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(397) " "VHDL Process Statement warning at microprocessor.vhd(397): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344319 "|microprocessor"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MPC microprocessor.vhd(399) " "VHDL Process Statement warning at microprocessor.vhd(399): signal \"MPC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477607344319 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MIC_MEM microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"MIC_MEM\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344347 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_ULA1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344367 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_ULA2 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_ULA2\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344367 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_EXT3 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_EXT3\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344367 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"PC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344368 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ACC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"ACC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344368 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344368 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344368 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RDM microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"RDM\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344368 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REM1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"REM1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344369 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344369 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT1 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_INT1\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344369 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT2 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_INT2\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344369 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BUS_INT3 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"BUS_INT3\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344369 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MPC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"MPC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344370 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SC microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"SC\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344370 "|microprocessor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "display_segs6 microprocessor.vhd(162) " "VHDL Process Statement warning at microprocessor.vhd(162): inferring latch(es) for signal or variable \"display_segs6\", which holds its previous value in one or more paths through the process" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477607344370 "|microprocessor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MIC_MEM\[5..10\] microprocessor.vhd(35) " "Using initial value X (don't care) for net \"MIC_MEM\[5..10\]\" at microprocessor.vhd(35)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344397 "|microprocessor"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MIC_MEM\[17..1023\] microprocessor.vhd(35) " "Using initial value X (don't care) for net \"MIC_MEM\[17..1023\]\" at microprocessor.vhd(35)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 35 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344398 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[0\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[1\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[2\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[3\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[4\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[5\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display_segs6\[6\] microprocessor.vhd(162) " "Inferred latch for \"display_segs6\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[1\] microprocessor.vhd(162) " "Inferred latch for \"SC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344435 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[2\] microprocessor.vhd(162) " "Inferred latch for \"SC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344436 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[3\] microprocessor.vhd(162) " "Inferred latch for \"SC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344436 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[4\] microprocessor.vhd(162) " "Inferred latch for \"SC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344436 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[5\] microprocessor.vhd(162) " "Inferred latch for \"SC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344437 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[6\] microprocessor.vhd(162) " "Inferred latch for \"SC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344437 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[7\] microprocessor.vhd(162) " "Inferred latch for \"SC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344437 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[8\] microprocessor.vhd(162) " "Inferred latch for \"SC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344437 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[9\] microprocessor.vhd(162) " "Inferred latch for \"SC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344438 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[10\] microprocessor.vhd(162) " "Inferred latch for \"SC\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344438 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[11\] microprocessor.vhd(162) " "Inferred latch for \"SC\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344438 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[12\] microprocessor.vhd(162) " "Inferred latch for \"SC\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344438 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[13\] microprocessor.vhd(162) " "Inferred latch for \"SC\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344439 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[14\] microprocessor.vhd(162) " "Inferred latch for \"SC\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344439 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[15\] microprocessor.vhd(162) " "Inferred latch for \"SC\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344439 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[16\] microprocessor.vhd(162) " "Inferred latch for \"SC\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344440 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[17\] microprocessor.vhd(162) " "Inferred latch for \"SC\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344440 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[18\] microprocessor.vhd(162) " "Inferred latch for \"SC\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344440 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[19\] microprocessor.vhd(162) " "Inferred latch for \"SC\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344440 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[20\] microprocessor.vhd(162) " "Inferred latch for \"SC\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344441 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[21\] microprocessor.vhd(162) " "Inferred latch for \"SC\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344441 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[22\] microprocessor.vhd(162) " "Inferred latch for \"SC\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344441 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[23\] microprocessor.vhd(162) " "Inferred latch for \"SC\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344441 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SC\[24\] microprocessor.vhd(162) " "Inferred latch for \"SC\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[0\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[1\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[2\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[3\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[4\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[5\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344442 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[6\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[7\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[8\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MPC\[9\] microprocessor.vhd(162) " "Inferred latch for \"MPC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344443 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT3\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT3\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344444 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT2\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT2\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344445 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_INT1\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_INT1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] microprocessor.vhd(162) " "Inferred latch for \"IR\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] microprocessor.vhd(162) " "Inferred latch for \"IR\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344446 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] microprocessor.vhd(162) " "Inferred latch for \"IR\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] microprocessor.vhd(162) " "Inferred latch for \"IR\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] microprocessor.vhd(162) " "Inferred latch for \"IR\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] microprocessor.vhd(162) " "Inferred latch for \"IR\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] microprocessor.vhd(162) " "Inferred latch for \"IR\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] microprocessor.vhd(162) " "Inferred latch for \"IR\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] microprocessor.vhd(162) " "Inferred latch for \"IR\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] microprocessor.vhd(162) " "Inferred latch for \"IR\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] microprocessor.vhd(162) " "Inferred latch for \"IR\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] microprocessor.vhd(162) " "Inferred latch for \"IR\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344447 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] microprocessor.vhd(162) " "Inferred latch for \"IR\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] microprocessor.vhd(162) " "Inferred latch for \"IR\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] microprocessor.vhd(162) " "Inferred latch for \"IR\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] microprocessor.vhd(162) " "Inferred latch for \"IR\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[4\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[5\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[6\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[7\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[8\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[9\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344448 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[10\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[11\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[12\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[13\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[14\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REM1\[15\] microprocessor.vhd(162) " "Inferred latch for \"REM1\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[0\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[1\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[2\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344449 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[3\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[4\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[5\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[6\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[7\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[8\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[9\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[10\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344450 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[11\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[12\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[13\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[14\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDM\[15\] microprocessor.vhd(162) " "Inferred latch for \"RDM\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] microprocessor.vhd(162) " "Inferred latch for \"R2\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] microprocessor.vhd(162) " "Inferred latch for \"R2\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] microprocessor.vhd(162) " "Inferred latch for \"R2\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] microprocessor.vhd(162) " "Inferred latch for \"R2\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344451 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] microprocessor.vhd(162) " "Inferred latch for \"R2\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] microprocessor.vhd(162) " "Inferred latch for \"R2\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] microprocessor.vhd(162) " "Inferred latch for \"R2\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] microprocessor.vhd(162) " "Inferred latch for \"R2\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] microprocessor.vhd(162) " "Inferred latch for \"R2\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] microprocessor.vhd(162) " "Inferred latch for \"R2\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] microprocessor.vhd(162) " "Inferred latch for \"R2\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] microprocessor.vhd(162) " "Inferred latch for \"R2\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] microprocessor.vhd(162) " "Inferred latch for \"R2\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] microprocessor.vhd(162) " "Inferred latch for \"R2\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344452 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] microprocessor.vhd(162) " "Inferred latch for \"R2\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] microprocessor.vhd(162) " "Inferred latch for \"R2\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] microprocessor.vhd(162) " "Inferred latch for \"R1\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] microprocessor.vhd(162) " "Inferred latch for \"R1\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] microprocessor.vhd(162) " "Inferred latch for \"R1\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] microprocessor.vhd(162) " "Inferred latch for \"R1\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] microprocessor.vhd(162) " "Inferred latch for \"R1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] microprocessor.vhd(162) " "Inferred latch for \"R1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] microprocessor.vhd(162) " "Inferred latch for \"R1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] microprocessor.vhd(162) " "Inferred latch for \"R1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344453 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] microprocessor.vhd(162) " "Inferred latch for \"R1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] microprocessor.vhd(162) " "Inferred latch for \"R1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] microprocessor.vhd(162) " "Inferred latch for \"R1\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] microprocessor.vhd(162) " "Inferred latch for \"R1\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] microprocessor.vhd(162) " "Inferred latch for \"R1\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] microprocessor.vhd(162) " "Inferred latch for \"R1\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] microprocessor.vhd(162) " "Inferred latch for \"R1\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] microprocessor.vhd(162) " "Inferred latch for \"R1\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[0\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344454 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[1\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[2\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[3\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[4\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[5\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[6\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[7\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[8\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[9\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344455 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[10\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[11\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[12\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[13\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[14\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ACC\[15\] microprocessor.vhd(162) " "Inferred latch for \"ACC\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[0\] microprocessor.vhd(162) " "Inferred latch for \"PC\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[1\] microprocessor.vhd(162) " "Inferred latch for \"PC\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[2\] microprocessor.vhd(162) " "Inferred latch for \"PC\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[3\] microprocessor.vhd(162) " "Inferred latch for \"PC\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344456 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[4\] microprocessor.vhd(162) " "Inferred latch for \"PC\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[5\] microprocessor.vhd(162) " "Inferred latch for \"PC\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[6\] microprocessor.vhd(162) " "Inferred latch for \"PC\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[7\] microprocessor.vhd(162) " "Inferred latch for \"PC\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[8\] microprocessor.vhd(162) " "Inferred latch for \"PC\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[9\] microprocessor.vhd(162) " "Inferred latch for \"PC\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[10\] microprocessor.vhd(162) " "Inferred latch for \"PC\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[11\] microprocessor.vhd(162) " "Inferred latch for \"PC\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[12\] microprocessor.vhd(162) " "Inferred latch for \"PC\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[13\] microprocessor.vhd(162) " "Inferred latch for \"PC\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344457 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[14\] microprocessor.vhd(162) " "Inferred latch for \"PC\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC\[15\] microprocessor.vhd(162) " "Inferred latch for \"PC\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344458 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[10\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[11\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[12\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[13\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[14\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_EXT3\[15\] microprocessor.vhd(162) " "Inferred latch for \"BUS_EXT3\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344459 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344460 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[10\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[11\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[12\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[13\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344461 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[14\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA2\[15\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA2\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[0\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[0\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[1\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[2\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[3\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[4\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[5\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344462 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[6\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[7\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[8\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[9\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[10\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[11\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[12\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344463 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[13\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[14\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BUS_ULA1\[15\] microprocessor.vhd(162) " "Inferred latch for \"BUS_ULA1\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344464 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344465 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344466 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[16\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[16\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344467 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344468 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[15\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[15\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344469 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344470 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344471 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[14\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[14\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344472 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344473 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344474 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[13\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[13\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344475 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344476 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344477 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[12\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[12\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344478 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344479 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344480 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344480 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344480 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344480 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344480 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344481 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344481 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[11\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[11\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344481 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344481 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344481 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344482 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344482 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344482 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344482 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344482 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344482 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344483 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344484 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[4\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[4\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344485 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344486 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[3\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[3\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344487 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344488 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344489 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[2\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[2\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344490 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344491 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344492 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[1\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[1\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[1\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[1\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[2\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[2\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344493 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[3\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[3\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[4\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[4\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[5\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[5\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[6\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[6\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[7\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[7\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[8\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[8\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[9\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[9\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[10\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[10\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344494 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[11\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[11\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[12\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[12\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[13\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[13\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[14\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[14\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[15\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[15\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[16\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[16\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[17\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[17\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[18\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[18\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344495 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[19\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[19\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344496 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[20\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[20\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344496 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[21\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[21\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344496 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[22\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[22\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344496 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[23\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[23\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344496 "|microprocessor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MIC_MEM\[0\]\[24\] microprocessor.vhd(162) " "Inferred latch for \"MIC_MEM\[0\]\[24\]\" at microprocessor.vhd(162)" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607344496 "|microprocessor"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[1\] " "LATCH primitive \"R2\[1\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[2\] " "LATCH primitive \"R2\[2\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[3\] " "LATCH primitive \"R2\[3\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[4\] " "LATCH primitive \"R2\[4\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[5\] " "LATCH primitive \"R2\[5\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[6\] " "LATCH primitive \"R2\[6\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344965 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[7\] " "LATCH primitive \"R2\[7\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[8\] " "LATCH primitive \"R2\[8\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[9\] " "LATCH primitive \"R2\[9\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[10\] " "LATCH primitive \"R2\[10\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[11\] " "LATCH primitive \"R2\[11\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[12\] " "LATCH primitive \"R2\[12\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[13\] " "LATCH primitive \"R2\[13\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[14\] " "LATCH primitive \"R2\[14\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R2\[15\] " "LATCH primitive \"R2\[15\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[1\] " "LATCH primitive \"R1\[1\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[2\] " "LATCH primitive \"R1\[2\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[3\] " "LATCH primitive \"R1\[3\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[4\] " "LATCH primitive \"R1\[4\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[5\] " "LATCH primitive \"R1\[5\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[6\] " "LATCH primitive \"R1\[6\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[7\] " "LATCH primitive \"R1\[7\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[8\] " "LATCH primitive \"R1\[8\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[9\] " "LATCH primitive \"R1\[9\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[10\] " "LATCH primitive \"R1\[10\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[11\] " "LATCH primitive \"R1\[11\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[12\] " "LATCH primitive \"R1\[12\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[13\] " "LATCH primitive \"R1\[13\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[14\] " "LATCH primitive \"R1\[14\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[15\] " "LATCH primitive \"R1\[15\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[0\] " "LATCH primitive \"R1\[0\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607344967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[15\] " "LATCH primitive \"R1\[15\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[14\] " "LATCH primitive \"R1\[14\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[13\] " "LATCH primitive \"R1\[13\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[12\] " "LATCH primitive \"R1\[12\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[11\] " "LATCH primitive \"R1\[11\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[10\] " "LATCH primitive \"R1\[10\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[9\] " "LATCH primitive \"R1\[9\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[8\] " "LATCH primitive \"R1\[8\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[7\] " "LATCH primitive \"R1\[7\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[6\] " "LATCH primitive \"R1\[6\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[5\] " "LATCH primitive \"R1\[5\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[4\] " "LATCH primitive \"R1\[4\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345018 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[3\] " "LATCH primitive \"R1\[3\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[2\] " "LATCH primitive \"R1\[2\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[1\] " "LATCH primitive \"R1\[1\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345019 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "R1\[0\] " "LATCH primitive \"R1\[0\]\" is permanently disabled" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1477607345019 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1477607345270 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[19\] SC\[15\] " "Duplicate LATCH primitive \"SC\[19\]\" merged with LATCH primitive \"SC\[15\]\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477607495491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[17\] SC\[14\] " "Duplicate LATCH primitive \"SC\[17\]\" merged with LATCH primitive \"SC\[14\]\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477607495491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[18\] SC\[22\] " "Duplicate LATCH primitive \"SC\[18\]\" merged with LATCH primitive \"SC\[22\]\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477607495491 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "SC\[5\] SC\[22\] " "Duplicate LATCH primitive \"SC\[5\]\" merged with LATCH primitive \"SC\[22\]\"" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1477607495491 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1477607495491 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[9\] " "Latch BUS_INT2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495778 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[8\] " "Latch BUS_INT2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495778 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[7\] " "Latch BUS_INT2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495778 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495778 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[6\] " "Latch BUS_INT2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495779 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[5\] " "Latch BUS_INT2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495779 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[4\] " "Latch BUS_INT2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495779 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[3\] " "Latch BUS_INT2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495779 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495779 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT1\[3\] " "Latch BUS_INT1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[15\] " "Ports D and ENA on the latch are fed by the same signal SC\[15\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495780 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[2\] " "Latch BUS_INT2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495780 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT1\[2\] " "Latch BUS_INT1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[15\] " "Ports D and ENA on the latch are fed by the same signal SC\[15\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495780 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[1\] " "Latch BUS_INT2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495780 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT1\[1\] " "Latch BUS_INT1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[15\] " "Ports D and ENA on the latch are fed by the same signal SC\[15\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495780 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495780 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT2\[0\] " "Latch BUS_INT2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[23\] " "Ports D and ENA on the latch are fed by the same signal SC\[23\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495781 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_INT1\[0\] " "Latch BUS_INT1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[15\] " "Ports D and ENA on the latch are fed by the same signal SC\[15\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495781 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[15\] " "Latch RDM\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495781 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495781 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[14\] " "Latch RDM\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495782 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[13\] " "Latch RDM\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495782 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[12\] " "Latch RDM\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607495782 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607495782 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[15\] " "Latch BUS_ULA1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496141 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[15\] " "Latch BUS_ULA2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496141 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496141 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[14\] " "Latch BUS_ULA1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496142 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[14\] " "Latch BUS_ULA2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496142 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[13\] " "Latch BUS_ULA1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496142 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[13\] " "Latch BUS_ULA2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496142 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[12\] " "Latch BUS_ULA1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496142 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496142 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[12\] " "Latch BUS_ULA2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496143 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[11\] " "Latch BUS_ULA1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496143 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[11\] " "Latch BUS_ULA2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496143 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[10\] " "Latch BUS_ULA1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496143 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[10\] " "Latch BUS_ULA2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496143 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496143 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[9\] " "Latch BUS_ULA1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496144 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[9\] " "Latch BUS_ULA2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496144 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[8\] " "Latch BUS_ULA1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496144 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[8\] " "Latch BUS_ULA2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496144 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[7\] " "Latch BUS_ULA1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496144 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[7\] " "Latch BUS_ULA2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496144 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496144 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[6\] " "Latch BUS_ULA1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496145 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[6\] " "Latch BUS_ULA2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496145 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[5\] " "Latch BUS_ULA1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496145 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[5\] " "Latch BUS_ULA2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496145 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[4\] " "Latch BUS_ULA1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496145 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496145 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[4\] " "Latch BUS_ULA2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496146 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[3\] " "Latch BUS_ULA1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496146 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[3\] " "Latch BUS_ULA2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496146 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[2\] " "Latch BUS_ULA1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496146 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[2\] " "Latch BUS_ULA2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496146 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[1\] " "Latch BUS_ULA1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496146 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496146 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[1\] " "Latch BUS_ULA2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496147 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA1\[0\] " "Latch BUS_ULA1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[1\] " "Ports D and ENA on the latch are fed by the same signal SC\[1\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496147 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BUS_ULA2\[0\] " "Latch BUS_ULA2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SC\[22\] " "Ports D and ENA on the latch are fed by the same signal SC\[22\]" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496147 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496147 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[11\] " "Latch RDM\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496148 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[10\] " "Latch RDM\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496148 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[9\] " "Latch RDM\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496148 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496148 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[8\] " "Latch RDM\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496149 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[7\] " "Latch RDM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496149 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[6\] " "Latch RDM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496149 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496149 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[5\] " "Latch RDM\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496150 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[4\] " "Latch RDM\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496150 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[3\] " "Latch RDM\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496150 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496150 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[2\] " "Latch RDM\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496151 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[1\] " "Latch RDM\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496151 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RDM\[0\] " "Latch RDM\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_fase.f_3 " "Ports D and ENA on the latch are fed by the same signal current_fase.f_3" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477607496151 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477607496151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477607606761 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477607933399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477607933399 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113822 " "Implemented 113822 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477607945504 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477607945504 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113812 " "Implemented 113812 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477607945504 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477607945504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 257 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1236 " "Peak virtual memory: 1236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477607945892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 27 20:39:05 2016 " "Processing ended: Thu Oct 27 20:39:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477607945892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:10:21 " "Elapsed time: 00:10:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477607945892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:23 " "Total CPU time (on all processors): 00:10:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477607945892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477607945892 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1477607964409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477607964419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 27 20:39:23 2016 " "Processing started: Thu Oct 27 20:39:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477607964419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1477607964419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1477607964420 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1477607964647 ""}
{ "Info" "0" "" "Project  = microprocessor" {  } {  } 0 0 "Project  = microprocessor" 0 0 "Fitter" 0 0 1477607964649 ""}
{ "Info" "0" "" "Revision = microprocessor" {  } {  } 0 0 "Revision = microprocessor" 0 0 "Fitter" 0 0 1477607964649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1477607967469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "microprocessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"microprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1477607969547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477607969703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1477607969703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1477607972406 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1477607972443 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1477607974602 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1477607974602 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114064 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477607975376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114066 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477607975376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114068 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477607975376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114070 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477607975376 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114072 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1477607975376 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1477607975376 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1477607975499 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "65715 " "TimeQuest Timing Analyzer is analyzing 65715 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1477608059189 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "microprocessor.sdc " "Synopsys Design Constraints File file not found: 'microprocessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1477608059613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1477608059614 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "SC\[24\] SC\[24\] " "Clock target SC\[24\] of clock SC\[24\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1477608061041 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1477608063240 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1477608063243 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1477608063755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082135 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114058 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "current_fase.f_5  " "Automatically promoted node current_fase.f_5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_fase.f_4~0 " "Destination node next_fase.f_4~0" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 70090 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_fase.f_3~0 " "Destination node next_fase.f_3~0" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 70107 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SC\[24\]~0 " "Destination node SC\[24\]~0" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 70110 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_fase.f_2~0 " "Destination node next_fase.f_2~0" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 70131 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082136 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_fase.f_1~0 " "Destination node current_fase.f_1~0" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 114049 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082136 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477608082136 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACC\[0\]~0  " "Automatically promoted node ACC\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082136 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 81264 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUS_ULA1\[0\]~1  " "Automatically promoted node BUS_ULA1\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082136 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 81228 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BUS_ULA2\[0\]~1  " "Automatically promoted node BUS_ULA2\[0\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082137 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 81230 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "current_fase.f_1  " "Automatically promoted node current_fase.f_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_fase.f_2~0 " "Destination node next_fase.f_2~0" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 70131 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BUS_ULA1\[0\]~1 " "Destination node BUS_ULA1\[0\]~1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 81228 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082137 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BUS_ULA2\[0\]~1 " "Destination node BUS_ULA2\[0\]~1" {  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 81230 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1477608082137 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1477608082137 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 72 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 284 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "IR\[15\]~0  " "Automatically promoted node IR\[15\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082137 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 70115 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC\[0\]~0  " "Automatically promoted node PC\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082137 ""}  } { { "microprocessor.vhd" "" { Text "C:/altera_lite/15.1/Microprocessor/git/microprocessor.vhd" 162 -1 0 } } { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 81261 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082137 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 65870 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 65871 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 65880 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~100  " "Automatically promoted node rtl~100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 65970 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1000  " "Automatically promoted node rtl~1000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66870 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1001  " "Automatically promoted node rtl~1001 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66871 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1002  " "Automatically promoted node rtl~1002 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082138 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66872 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1003  " "Automatically promoted node rtl~1003 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082139 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66873 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1004  " "Automatically promoted node rtl~1004 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082139 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66874 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1005  " "Automatically promoted node rtl~1005 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082139 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66875 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1006  " "Automatically promoted node rtl~1006 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082139 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66876 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082139 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1007  " "Automatically promoted node rtl~1007 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1477608082140 ""}  } { { "temporary_test_loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 0 { 0 ""} 0 66877 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1477608082140 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1477608118736 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477608118777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1477608118787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477608118891 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1477608118913 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1477608118944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1477608118945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1477608118967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1477608118969 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1477608119217 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1477608119217 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[0\] " "Node \"display_segs1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[1\] " "Node \"display_segs1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[2\] " "Node \"display_segs1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[3\] " "Node \"display_segs1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[4\] " "Node \"display_segs1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[5\] " "Node \"display_segs1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs1\[6\] " "Node \"display_segs1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[0\] " "Node \"display_segs2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[1\] " "Node \"display_segs2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[2\] " "Node \"display_segs2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[3\] " "Node \"display_segs2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[4\] " "Node \"display_segs2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[5\] " "Node \"display_segs2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs2\[6\] " "Node \"display_segs2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[0\] " "Node \"display_segs3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[1\] " "Node \"display_segs3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[2\] " "Node \"display_segs3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[3\] " "Node \"display_segs3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[4\] " "Node \"display_segs3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[5\] " "Node \"display_segs3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs3\[6\] " "Node \"display_segs3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[0\] " "Node \"display_segs4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[1\] " "Node \"display_segs4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[2\] " "Node \"display_segs4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[3\] " "Node \"display_segs4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[4\] " "Node \"display_segs4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[5\] " "Node \"display_segs4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs4\[6\] " "Node \"display_segs4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[0\] " "Node \"display_segs5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[1\] " "Node \"display_segs5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[2\] " "Node \"display_segs5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[3\] " "Node \"display_segs5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[4\] " "Node \"display_segs5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[5\] " "Node \"display_segs5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "display_segs5\[6\] " "Node \"display_segs5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "display_segs5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1477608165768 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1477608165768 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:03:13 " "Fitter preparation operations ending: elapsed time is 00:03:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477608165772 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1477608166095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1477608211372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:03:53 " "Fitter placement preparation operations ending: elapsed time is 00:03:53" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477608444459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1477608446245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1477610876735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:40:32 " "Fitter placement operations ending: elapsed time is 00:40:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1477610876736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1477610920025 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1477611567057 ""}
{ "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_OPTIMIZATION_FOR_CLOCK_TRANSFERS_WITH_HUGE_DELAYS_NEEDED" "" "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." { { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "SC\[14\] SC\[14\] 59253 52.5% " "Ignored hold transfers: Source clock = SC\[14\], Destination clock = SC\[14\], Estimated delay added for hold = 59253 ns (52.5% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Design Software" 0 -1 1477611567074 ""}  } {  } 1 10929 "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." 0 0 "Fitter" 0 -1 1477611567074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "89 " "Router estimated average interconnect usage is 89% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "131 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 131% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/altera_lite/15.1/Microprocessor/git/" { { 1 { 0 "Router estimated peak interconnect usage is 131% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1477612234994 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1477612234994 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1477612235496 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moments, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in Chip Planner." 0 0 "Fitter" 0 -1 1477612236334 ""}
