\hypertarget{struct_d_m_a___type_def}{}\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}


{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}\label{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HIFCR@{HIFCR}}
\index{HIFCR@{HIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HIFCR}{HIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HIFCR}

DMA high interrupt flag clear register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00345}{345}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}\label{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!HISR@{HISR}}
\index{HISR@{HISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HISR}{HISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HISR}

DMA high interrupt status register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}\label{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LIFCR@{LIFCR}}
\index{LIFCR@{LIFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LIFCR}{LIFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LIFCR}

DMA low interrupt flag clear register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00344}{344}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}\label{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!LISR@{LISR}}
\index{LISR@{LISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LISR}{LISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LISR}

DMA low interrupt status register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+CMSIS/\+Device/\+ST/\+STM32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
