\hypertarget{struct_p_w_r___type_def}{}\section{P\+W\+R\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a682b6c3f4af70d7faf280b2e65b3d4a4}{C\+S\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a714467a50d4e50d65d5a900ff87ba058}{C\+S\+R2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Power Control. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}\label{struct_p_w_r___type_def_a50f96f92968bc5b9b40b870531dde182}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\subsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+W\+R\+\_\+\+Type\+Def\+::\+C\+R1}

P\+WR power control register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}\label{struct_p_w_r___type_def_a8426bae04fc4cae7425f07c50f2359ec}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\subsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+W\+R\+\_\+\+Type\+Def\+::\+C\+R2}

P\+WR power control register 2, Address offset\+: 0x08 \mbox{\Hypertarget{struct_p_w_r___type_def_a682b6c3f4af70d7faf280b2e65b3d4a4}\label{struct_p_w_r___type_def_a682b6c3f4af70d7faf280b2e65b3d4a4}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR1@{CSR1}}
\index{CSR1@{CSR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\subsubsection{\texorpdfstring{CSR1}{CSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+W\+R\+\_\+\+Type\+Def\+::\+C\+S\+R1}

P\+WR power control/status register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_p_w_r___type_def_a714467a50d4e50d65d5a900ff87ba058}\label{struct_p_w_r___type_def_a714467a50d4e50d65d5a900ff87ba058}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR2@{CSR2}}
\index{CSR2@{CSR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\subsubsection{\texorpdfstring{CSR2}{CSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+W\+R\+\_\+\+Type\+Def\+::\+C\+S\+R2}

P\+WR power control/status register 2, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
