IP Generator (Version 2020.3 build 62942)
Check out license ...
Start generating at 2022-11-07 18:12
Instance: dram (D:\slim\WHUT\fpga\project\tinycore\ipcore\dram\dram.idf)
Model: Logos DRM Based Single Port RAM (1.4)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ipml_spram_v1_4.v.xml' to 'rtl' ...
Compile file 'rtl\ipml_spram_v1_4.v.xml' to 'rtl\ipml_spram_v1_4_dram.v' ...
Copy 'ipml_spram_wrapper_v1_4.v.xml' ...
Compile file 'ipml_spram_wrapper_v1_4.v.xml' to 'dram.v' ...
Found top module 'dram' in file 'dram.v'.
Copy 'ipml_spram_wrapper_v1_3_tb.v.xml' ...
Compile file 'ipml_spram_wrapper_v1_3_tb.v.xml' to 'dram_tb.v' ...
Copy 'init_param_bin_exmp.dat' ...
Copy 'init_param_hex_exmp.dat' ...
Run file 'createParam.tcl' ...
Create template file 'dram_tmpl.v' ...
Create template file 'dram_tmpl.vhdl' ...
There are 2 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
