// Seed: 2925423934
module module_0 (
    input tri1 id_0,
    input type_5 id_1,
    input wire id_2,
    output supply1 id_3
);
  uwire module_0;
  ;
  always @(id_0) $signed(72);
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd26,
    parameter id_17 = 32'd72
) (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    input wire id_7,
    output wire id_8,
    output tri1 id_9,
    input tri id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    input wand id_14,
    input supply0 _id_15,
    input wand id_16,
    input wor _id_17,
    input uwire id_18,
    input uwire id_19,
    output tri id_20
);
  wire  [  id_15  :  -1 'b0 ]  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  wire id_38;
  ;
  wire [1 : id_17  ==  -1 'b0] id_39;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_38 = id_14;
endmodule
