$date
	Tue Sep 22 17:43:07 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_8_1_tb $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 16 $ c [15:0] $end
$var reg 16 % d [15:0] $end
$var reg 16 & e [15:0] $end
$var reg 16 ' f [15:0] $end
$var reg 16 ( g [15:0] $end
$var reg 16 ) h [15:0] $end
$var reg 3 * sel [2:0] $end
$scope module mux_8_1 $end
$var wire 16 + a [15:0] $end
$var wire 16 , b [15:0] $end
$var wire 16 - c [15:0] $end
$var wire 16 . d [15:0] $end
$var wire 16 / e [15:0] $end
$var wire 16 0 f [15:0] $end
$var wire 16 1 g [15:0] $end
$var wire 16 2 h [15:0] $end
$var wire 3 3 sel [2:0] $end
$var reg 16 4 y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#1
$dumpvars
b101 4
b100 3
b1000 2
b111 1
b110 0
b101 /
b100 .
b11 -
b10 ,
b1 +
b100 *
b1000 )
b111 (
b110 '
b101 &
b100 %
b11 $
b10 #
b1 "
b101 !
$end
