

================================================================
== Vivado HLS Report for 'apply_11'
================================================================
* Date:           Sun Apr 28 15:56:55 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_compute_pro_12_fu_250    |compute_pro_12    |    ?|    ?|    ?|    ?|   none  |
        |grp_load_data_2164_fu_275    |load_data_2164    |    ?|    ?|    ?|    ?|   none  |
        |grp_output_result_12_fu_312  |output_result_12  |    ?|    ?|    ?|    ?|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%outputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %outputs_offset)"   --->   Operation 7 'read' 'outputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%betas_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %betas_offset)"   --->   Operation 8 'read' 'betas_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 9 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i17 @_ssdm_op_Read.ap_auto.i17(i17 %inputs_offset1)"   --->   Operation 10 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 11 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outputs_offset_c = alloca i31, align 4"   --->   Operation 12 'alloca' 'outputs_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputs_offset_c = alloca i17, align 4" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 13 'alloca' 'inputs_offset_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_buffer_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1017]   --->   Operation 14 'alloca' 'input_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_buffer_0_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 15 'alloca' 'weight_buffer_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_buffer_1_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 16 'alloca' 'weight_buffer_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_buffer_2_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 17 'alloca' 'weight_buffer_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_buffer_3_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 18 'alloca' 'weight_buffer_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_buffer_4_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 19 'alloca' 'weight_buffer_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_buffer_5_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 20 'alloca' 'weight_buffer_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buffer_6_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 21 'alloca' 'weight_buffer_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buffer_7_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 22 'alloca' 'weight_buffer_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_buffer_8_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1020]   --->   Operation 23 'alloca' 'weight_buffer_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%beta_buffer_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1023]   --->   Operation 24 'alloca' 'beta_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_buffer_0_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1026]   --->   Operation 25 'alloca' 'output_buffer_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_buffer_1_V = alloca half, align 2" [mobile_net_hls_v1/conv.hpp:1026]   --->   Operation 26 'alloca' 'output_buffer_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:1030]   --->   Operation 27 'alloca' 'data_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%result_buffer_V = alloca i1, align 1" [mobile_net_hls_v1/conv.hpp:1032]   --->   Operation 28 'alloca' 'result_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1035]   --->   Operation 29 'alloca' 'data_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1037]   --->   Operation 30 'alloca' 'data_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1039]   --->   Operation 31 'alloca' 'data_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%result_c_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1042]   --->   Operation 32 'alloca' 'result_c_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%result_r_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1044]   --->   Operation 33 'alloca' 'result_r_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%result_n_V = alloca i32, align 4" [mobile_net_hls_v1/conv.hpp:1046]   --->   Operation 34 'alloca' 'result_n_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 31> <Depth = 15> <FIFO>
ST_1 : Operation 35 [2/2] (1.83ns)   --->   "call void @load_data.2164(half* %inputs, i31 %inputs_offset_read, i17 %inputs_offset1_read, half* %weights, i31 %weights_offset_read, half* %betas, i31 %betas_offset_read, half* %input_buffer_V, half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %beta_buffer_V, i1* %data_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_n_V, i17* %inputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c)" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 35 'call' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "call void @load_data.2164(half* %inputs, i31 %inputs_offset_read, i17 %inputs_offset1_read, half* %weights, i31 %weights_offset_read, half* %betas, i31 %betas_offset_read, half* %input_buffer_V, half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %beta_buffer_V, i1* %data_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_n_V, i17* %inputs_offset_c, i31 %outputs_offset_read, i31* %outputs_offset_c)" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @compute_pro.12(half* %input_buffer_V, half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %beta_buffer_V, half* %output_buffer_0_V, half* %output_buffer_1_V, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_n_V, i32* %result_c_V, i32* %result_r_V, i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:1053]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @compute_pro.12(half* %input_buffer_V, half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %beta_buffer_V, half* %output_buffer_0_V, half* %output_buffer_1_V, i1* %data_buffer_V, i1* %result_buffer_V, i32* %data_c_V, i32* %data_r_V, i32* %data_n_V, i32* %result_c_V, i32* %result_r_V, i32* %result_n_V)" [mobile_net_hls_v1/conv.hpp:1053]   --->   Operation 38 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (0.00ns)   --->   "call void @output_result.12(half* %outputs, i31* nocapture %outputs_offset_c, i17* %inputs_offset_c, half* %output_buffer_0_V, half* %output_buffer_1_V, i1* %result_buffer_V, i32* %result_c_V, i32* %result_r_V, i32* %result_n_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 39 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:1049]   --->   Operation 41 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %betas, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [7 x i8]* @p_str56, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 2304, [7 x i8]* @p_str55, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %outputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str29, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 131072, [7 x i8]* @p_str14, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @input_buffer_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1296, i32 1296, half* %input_buffer_V, half* %input_buffer_V)"   --->   Operation 46 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1018]   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_833 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_0_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_0_V, half* %weight_buffer_0_V)"   --->   Operation 49 'specchannel' 'empty_833' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%empty_834 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_1_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_1_V, half* %weight_buffer_1_V)"   --->   Operation 51 'specchannel' 'empty_834' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_835 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_2_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_2_V, half* %weight_buffer_2_V)"   --->   Operation 53 'specchannel' 'empty_835' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%empty_836 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_3_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_3_V, half* %weight_buffer_3_V)"   --->   Operation 55 'specchannel' 'empty_836' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_837 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_4_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_4_V, half* %weight_buffer_4_V)"   --->   Operation 57 'specchannel' 'empty_837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_838 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_5_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_5_V, half* %weight_buffer_5_V)"   --->   Operation 59 'specchannel' 'empty_838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_839 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_6_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_6_V, half* %weight_buffer_6_V)"   --->   Operation 61 'specchannel' 'empty_839' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%empty_840 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_7_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_7_V, half* %weight_buffer_7_V)"   --->   Operation 63 'specchannel' 'empty_840' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%empty_841 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @weight_buffer_LF_8_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %weight_buffer_8_V, half* %weight_buffer_8_V)"   --->   Operation 65 'specchannel' 'empty_841' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1021]   --->   Operation 67 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_842 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @beta_buffer_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, half* %beta_buffer_V, half* %beta_buffer_V)"   --->   Operation 68 'specchannel' 'empty_842' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %beta_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1024]   --->   Operation 70 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%empty_843 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @output_buffer_LF_0_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_0_V, half* %output_buffer_0_V)"   --->   Operation 71 'specchannel' 'empty_843' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_844 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @output_buffer_LF_1_N, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, half* %output_buffer_1_V, half* %output_buffer_1_V)"   --->   Operation 73 'specchannel' 'empty_844' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1027]   --->   Operation 75 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_845 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @data_buffer_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %data_buffer_V, i1* %data_buffer_V)"   --->   Operation 76 'specchannel' 'empty_845' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_846 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @result_buffer_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* %result_buffer_V, i1* %result_buffer_V)"   --->   Operation 78 'specchannel' 'empty_846' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%empty_847 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_c_V, i32* %data_c_V)"   --->   Operation 80 'specchannel' 'empty_847' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%empty_848 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_r_V, i32* %data_r_V)"   --->   Operation 82 'specchannel' 'empty_848' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%empty_849 = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @data_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %data_n_V, i32* %data_n_V)"   --->   Operation 84 'specchannel' 'empty_849' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_850 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_c_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_c_V, i32* %result_c_V)"   --->   Operation 86 'specchannel' 'empty_850' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_851 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_r_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_r_V, i32* %result_r_V)"   --->   Operation 88 'specchannel' 'empty_851' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%empty_852 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_n_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* %result_n_V, i32* %result_n_V)"   --->   Operation 90 'specchannel' 'empty_852' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_853 = call i32 (...)* @_ssdm_op_SpecChannel([16 x i8]* @inputs_OC_offset_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i17* %inputs_offset_c, i17* %inputs_offset_c)" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 92 'specchannel' 'empty_853' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i17* %inputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%empty_854 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @outputs_OC_offset_c_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i31* %outputs_offset_c, i31* %outputs_offset_c)"   --->   Operation 94 'specchannel' 'empty_854' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i31* %outputs_offset_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.00ns)   --->   "call void @output_result.12(half* %outputs, i31* nocapture %outputs_offset_c, i17* %inputs_offset_c, half* %output_buffer_0_V, half* %output_buffer_1_V, i1* %result_buffer_V, i32* %result_c_V, i32* %result_r_V, i32* %result_n_V, i1* %cntl_V)" [mobile_net_hls_v1/conv.hpp:1056]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:1058]   --->   Operation 97 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weights_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ betas]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ betas_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outputs_offset_read (read                ) [ 0010000]
betas_offset_read   (read                ) [ 0010000]
weights_offset_read (read                ) [ 0010000]
inputs_offset1_read (read                ) [ 0010000]
inputs_offset_read  (read                ) [ 0010000]
outputs_offset_c    (alloca              ) [ 0111111]
inputs_offset_c     (alloca              ) [ 0111111]
input_buffer_V      (alloca              ) [ 0111111]
weight_buffer_0_V   (alloca              ) [ 0111111]
weight_buffer_1_V   (alloca              ) [ 0111111]
weight_buffer_2_V   (alloca              ) [ 0111111]
weight_buffer_3_V   (alloca              ) [ 0111111]
weight_buffer_4_V   (alloca              ) [ 0111111]
weight_buffer_5_V   (alloca              ) [ 0111111]
weight_buffer_6_V   (alloca              ) [ 0111111]
weight_buffer_7_V   (alloca              ) [ 0111111]
weight_buffer_8_V   (alloca              ) [ 0111111]
beta_buffer_V       (alloca              ) [ 0111111]
output_buffer_0_V   (alloca              ) [ 0011111]
output_buffer_1_V   (alloca              ) [ 0011111]
data_buffer_V       (alloca              ) [ 0111111]
result_buffer_V     (alloca              ) [ 0011111]
data_c_V            (alloca              ) [ 0111111]
data_r_V            (alloca              ) [ 0111111]
data_n_V            (alloca              ) [ 0111111]
result_c_V          (alloca              ) [ 0011111]
result_r_V          (alloca              ) [ 0011111]
result_n_V          (alloca              ) [ 0011111]
StgValue_36         (call                ) [ 0000000]
StgValue_38         (call                ) [ 0000000]
StgValue_40         (specinterface       ) [ 0000000]
StgValue_41         (specdataflowpipeline) [ 0000000]
StgValue_42         (specinterface       ) [ 0000000]
StgValue_43         (specinterface       ) [ 0000000]
StgValue_44         (specinterface       ) [ 0000000]
StgValue_45         (specinterface       ) [ 0000000]
empty               (specchannel         ) [ 0000000]
StgValue_47         (specinterface       ) [ 0000000]
StgValue_48         (specmemcore         ) [ 0000000]
empty_833           (specchannel         ) [ 0000000]
StgValue_50         (specinterface       ) [ 0000000]
empty_834           (specchannel         ) [ 0000000]
StgValue_52         (specinterface       ) [ 0000000]
empty_835           (specchannel         ) [ 0000000]
StgValue_54         (specinterface       ) [ 0000000]
empty_836           (specchannel         ) [ 0000000]
StgValue_56         (specinterface       ) [ 0000000]
empty_837           (specchannel         ) [ 0000000]
StgValue_58         (specinterface       ) [ 0000000]
empty_838           (specchannel         ) [ 0000000]
StgValue_60         (specinterface       ) [ 0000000]
empty_839           (specchannel         ) [ 0000000]
StgValue_62         (specinterface       ) [ 0000000]
empty_840           (specchannel         ) [ 0000000]
StgValue_64         (specinterface       ) [ 0000000]
empty_841           (specchannel         ) [ 0000000]
StgValue_66         (specinterface       ) [ 0000000]
StgValue_67         (specmemcore         ) [ 0000000]
empty_842           (specchannel         ) [ 0000000]
StgValue_69         (specinterface       ) [ 0000000]
StgValue_70         (specmemcore         ) [ 0000000]
empty_843           (specchannel         ) [ 0000000]
StgValue_72         (specinterface       ) [ 0000000]
empty_844           (specchannel         ) [ 0000000]
StgValue_74         (specinterface       ) [ 0000000]
StgValue_75         (specmemcore         ) [ 0000000]
empty_845           (specchannel         ) [ 0000000]
StgValue_77         (specinterface       ) [ 0000000]
empty_846           (specchannel         ) [ 0000000]
StgValue_79         (specinterface       ) [ 0000000]
empty_847           (specchannel         ) [ 0000000]
StgValue_81         (specinterface       ) [ 0000000]
empty_848           (specchannel         ) [ 0000000]
StgValue_83         (specinterface       ) [ 0000000]
empty_849           (specchannel         ) [ 0000000]
StgValue_85         (specinterface       ) [ 0000000]
empty_850           (specchannel         ) [ 0000000]
StgValue_87         (specinterface       ) [ 0000000]
empty_851           (specchannel         ) [ 0000000]
StgValue_89         (specinterface       ) [ 0000000]
empty_852           (specchannel         ) [ 0000000]
StgValue_91         (specinterface       ) [ 0000000]
empty_853           (specchannel         ) [ 0000000]
StgValue_93         (specinterface       ) [ 0000000]
empty_854           (specchannel         ) [ 0000000]
StgValue_95         (specinterface       ) [ 0000000]
StgValue_96         (call                ) [ 0000000]
StgValue_97         (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="betas">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="betas_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="betas_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outputs">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outputs_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cntl_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cntl_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_data.2164"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_pro.12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_result.12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_0_N"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_1_N"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_2_N"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_3_N"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_4_N"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_5_N"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_6_N"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_7_N"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer_LF_8_N"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta_buffer_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_LF_0_N"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_LF_1_N"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buffer_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_buffer_OC_V_s"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_r_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_n_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_c_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_r_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_n_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_OC_offset_c_s"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputs_OC_offset_c_1"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="outputs_offset_c_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputs_offset_c/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="inputs_offset_c_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputs_offset_c/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_buffer_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_buffer_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="weight_buffer_0_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_0_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight_buffer_1_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_1_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="weight_buffer_2_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_2_V/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weight_buffer_3_V_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_3_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="weight_buffer_4_V_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_4_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="weight_buffer_5_V_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_5_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="weight_buffer_6_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_6_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="weight_buffer_7_V_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_7_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weight_buffer_8_V_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_buffer_8_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="beta_buffer_V_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="beta_buffer_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="output_buffer_0_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="output_buffer_1_V_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_buffer_1_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_buffer_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_buffer_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="result_buffer_V_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_buffer_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="data_c_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_c_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_r_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_r_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="data_n_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_n_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="result_c_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_c_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="result_r_V_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_r_V/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="result_n_V_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_n_V/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="outputs_offset_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="31" slack="0"/>
<pin id="223" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputs_offset_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="betas_offset_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="betas_offset_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="weights_offset_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="0" index="1" bw="31" slack="0"/>
<pin id="235" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weights_offset_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="inputs_offset1_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="17" slack="0"/>
<pin id="240" dir="0" index="1" bw="17" slack="0"/>
<pin id="241" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="inputs_offset_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="31" slack="0"/>
<pin id="246" dir="0" index="1" bw="31" slack="0"/>
<pin id="247" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_compute_pro_12_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="2"/>
<pin id="253" dir="0" index="2" bw="16" slack="2"/>
<pin id="254" dir="0" index="3" bw="16" slack="2"/>
<pin id="255" dir="0" index="4" bw="16" slack="2"/>
<pin id="256" dir="0" index="5" bw="16" slack="2"/>
<pin id="257" dir="0" index="6" bw="16" slack="2"/>
<pin id="258" dir="0" index="7" bw="16" slack="2"/>
<pin id="259" dir="0" index="8" bw="16" slack="2"/>
<pin id="260" dir="0" index="9" bw="16" slack="2"/>
<pin id="261" dir="0" index="10" bw="16" slack="2"/>
<pin id="262" dir="0" index="11" bw="16" slack="2"/>
<pin id="263" dir="0" index="12" bw="16" slack="2"/>
<pin id="264" dir="0" index="13" bw="16" slack="2"/>
<pin id="265" dir="0" index="14" bw="1" slack="2"/>
<pin id="266" dir="0" index="15" bw="1" slack="2"/>
<pin id="267" dir="0" index="16" bw="32" slack="2"/>
<pin id="268" dir="0" index="17" bw="32" slack="2"/>
<pin id="269" dir="0" index="18" bw="32" slack="2"/>
<pin id="270" dir="0" index="19" bw="32" slack="2"/>
<pin id="271" dir="0" index="20" bw="32" slack="2"/>
<pin id="272" dir="0" index="21" bw="32" slack="2"/>
<pin id="273" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_load_data_2164_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="0" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="31" slack="0"/>
<pin id="279" dir="0" index="3" bw="17" slack="0"/>
<pin id="280" dir="0" index="4" bw="16" slack="0"/>
<pin id="281" dir="0" index="5" bw="31" slack="0"/>
<pin id="282" dir="0" index="6" bw="16" slack="0"/>
<pin id="283" dir="0" index="7" bw="31" slack="0"/>
<pin id="284" dir="0" index="8" bw="16" slack="0"/>
<pin id="285" dir="0" index="9" bw="16" slack="0"/>
<pin id="286" dir="0" index="10" bw="16" slack="0"/>
<pin id="287" dir="0" index="11" bw="16" slack="0"/>
<pin id="288" dir="0" index="12" bw="16" slack="0"/>
<pin id="289" dir="0" index="13" bw="16" slack="0"/>
<pin id="290" dir="0" index="14" bw="16" slack="0"/>
<pin id="291" dir="0" index="15" bw="16" slack="0"/>
<pin id="292" dir="0" index="16" bw="16" slack="0"/>
<pin id="293" dir="0" index="17" bw="16" slack="0"/>
<pin id="294" dir="0" index="18" bw="16" slack="0"/>
<pin id="295" dir="0" index="19" bw="1" slack="0"/>
<pin id="296" dir="0" index="20" bw="32" slack="0"/>
<pin id="297" dir="0" index="21" bw="32" slack="0"/>
<pin id="298" dir="0" index="22" bw="32" slack="0"/>
<pin id="299" dir="0" index="23" bw="17" slack="0"/>
<pin id="300" dir="0" index="24" bw="31" slack="0"/>
<pin id="301" dir="0" index="25" bw="31" slack="0"/>
<pin id="302" dir="1" index="26" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_output_result_12_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="31" slack="4"/>
<pin id="316" dir="0" index="3" bw="17" slack="4"/>
<pin id="317" dir="0" index="4" bw="16" slack="4"/>
<pin id="318" dir="0" index="5" bw="16" slack="4"/>
<pin id="319" dir="0" index="6" bw="1" slack="4"/>
<pin id="320" dir="0" index="7" bw="32" slack="4"/>
<pin id="321" dir="0" index="8" bw="32" slack="4"/>
<pin id="322" dir="0" index="9" bw="32" slack="4"/>
<pin id="323" dir="0" index="10" bw="1" slack="0"/>
<pin id="324" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_39/5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="outputs_offset_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="1"/>
<pin id="330" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="outputs_offset_read "/>
</bind>
</comp>

<comp id="333" class="1005" name="betas_offset_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="1"/>
<pin id="335" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="betas_offset_read "/>
</bind>
</comp>

<comp id="338" class="1005" name="weights_offset_read_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="1"/>
<pin id="340" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="weights_offset_read "/>
</bind>
</comp>

<comp id="343" class="1005" name="inputs_offset1_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="17" slack="1"/>
<pin id="345" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset1_read "/>
</bind>
</comp>

<comp id="348" class="1005" name="inputs_offset_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="31" slack="1"/>
<pin id="350" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="inputs_offset_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="outputs_offset_c_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="31" slack="0"/>
<pin id="355" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="outputs_offset_c "/>
</bind>
</comp>

<comp id="359" class="1005" name="inputs_offset_c_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="17" slack="0"/>
<pin id="361" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="inputs_offset_c "/>
</bind>
</comp>

<comp id="365" class="1005" name="input_buffer_V_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="input_buffer_V "/>
</bind>
</comp>

<comp id="371" class="1005" name="weight_buffer_0_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_0_V "/>
</bind>
</comp>

<comp id="377" class="1005" name="weight_buffer_1_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_1_V "/>
</bind>
</comp>

<comp id="383" class="1005" name="weight_buffer_2_V_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_2_V "/>
</bind>
</comp>

<comp id="389" class="1005" name="weight_buffer_3_V_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_3_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="weight_buffer_4_V_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="16" slack="0"/>
<pin id="397" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_4_V "/>
</bind>
</comp>

<comp id="401" class="1005" name="weight_buffer_5_V_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_5_V "/>
</bind>
</comp>

<comp id="407" class="1005" name="weight_buffer_6_V_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="16" slack="0"/>
<pin id="409" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_6_V "/>
</bind>
</comp>

<comp id="413" class="1005" name="weight_buffer_7_V_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_7_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="weight_buffer_8_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="weight_buffer_8_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="beta_buffer_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="beta_buffer_V "/>
</bind>
</comp>

<comp id="431" class="1005" name="output_buffer_0_V_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="2"/>
<pin id="433" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_0_V "/>
</bind>
</comp>

<comp id="437" class="1005" name="output_buffer_1_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="2"/>
<pin id="439" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="output_buffer_1_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="data_buffer_V_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="data_buffer_V "/>
</bind>
</comp>

<comp id="449" class="1005" name="result_buffer_V_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="2"/>
<pin id="451" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_buffer_V "/>
</bind>
</comp>

<comp id="455" class="1005" name="data_c_V_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_c_V "/>
</bind>
</comp>

<comp id="461" class="1005" name="data_r_V_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_r_V "/>
</bind>
</comp>

<comp id="467" class="1005" name="data_n_V_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_n_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="result_c_V_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2"/>
<pin id="475" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_c_V "/>
</bind>
</comp>

<comp id="479" class="1005" name="result_r_V_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2"/>
<pin id="481" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_r_V "/>
</bind>
</comp>

<comp id="485" class="1005" name="result_n_V_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_n_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="16" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="20" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="303"><net_src comp="26" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="305"><net_src comp="244" pin="2"/><net_sink comp="275" pin=2"/></net>

<net id="306"><net_src comp="238" pin="2"/><net_sink comp="275" pin=3"/></net>

<net id="307"><net_src comp="6" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="308"><net_src comp="232" pin="2"/><net_sink comp="275" pin=5"/></net>

<net id="309"><net_src comp="10" pin="0"/><net_sink comp="275" pin=6"/></net>

<net id="310"><net_src comp="226" pin="2"/><net_sink comp="275" pin=7"/></net>

<net id="311"><net_src comp="220" pin="2"/><net_sink comp="275" pin=24"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="312" pin=10"/></net>

<net id="331"><net_src comp="220" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="275" pin=24"/></net>

<net id="336"><net_src comp="226" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="275" pin=7"/></net>

<net id="341"><net_src comp="232" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="275" pin=5"/></net>

<net id="346"><net_src comp="238" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="275" pin=3"/></net>

<net id="351"><net_src comp="244" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="356"><net_src comp="128" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="275" pin=25"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="362"><net_src comp="132" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="275" pin=23"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="368"><net_src comp="136" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="275" pin=8"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="374"><net_src comp="140" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="275" pin=9"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="380"><net_src comp="144" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="275" pin=10"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="386"><net_src comp="148" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="275" pin=11"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="392"><net_src comp="152" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="275" pin=12"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="250" pin=5"/></net>

<net id="398"><net_src comp="156" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="275" pin=13"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="404"><net_src comp="160" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="275" pin=14"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="250" pin=7"/></net>

<net id="410"><net_src comp="164" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="275" pin=15"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="250" pin=8"/></net>

<net id="416"><net_src comp="168" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="275" pin=16"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="250" pin=9"/></net>

<net id="422"><net_src comp="172" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="275" pin=17"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="250" pin=10"/></net>

<net id="428"><net_src comp="176" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="275" pin=18"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="250" pin=11"/></net>

<net id="434"><net_src comp="180" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="250" pin=12"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="312" pin=4"/></net>

<net id="440"><net_src comp="184" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="250" pin=13"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="312" pin=5"/></net>

<net id="446"><net_src comp="188" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="275" pin=19"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="250" pin=14"/></net>

<net id="452"><net_src comp="192" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="250" pin=15"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="312" pin=6"/></net>

<net id="458"><net_src comp="196" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="275" pin=20"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="250" pin=16"/></net>

<net id="464"><net_src comp="200" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="275" pin=21"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="250" pin=17"/></net>

<net id="470"><net_src comp="204" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="275" pin=22"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="250" pin=18"/></net>

<net id="476"><net_src comp="208" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="250" pin=19"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="312" pin=7"/></net>

<net id="482"><net_src comp="212" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="250" pin=20"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="312" pin=8"/></net>

<net id="488"><net_src comp="216" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="250" pin=21"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="312" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outputs | {5 6 }
	Port: cntl_V | {5 6 }
 - Input state : 
	Port: apply.11 : inputs | {1 2 }
	Port: apply.11 : inputs_offset | {1 }
	Port: apply.11 : inputs_offset1 | {1 }
	Port: apply.11 : weights | {1 2 }
	Port: apply.11 : weights_offset | {1 }
	Port: apply.11 : betas | {1 2 }
	Port: apply.11 : betas_offset | {1 }
	Port: apply.11 : outputs_offset | {1 }
  - Chain level:
	State 1
		StgValue_35 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |    grp_compute_pro_12_fu_250    |    1    |    36   |  5.904  |   7038  |   2087  |
|   call   |    grp_load_data_2164_fu_275    |    0    |    0    |  4.592  |   595   |   576   |
|          |   grp_output_result_12_fu_312   |    0    |    0    |  0.656  |   549   |   599   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          | outputs_offset_read_read_fu_220 |    0    |    0    |    0    |    0    |    0    |
|          |  betas_offset_read_read_fu_226  |    0    |    0    |    0    |    0    |    0    |
|   read   | weights_offset_read_read_fu_232 |    0    |    0    |    0    |    0    |    0    |
|          | inputs_offset1_read_read_fu_238 |    0    |    0    |    0    |    0    |    0    |
|          |  inputs_offset_read_read_fu_244 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    1    |    36   |  11.152 |   8182  |   3262  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   beta_buffer_V_reg_425   |   16   |
| betas_offset_read_reg_333 |   31   |
|   data_buffer_V_reg_443   |    1   |
|      data_c_V_reg_455     |   32   |
|      data_n_V_reg_467     |   32   |
|      data_r_V_reg_461     |   32   |
|   input_buffer_V_reg_365  |   16   |
|inputs_offset1_read_reg_343|   17   |
|  inputs_offset_c_reg_359  |   17   |
| inputs_offset_read_reg_348|   31   |
| output_buffer_0_V_reg_431 |   16   |
| output_buffer_1_V_reg_437 |   16   |
|  outputs_offset_c_reg_353 |   31   |
|outputs_offset_read_reg_328|   31   |
|  result_buffer_V_reg_449  |    1   |
|     result_c_V_reg_473    |   32   |
|     result_n_V_reg_485    |   32   |
|     result_r_V_reg_479    |   32   |
| weight_buffer_0_V_reg_371 |   16   |
| weight_buffer_1_V_reg_377 |   16   |
| weight_buffer_2_V_reg_383 |   16   |
| weight_buffer_3_V_reg_389 |   16   |
| weight_buffer_4_V_reg_395 |   16   |
| weight_buffer_5_V_reg_401 |   16   |
| weight_buffer_6_V_reg_407 |   16   |
| weight_buffer_7_V_reg_413 |   16   |
| weight_buffer_8_V_reg_419 |   16   |
|weights_offset_read_reg_338|   31   |
+---------------------------+--------+
|           Total           |   591  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_load_data_2164_fu_275 |  p2  |   2  |  31  |   62   ||    9    |
| grp_load_data_2164_fu_275 |  p3  |   2  |  17  |   34   ||    9    |
| grp_load_data_2164_fu_275 |  p5  |   2  |  31  |   62   ||    9    |
| grp_load_data_2164_fu_275 |  p7  |   2  |  31  |   62   ||    9    |
| grp_load_data_2164_fu_275 |  p24 |   2  |  31  |   62   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   282  ||   3.28  ||    45   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   36   |   11   |  8182  |  3262  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |    -   |   591  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   36   |   14   |  8773  |  3307  |
+-----------+--------+--------+--------+--------+--------+
