

================================================================
== Vitis HLS Report for 'BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4'
================================================================
* Date:           Wed Jan 17 08:24:17 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.953 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_4  |        ?|        ?|        14|         14|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 14, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 14, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.61>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%upperLimit_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %upperLimit"   --->   Operation 18 'read' 'upperLimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sub182_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub182"   --->   Operation 19 'read' 'sub182_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%idxprom20_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idxprom20"   --->   Operation 20 'read' 'idxprom20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%idxprom174_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idxprom174"   --->   Operation 21 'read' 'idxprom174_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tileId_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tileId"   --->   Operation 22 'read' 'tileId_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DynamicPlacement_II_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %DynamicPlacement_II_load"   --->   Operation 23 'read' 'DynamicPlacement_II_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%add_ln192_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln192"   --->   Operation 24 'read' 'add_ln192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%idxprom20_cast = sext i5 %idxprom20_read"   --->   Operation 25 'sext' 'idxprom20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%idxprom174_cast = sext i4 %idxprom174_read"   --->   Operation 26 'sext' 'idxprom174_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln0 = store i8 %add_ln192_read, i8 %empty"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty"   --->   Operation 29 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [12/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 30 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 31 [11/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 31 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 32 [10/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 32 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.61>
ST_4 : Operation 33 [9/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 33 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.61>
ST_5 : Operation 34 [8/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 34 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.61>
ST_6 : Operation 35 [7/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 35 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.61>
ST_7 : Operation 36 [6/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 36 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.61>
ST_8 : Operation 37 [5/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 37 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.61>
ST_9 : Operation 38 [4/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 38 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.61>
ST_10 : Operation 39 [3/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 39 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.61>
ST_11 : Operation 40 [2/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 40 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.95>
ST_12 : Operation 41 [1/12] (3.61ns)   --->   "%IDX_pd_bypass_modulo = srem i8 %p_load, i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:193]   --->   Operation 41 'srem' 'IDX_pd_bypass_modulo' <Predicate = true> <Delay = 3.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 42 [1/1] (1.31ns)   --->   "%icmp_ln251 = icmp_eq  i8 %IDX_pd_bypass_modulo, i8 0" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 42 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node formerPC)   --->   "%trunc_ln251 = trunc i8 %DynamicPlacement_II_load_read" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 43 'trunc' 'trunc_ln251' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln251_1 = trunc i8 %IDX_pd_bypass_modulo" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 44 'trunc' 'trunc_ln251_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node formerPC)   --->   "%select_ln251 = select i1 %icmp_ln251, i5 %trunc_ln251, i5 %trunc_ln251_1" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 45 'select' 'select_ln251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 46 [1/1] (1.02ns) (out node of the LUT)   --->   "%formerPC = add i5 %select_ln251, i5 31" [DynMap/DynMap_4HLS.cpp:251]   --->   Operation 46 'add' 'formerPC' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_68_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i4.i4, i5 %trunc_ln251_1, i4 %tileId_read, i4 0" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 47 'bitconcatenate' 'tmp_68_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (1.53ns)   --->   "%add_ln252 = add i13 %tmp_68_cast, i13 %idxprom174_cast" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 48 'add' 'add_ln252' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.13>
ST_13 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i13 %add_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 49 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 50 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %zext_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 50 'getelementptr' 'placement_dynamic_bypass_occupy_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 51 [2/2] (2.77ns)   --->   "%inportConflict = load i13 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 51 'load' 'inportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5120> <RAM>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %formerPC, i4 0" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i9 %tmp_s" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 53 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (1.36ns)   --->   "%add_ln253 = add i11 %zext_ln253, i11 %idxprom20_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 54 'add' 'add_ln253' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i11 %add_ln253" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 55 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %add_ln253, i4 %sub182_read" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i15 %tmp" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 57 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%placement_dynamic_bypass_occupy_addr_1 = getelementptr i1 %placement_dynamic_bypass_occupy, i64 0, i64 %sext_ln253" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 58 'getelementptr' 'placement_dynamic_bypass_occupy_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [2/2] (2.77ns)   --->   "%outportConflict = load i13 %placement_dynamic_bypass_occupy_addr_1" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 59 'load' 'outportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5120> <RAM>

State 14 <SV = 13> <Delay = 4.86>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 60 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/2] (2.77ns)   --->   "%inportConflict = load i13 %placement_dynamic_bypass_occupy_addr" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 61 'load' 'inportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5120> <RAM>
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %trunc_ln253, i4 %sub182_read" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 62 'bitconcatenate' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 63 [1/2] (2.77ns)   --->   "%outportConflict = load i13 %placement_dynamic_bypass_occupy_addr_1" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 63 'load' 'outportConflict' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5120> <RAM>
ST_14 : Operation 64 [1/1] (0.80ns)   --->   "%or_ln254 = or i1 %outportConflict, i1 %inportConflict" [DynMap/DynMap_4HLS.cpp:254]   --->   Operation 64 'or' 'or_ln254' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln254 = br i1 %or_ln254, void %.exitStub, void %.critedge53" [DynMap/DynMap_4HLS.cpp:254]   --->   Operation 65 'br' 'br_ln254' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln280 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 66 'specloopname' 'specloopname_ln280' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%IDX_pd_bypass_load = load i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 67 'load' 'IDX_pd_bypass_load' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (1.30ns)   --->   "%add_ln280 = add i8 %IDX_pd_bypass_load, i8 1" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 68 'add' 'add_ln280' <Predicate = (or_ln254)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln280 = store i8 %add_ln280, i8 %IDX_pd_bypass" [DynMap/DynMap_4HLS.cpp:280]   --->   Operation 69 'store' 'store_ln280' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 70 [1/1] (1.31ns)   --->   "%icmp_ln282 = icmp_eq  i8 %add_ln280, i8 %upperLimit_read" [DynMap/DynMap_4HLS.cpp:282]   --->   Operation 70 'icmp' 'icmp_ln282' <Predicate = (or_ln254)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln282 = br i1 %icmp_ln282, void, void %.loopexit55.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:282]   --->   Operation 71 'br' 'br_ln282' <Predicate = (or_ln254)> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln249 = store i8 %add_ln280, i8 %empty" [DynMap/DynMap_4HLS.cpp:249]   --->   Operation 72 'store' 'store_ln249' <Predicate = (or_ln254 & !icmp_ln282)> <Delay = 1.29>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln249 = br void" [DynMap/DynMap_4HLS.cpp:249]   --->   Operation 73 'br' 'br_ln249' <Predicate = (or_ln254 & !icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %add_ln252_out, i13 %add_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 75 'write' 'write_ln252' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln253 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %tmp_71_out, i13 %tmp_71_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 76 'write' 'write_ln253' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 77 'br' 'br_ln0' <Predicate = (or_ln254 & icmp_ln282)> <Delay = 1.29>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_out, i8 %p_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln252 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %add_ln252_out, i13 %add_ln252" [DynMap/DynMap_4HLS.cpp:252]   --->   Operation 79 'write' 'write_ln252' <Predicate = (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln253 = write void @_ssdm_op_Write.ap_auto.i13P0A, i13 %tmp_71_out, i13 %tmp_71_cast" [DynMap/DynMap_4HLS.cpp:253]   --->   Operation 80 'write' 'write_ln253' <Predicate = (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 81 [1/1] (1.29ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!or_ln254)> <Delay = 1.29>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %.exitStub, i1 0, void %.loopexit55.loopexit.exitStub"   --->   Operation 82 'phi' 'UnifiedRetVal' <Predicate = (icmp_ln282) | (!or_ln254)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 83 'ret' 'ret_ln0' <Predicate = (icmp_ln282) | (!or_ln254)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln192]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DynamicPlacement_II_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tileId]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idxprom174]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idxprom20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub182]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ upperLimit]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add_ln252_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_71_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_dynamic_bypass_occupy]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ IDX_pd_bypass]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                                  (alloca        ) [ 011111111111111]
upperLimit_read                        (read          ) [ 001111111111111]
sub182_read                            (read          ) [ 001111111111111]
idxprom20_read                         (read          ) [ 000000000000000]
idxprom174_read                        (read          ) [ 000000000000000]
tileId_read                            (read          ) [ 001111111111100]
DynamicPlacement_II_load_read          (read          ) [ 001111111111100]
add_ln192_read                         (read          ) [ 000000000000000]
idxprom20_cast                         (sext          ) [ 001111111111110]
idxprom174_cast                        (sext          ) [ 001111111111100]
store_ln0                              (store         ) [ 000000000000000]
br_ln0                                 (br            ) [ 000000000000000]
p_load                                 (load          ) [ 001111111111111]
IDX_pd_bypass_modulo                   (srem          ) [ 000000000000000]
icmp_ln251                             (icmp          ) [ 000000000000000]
trunc_ln251                            (trunc         ) [ 000000000000000]
trunc_ln251_1                          (trunc         ) [ 000000000000000]
select_ln251                           (select        ) [ 000000000000000]
formerPC                               (add           ) [ 000000000000010]
tmp_68_cast                            (bitconcatenate) [ 000000000000000]
add_ln252                              (add           ) [ 000000000000011]
zext_ln252                             (zext          ) [ 000000000000000]
placement_dynamic_bypass_occupy_addr   (getelementptr ) [ 000000000000001]
tmp_s                                  (bitconcatenate) [ 000000000000000]
zext_ln253                             (zext          ) [ 000000000000000]
add_ln253                              (add           ) [ 000000000000000]
trunc_ln253                            (trunc         ) [ 000000000000001]
tmp                                    (bitconcatenate) [ 000000000000000]
sext_ln253                             (sext          ) [ 000000000000000]
placement_dynamic_bypass_occupy_addr_1 (getelementptr ) [ 000000000000001]
specpipeline_ln0                       (specpipeline  ) [ 000000000000000]
inportConflict                         (load          ) [ 000000000000000]
tmp_71_cast                            (bitconcatenate) [ 000000000000000]
outportConflict                        (load          ) [ 000000000000000]
or_ln254                               (or            ) [ 000000000000001]
br_ln254                               (br            ) [ 000000000000000]
specloopname_ln280                     (specloopname  ) [ 000000000000000]
IDX_pd_bypass_load                     (load          ) [ 000000000000000]
add_ln280                              (add           ) [ 000000000000000]
store_ln280                            (store         ) [ 000000000000000]
icmp_ln282                             (icmp          ) [ 000000000000001]
br_ln282                               (br            ) [ 000000000000000]
store_ln249                            (store         ) [ 000000000000000]
br_ln249                               (br            ) [ 000000000000000]
write_ln0                              (write         ) [ 000000000000000]
write_ln252                            (write         ) [ 000000000000000]
write_ln253                            (write         ) [ 000000000000000]
br_ln0                                 (br            ) [ 000000000000000]
write_ln0                              (write         ) [ 000000000000000]
write_ln252                            (write         ) [ 000000000000000]
write_ln253                            (write         ) [ 000000000000000]
br_ln0                                 (br            ) [ 000000000000000]
UnifiedRetVal                          (phi           ) [ 000000000000000]
ret_ln0                                (ret           ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln192">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln192"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DynamicPlacement_II_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DynamicPlacement_II_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tileId">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tileId"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idxprom174">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom174"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="idxprom20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idxprom20"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub182">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub182"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="upperLimit">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upperLimit"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="add_ln252_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln252_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_71_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_71_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="placement_dynamic_bypass_occupy">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="IDX_pd_bypass">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IDX_pd_bypass"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i13P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="empty_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="upperLimit_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="upperLimit_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sub182_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="4" slack="0"/>
<pin id="83" dir="1" index="2" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub182_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="idxprom20_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom20_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="idxprom174_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idxprom174_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tileId_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tileId_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="DynamicPlacement_II_load_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="DynamicPlacement_II_load_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln192_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln192_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="13"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/14 write_ln0/14 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="0" index="2" bw="13" slack="2"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln252/14 write_ln252/14 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="13" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln253/14 write_ln253/14 "/>
</bind>
</comp>

<comp id="137" class="1004" name="placement_dynamic_bypass_occupy_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="13" slack="0"/>
<pin id="141" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_occupy_addr/13 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="149" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="150" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inportConflict/13 outportConflict/13 "/>
</bind>
</comp>

<comp id="154" class="1004" name="placement_dynamic_bypass_occupy_addr_1_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="15" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_bypass_occupy_addr_1/13 "/>
</bind>
</comp>

<comp id="162" class="1005" name="UnifiedRetVal_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="UnifiedRetVal_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="idxprom20_cast_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="idxprom20_cast/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="idxprom174_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="idxprom174_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="srem(18) " fcode="srem"/>
<opset="IDX_pd_bypass_modulo/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln251_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln251_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="11"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251/12 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln251_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln251_1/12 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln251_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln251/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="formerPC_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="formerPC/12 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_68_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="13" slack="0"/>
<pin id="224" dir="0" index="1" bw="5" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="11"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_cast/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln252_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="11"/>
<pin id="234" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln252_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/13 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="0" index="1" bw="5" slack="1"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln253_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/13 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln253_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="0" index="1" bw="5" slack="12"/>
<pin id="254" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/13 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln253_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln253/13 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="12"/>
<pin id="264" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sext_ln253_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln253/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_71_cast_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="13" slack="0"/>
<pin id="274" dir="0" index="1" bw="9" slack="1"/>
<pin id="275" dir="0" index="2" bw="4" slack="13"/>
<pin id="276" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71_cast/14 "/>
</bind>
</comp>

<comp id="279" class="1004" name="or_ln254_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254/14 "/>
</bind>
</comp>

<comp id="285" class="1004" name="IDX_pd_bypass_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IDX_pd_bypass_load/14 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln280_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/14 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln280_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/14 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln282_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="13"/>
<pin id="304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln249_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="13"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/14 "/>
</bind>
</comp>

<comp id="311" class="1005" name="empty_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="318" class="1005" name="upperLimit_read_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="13"/>
<pin id="320" dir="1" index="1" bw="8" slack="13"/>
</pin_list>
<bind>
<opset="upperLimit_read "/>
</bind>
</comp>

<comp id="323" class="1005" name="sub182_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="4" slack="12"/>
<pin id="325" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="sub182_read "/>
</bind>
</comp>

<comp id="329" class="1005" name="tileId_read_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="11"/>
<pin id="331" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="tileId_read "/>
</bind>
</comp>

<comp id="334" class="1005" name="DynamicPlacement_II_load_read_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="DynamicPlacement_II_load_read "/>
</bind>
</comp>

<comp id="340" class="1005" name="idxprom20_cast_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="12"/>
<pin id="342" dir="1" index="1" bw="11" slack="12"/>
</pin_list>
<bind>
<opset="idxprom20_cast "/>
</bind>
</comp>

<comp id="345" class="1005" name="idxprom174_cast_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="13" slack="11"/>
<pin id="347" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="idxprom174_cast "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="356" class="1005" name="formerPC_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="1"/>
<pin id="358" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="formerPC "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln252_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="1"/>
<pin id="363" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln252 "/>
</bind>
</comp>

<comp id="367" class="1005" name="placement_dynamic_bypass_occupy_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="13" slack="1"/>
<pin id="369" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_bypass_occupy_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln253_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="1"/>
<pin id="374" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln253 "/>
</bind>
</comp>

<comp id="377" class="1005" name="placement_dynamic_bypass_occupy_addr_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="13" slack="1"/>
<pin id="379" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_bypass_occupy_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="64" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="64" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="153"><net_src comp="137" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="86" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="92" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="110" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="104" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="189" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="195" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="204" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="204" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="235"><net_src comp="222" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="251" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="272" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="283"><net_src comp="144" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="144" pin="7"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="289" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="289" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="70" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="321"><net_src comp="74" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="326"><net_src comp="80" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="332"><net_src comp="98" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="337"><net_src comp="104" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="343"><net_src comp="173" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="348"><net_src comp="177" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="353"><net_src comp="186" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="359"><net_src comp="216" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="364"><net_src comp="231" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="370"><net_src comp="137" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="375"><net_src comp="256" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="380"><net_src comp="154" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {14 }
	Port: add_ln252_out | {14 }
	Port: tmp_71_out | {14 }
	Port: IDX_pd_bypass | {14 }
 - Input state : 
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : add_ln192 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : DynamicPlacement_II_load | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : tileId | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : idxprom174 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : idxprom20 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : sub182 | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : upperLimit | {1 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : placement_dynamic_bypass_occupy | {13 14 }
	Port: BypassOptPlacement_Gen_Record_Pipeline_VITIS_LOOP_249_4 : IDX_pd_bypass | {14 }
  - Chain level:
	State 1
		p_load : 1
		IDX_pd_bypass_modulo : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		icmp_ln251 : 1
		trunc_ln251_1 : 1
		select_ln251 : 2
		formerPC : 3
		tmp_68_cast : 2
		add_ln252 : 3
	State 13
		placement_dynamic_bypass_occupy_addr : 1
		inportConflict : 2
		zext_ln253 : 1
		add_ln253 : 2
		trunc_ln253 : 3
		tmp : 3
		sext_ln253 : 4
		placement_dynamic_bypass_occupy_addr_1 : 5
		outportConflict : 6
	State 14
		or_ln254 : 1
		br_ln254 : 1
		add_ln280 : 1
		store_ln280 : 2
		icmp_ln282 : 2
		br_ln282 : 3
		store_ln249 : 2
		write_ln253 : 1
		write_ln253 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|   srem   |                 grp_fu_189                |   195   |   126   |
|----------|-------------------------------------------|---------|---------|
|          |              formerPC_fu_216              |    0    |    7    |
|    add   |              add_ln252_fu_231             |    0    |    13   |
|          |              add_ln253_fu_251             |    0    |    9    |
|          |              add_ln280_fu_289             |    0    |    8    |
|----------|-------------------------------------------|---------|---------|
|   icmp   |             icmp_ln251_fu_195             |    0    |    4    |
|          |             icmp_ln282_fu_301             |    0    |    4    |
|----------|-------------------------------------------|---------|---------|
|  select  |            select_ln251_fu_208            |    0    |    5    |
|----------|-------------------------------------------|---------|---------|
|    or    |              or_ln254_fu_279              |    0    |    1    |
|----------|-------------------------------------------|---------|---------|
|          |         upperLimit_read_read_fu_74        |    0    |    0    |
|          |           sub182_read_read_fu_80          |    0    |    0    |
|          |         idxprom20_read_read_fu_86         |    0    |    0    |
|   read   |         idxprom174_read_read_fu_92        |    0    |    0    |
|          |           tileId_read_read_fu_98          |    0    |    0    |
|          | DynamicPlacement_II_load_read_read_fu_104 |    0    |    0    |
|          |         add_ln192_read_read_fu_110        |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |              grp_write_fu_116             |    0    |    0    |
|   write  |              grp_write_fu_123             |    0    |    0    |
|          |              grp_write_fu_130             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |           idxprom20_cast_fu_173           |    0    |    0    |
|   sext   |           idxprom174_cast_fu_177          |    0    |    0    |
|          |             sext_ln253_fu_267             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |             trunc_ln251_fu_201            |    0    |    0    |
|   trunc  |            trunc_ln251_1_fu_204           |    0    |    0    |
|          |             trunc_ln253_fu_256            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |             tmp_68_cast_fu_222            |    0    |    0    |
|bitconcatenate|                tmp_s_fu_240               |    0    |    0    |
|          |                 tmp_fu_260                |    0    |    0    |
|          |             tmp_71_cast_fu_272            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   zext   |             zext_ln252_fu_236             |    0    |    0    |
|          |             zext_ln253_fu_247             |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |   195   |   177   |
|----------|-------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------+--------+
|                                              |   FF   |
+----------------------------------------------+--------+
|     DynamicPlacement_II_load_read_reg_334    |    8   |
|             UnifiedRetVal_reg_162            |    1   |
|               add_ln252_reg_361              |   13   |
|                 empty_reg_311                |    8   |
|               formerPC_reg_356               |    5   |
|            idxprom174_cast_reg_345           |   13   |
|            idxprom20_cast_reg_340            |   11   |
|                p_load_reg_350                |    8   |
|placement_dynamic_bypass_occupy_addr_1_reg_377|   13   |
| placement_dynamic_bypass_occupy_addr_reg_367 |   13   |
|              sub182_read_reg_323             |    4   |
|              tileId_read_reg_329             |    4   |
|              trunc_ln253_reg_372             |    9   |
|            upperLimit_read_reg_318           |    8   |
+----------------------------------------------+--------+
|                     Total                    |   118  |
+----------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_144 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_189    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_189    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   58   ||  5.192  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   195  |   177  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   36   |
|  Register |    -   |   118  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   313  |   213  |
+-----------+--------+--------+--------+
