{"filename": "verilator-5.022-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.022-1", "desc": "The fastest free Verilog HDL simulator", "csize": "4954476", "isize": "30479759", "md5sum": "beeaccdaddd60cd4dea5b1a3af7b66bd", "sha256sum": "3de675528882e3bb2d8cda11f15fd797fdd6c9d1bfa60299fcdaadd62efaafa6", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmXlDG8ACgkQdxk/FSvb5qZJEA/+PARuRWPRPBMOFaBSupsWm7aOx0Mqr6hDBSENLlws+rORLEWQl+grlciDOcAQhuN8nSCXgOUwwGqxviJ3m+KmQ0PtvBx4dI7a4mHQrDWPm+eqVgZAGD24JbhK3Y2HUhhocY60ExJpGkKAiRsthNUkM3sexaYwmI1IvzXGIe7nrAyBkzx/o2hdbCCOP1Q0FEDhj7jN6Y86/ikIQADJXSpp44ABgZWqGRGOHdyMxwr7yQY5QEcuZwW51AUe/4orzDyDnfkFujjMf3JjOrLKwMHr6Ba3zKY0WAy+fwGo6pgYFE7XW8J0+SfdK22VIfaEhpgbKEuYMSfNDM6qcCE7WRkixoqDP8xYjrKo16eqjW3Iwpik3n+PjTN8e3MabYejuidWb7J915hb+4f0SEl8w9Ru3173baXicF8TOkRIz4PXgxZQMV0+1enht3faE4IDmWQKwN2LcT6HyVB5JcyeSBeij7l6aWR7dXGDZrP3VT915Eledh6+Sani9R5SWU5MMLZgIbwQV0HTwGJIrdTpdMPkbwRP16dMH2zROHqWFkJCjGnlgcRdMUs+JZwlZuQhZ+aUY6ZkcEtXz/1/0Dfgwy8jZuKDKwvhtuDxK78w6/NM5oZFBWrbm71aa6vHenx/vJnYqCEDbAf1kPVVnTOEnzhpILISOYGPVgMRCWLgc+NSQxQ=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1709509420", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_unstable", "verilator_aarch64_unstable"]}