#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May  6 17:46:55 2024
# Process ID: 24752
# Current directory: C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_synth_1
# Command line: vivado.exe -log versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.tcl
# Log file: C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_synth_1/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.vds
# Journal file: C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_synth_1\vivado.jou
# Running On: Vulcan, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 16, Host memory: 16907 MB
#-----------------------------------------------------------
source versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 582.762 ; gain = 182.500
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0
Command: synth_design -top versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0 -part xcvp1202-vsva2785-2MHP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1202'
INFO: [Device 21-403] Loading part xcvp1202-vsva2785-2MHP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8452
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2618.219 ; gain = 425.109
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_tx_pll_and_datapath_sync', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/ip_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst.v:916]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_plllock_tx_int', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:964]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_plllock_rx_int', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:968]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_rx_cdr_stable_out', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:1367]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_tx_done_out', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:1368]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_rx_done_out', assumed default net type 'wire' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:1369]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/synth/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:52]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_gen_lane_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_gen_lane_top.v:52]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_raw' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_raw.v:58]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_reset_synchronizer' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_reset_sync.v:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_reset_synchronizer' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_reset_sync.v:58]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_raw' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_raw.v:58]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_tx' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_userdata_tx.v:51]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_tx' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_userdata_tx.v:51]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_gen_lane_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_gen_lane_top.v:52]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_userdata_rx.v:51]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_userdata_rx.v:51]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw.v:59]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any__parameterized0' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any__parameterized0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_prbs_any.v:136]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw.v:59]
WARNING: [Synth 8-689] width (16) of port connection 'rxctrl2_in' does not match port width (8) of module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top.v:163]
WARNING: [Synth 8-689] width (16) of port connection 'rxctrl3_in' does not match port width (8) of module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top.v:164]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst__parameterized0' [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst__parameterized0' (0#1) [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/ip_0/synth/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset.v:53]
INFO: [Synth 8-6157] synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst' [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/ip_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst.v:53]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/ip_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst.v:53]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/ip_0/synth/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset.v:53]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:1759]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:1774]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:52]
INFO: [Synth 8-6155] done synthesizing module 'versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0' (0#1) [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/synth/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element lr0_rxdatavalid_int2_reg was removed.  [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top.v:146]
WARNING: [Synth 8-3848] Net lr0_rxgearboxslip_int in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_check_lane_top.v:92]
WARNING: [Synth 8-3848] Net gtwiz_reset_rx_cdr_stable_out in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/ip_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst.v:73]
WARNING: [Synth 8-3848] Net ch0_rxlpmen in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:443]
WARNING: [Synth 8-3848] Net ch0_rxmldchaindone in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:444]
WARNING: [Synth 8-3848] Net ch0_rxmldchainreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:445]
WARNING: [Synth 8-3848] Net ch0_rxmlfinealignreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:446]
WARNING: [Synth 8-3848] Net ch0_cdrbmcdrreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:473]
WARNING: [Synth 8-3848] Net ch0_cdrfreqos in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:474]
WARNING: [Synth 8-3848] Net ch0_cdrincpctrl in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:475]
WARNING: [Synth 8-3848] Net ch0_cdrstepdir in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:476]
WARNING: [Synth 8-3848] Net ch0_cdrstepsq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:477]
WARNING: [Synth 8-3848] Net ch0_cdrstepsx in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:478]
WARNING: [Synth 8-3848] Net ch0_cfokovrdfinish in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:479]
WARNING: [Synth 8-3848] Net ch0_cfokovrdpulse in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:480]
WARNING: [Synth 8-3848] Net ch0_cfokovrdstart in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:481]
WARNING: [Synth 8-3848] Net ch0_eyescantrigger in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:483]
WARNING: [Synth 8-3848] Net ch1_rxlpmen in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:545]
WARNING: [Synth 8-3848] Net ch1_rxmldchaindone in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:546]
WARNING: [Synth 8-3848] Net ch1_rxmldchainreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:547]
WARNING: [Synth 8-3848] Net ch1_rxmlfinealignreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:548]
WARNING: [Synth 8-3848] Net ch1_cdrbmcdrreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:575]
WARNING: [Synth 8-3848] Net ch1_cdrfreqos in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:576]
WARNING: [Synth 8-3848] Net ch1_cdrincpctrl in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:577]
WARNING: [Synth 8-3848] Net ch1_cdrstepdir in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:578]
WARNING: [Synth 8-3848] Net ch1_cdrstepsq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:579]
WARNING: [Synth 8-3848] Net ch1_cdrstepsx in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:580]
WARNING: [Synth 8-3848] Net ch1_cfokovrdfinish in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:581]
WARNING: [Synth 8-3848] Net ch1_cfokovrdpulse in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:582]
WARNING: [Synth 8-3848] Net ch1_cfokovrdstart in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:583]
WARNING: [Synth 8-3848] Net ch1_eyescantrigger in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:585]
WARNING: [Synth 8-3848] Net ch2_rxlpmen in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:647]
WARNING: [Synth 8-3848] Net ch2_rxmldchaindone in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:648]
WARNING: [Synth 8-3848] Net ch2_rxmldchainreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:649]
WARNING: [Synth 8-3848] Net ch2_rxmlfinealignreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:650]
WARNING: [Synth 8-3848] Net ch2_cdrbmcdrreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:677]
WARNING: [Synth 8-3848] Net ch2_cdrfreqos in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:678]
WARNING: [Synth 8-3848] Net ch2_cdrincpctrl in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:679]
WARNING: [Synth 8-3848] Net ch2_cdrstepdir in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:680]
WARNING: [Synth 8-3848] Net ch2_cdrstepsq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:681]
WARNING: [Synth 8-3848] Net ch2_cdrstepsx in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:682]
WARNING: [Synth 8-3848] Net ch2_cfokovrdfinish in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:683]
WARNING: [Synth 8-3848] Net ch2_cfokovrdpulse in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:684]
WARNING: [Synth 8-3848] Net ch2_cfokovrdstart in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:685]
WARNING: [Synth 8-3848] Net ch2_eyescantrigger in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:687]
WARNING: [Synth 8-3848] Net ch3_rxlpmen in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:749]
WARNING: [Synth 8-3848] Net ch3_rxmldchaindone in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:750]
WARNING: [Synth 8-3848] Net ch3_rxmldchainreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:751]
WARNING: [Synth 8-3848] Net ch3_rxmlfinealignreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:752]
WARNING: [Synth 8-3848] Net ch3_cdrbmcdrreq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:779]
WARNING: [Synth 8-3848] Net ch3_cdrfreqos in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:780]
WARNING: [Synth 8-3848] Net ch3_cdrincpctrl in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:781]
WARNING: [Synth 8-3848] Net ch3_cdrstepdir in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:782]
WARNING: [Synth 8-3848] Net ch3_cdrstepsq in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:783]
WARNING: [Synth 8-3848] Net ch3_cdrstepsx in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:784]
WARNING: [Synth 8-3848] Net ch3_cfokovrdfinish in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:785]
WARNING: [Synth 8-3848] Net ch3_cfokovrdpulse in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:786]
WARNING: [Synth 8-3848] Net ch3_cfokovrdstart in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:787]
WARNING: [Synth 8-3848] Net ch3_eyescantrigger in module/entity versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst does not have driver. [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_inst.v:789]
WARNING: [Synth 8-7129] Port gtwiz_reset_rx_cdr_stable_out in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port txusrclk2_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port ilo_reset_done in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port plllock_tx_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port txresetdone_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxusrclk2_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port plllock_rx_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxcdrlock_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxresetdone_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port pcie_enable in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_enabled_tie_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_enabled_tie_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port shared_pll_tie_in in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[15] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[14] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[13] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[12] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[11] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[10] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[9] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[8] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[7] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[6] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[5] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[4] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[3] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[2] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[1] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl0_in[0] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[15] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[14] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[13] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[12] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[11] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[10] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[9] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[8] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[7] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[6] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[5] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[4] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[3] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[2] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[1] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl1_in[0] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[7] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[6] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[5] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[4] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[3] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[2] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[1] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl2_in[0] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[7] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[6] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[5] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[4] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[3] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[2] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[1] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxctrl3_in[0] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_raw is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[127] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[126] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[125] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[124] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[123] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[122] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[121] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[120] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[119] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[118] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[117] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[116] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[115] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[114] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[113] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[112] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[111] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[110] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[109] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[108] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[107] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[106] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[105] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[104] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[103] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[102] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[101] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[100] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[99] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[98] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[97] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[96] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[95] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[94] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[93] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[92] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[91] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[90] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rxdata_in[89] in module versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_userdata_rx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2745.574 ; gain = 552.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2763.500 ; gain = 570.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 2763.500 ; gain = 570.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 2763.500 ; gain = 0.000
INFO: [Constraints 18-6336] Loading Clock Expansion Window constraints config file for device xcvp1202.
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvp1202.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/synth/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 3042.445 ; gain = 73.625
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/synth/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.gen/sources_1/bd/versal_ibert/ip/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3042.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 3044.375 ; gain = 1.930
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3044.375 ; gain = 851.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1202-vsva2785-2MHP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3044.375 ; gain = 851.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Vulcan/Design_Tool/Board_Demo/VC707/versal_ibert/versal_ibert.runs/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rx_rate_port_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/tx_rate_port_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_dp . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_dp . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_tx[0].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_inst /lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_tx[1].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_inst /lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_tx[2].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_inst /lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_tx[3].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_stimulus_inst /lr0_example_stimulus_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_stimulus_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_rx[0].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_checking_inst /lr0_example_checking_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_rx[1].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_checking_inst /lr0_example_checking_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_rx[2].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_checking_inst /lr0_example_checking_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\multilinks_rx[3].versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_checking_inst /lr0_example_checking_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_example_checking_reset_synchronizer_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_reset_synchronizer_prbs_match_all_inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_xpm_internal_async. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/gpo_in_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_bit_synchronizer_gtpowergood_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_rx_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/\use_master_reset.versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_master_reset_synchronizer_gtwiz_reset_all_inst_tx_1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_bit_synchronizer_gtwiz_reset_rx_active_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_inst/inst/versal_ibert_bridge_refclkGTYP_REFCLK_X0Y12_0_gtreset_bit_synchronizer_gtwiz_reset_userclk_tx_active_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch0_rxmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch0_rxpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch0_txmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch0_txpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch1_rxmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch1_rxpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch1_txmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch1_txpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch2_rxmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch2_rxpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch2_txmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch2_txpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch3_rxmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch3_rxpma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch3_txmst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/xpm_cdc_sync_rst_inst_ch3_txpma. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 3044.375 ; gain = 851.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:01:12 . Memory (MB): peak = 3044.375 ; gain = 851.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 256   
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 8     
	               16 Bit    Registers := 24    
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 16    
	   2 Input    8 Bit        Muxes := 12    
	   3 Input    7 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 15    
	   8 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3984 (col length:166)
BRAMs: 2682 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:36 . Memory (MB): peak = 3062.184 ; gain = 869.074
---------------------------------------------------------------------------------
