// Seed: 3826443117
module module_0 ();
  logic [1 : -1] id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    output uwire id_4,
    output tri id_5,
    input tri id_6
);
  logic id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output logic id_1,
    output supply0 id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    input wand id_6,
    inout uwire id_7
);
  logic [7:0] id_9 = id_3;
  always @(posedge id_9 or -1'b0) @(posedge 1) id_1 = id_6;
  always_ff @(negedge -1'b0 or id_9) begin : LABEL_0
    $clog2(27);
    ;
  end
  module_0 modCall_1 ();
endmodule
