![Your GitHub Stats](https://github-readme-stats.vercel.app/api?username=appledog&show_icons=true&theme=shadow_red)

<h1 align="center">🌌 appledog-verilogverse</h1>
<h3 align="center">Embarking on a journey through the realms of Verilog and VLSI design.</h3>

<p align="center">
  <img src="https://media0.giphy.com/media/v1.Y2lkPTc5MGI3NjExODdrcTZkaTRmemdud2psNzVoOW5xZ3oxb2M5NDY5NzY4bzdjMHJxZyZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/IG3DGUzcsIx7TueQpa/giphy.gif" width="25%" alt="Digital Circuit Animation"/>
</p>

<p align="center">
  <img src="https://img.shields.io/badge/Language-Verilog-blue.svg"/>
  <img src="https://img.shields.io/badge/Field-VLSI-orange"/>
  <img src="https://img.shields.io/badge/Progress-Day--nth-green"/>
  <img src="https://img.shields.io/badge/Made%20with-%E2%9D%A4-red"/>
</p>

---

## 🚀 Mission Statement

Welcome to my **Verilogverse**!  
This repository chronicles my daily adventures into the world of **Verilog and VLSI**, capturing the essence of **learning, challenges, and breakthroughs**.

Each day unfolds a new chapter — building upon the last — all working toward mastery in **digital design**.

---

# ⚡ Verilogverse: A Digital Logic Design Playground

> A modular world of Verilog HDL experiments, focused on building blocks of digital electronics. Whether you're exploring gates or mastering sequential design, **Verilogverse** is your launchpad.

---

## 🌟 Overview

This folder contains categorized Verilog modules and testbenches:

| 🗂️ Category        | 🧩 Example Modules                        | 🔖 Tag     |
|--------------------|-------------------------------------------|------------|
| 🔌 Logic Gates      | `and.v`, `or.v`, `not.v`                  | `#GATES`   |
| 🔀 Combinational    | `mux.v`, `encoder.v`, `decoder.v`         | `#COMB`    |
| ⏱️ Sequential       | `counter.v`, `dff.v`, `shift_register.v`  | `#SEQ`     |
| 🧪 Testbenches      | `*_tb.v` files for all modules            | `#TB`      |

Use these files to simulate, modify, and learn digital circuit design step-by-step.

---

## 🔍 Quick Search Tips

Search with tags like:
#GATES   - Basic logic gate modules
#COMB    - Combinational circuits
#SEQ     - Sequential designs
#TB      - Testbenches for verification

## 🌟 Highlights

> “The silicon may be hard, but the logic is pure.”  
> — appledog 🐾

- 💻 Written entirely in **Verilog**
- 🎯 Focused on practical **VLSI Design**
- 📈 Progressively documented as a **daily log**
- 💡 Driven by curiosity, powered by coffee ☕

---

## 📫 Connect with Me

- [LinkedIn](https://www.linkedin.com/in/rahul-a-rabinal-173802228)
- [GitHub Profile](https://github.com/appledog)
- Stay tuned & star the repo if you like the journey 🌟

---
