#ifndef _PMICARBCORESWIO_H_
#define _PMICARBCORESWIO_H_

#include <asm/mach/hal/HALpmicarbHWIO.h>

#define SWIO_PMIC_ARBq_CHNLn_WDATA0_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_MAXn : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_MAXn : HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_MAXn )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_ADDR(q,n) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_ADDR(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXn(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXn : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXn : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXn )
#define SWIO_PMIC_ARB_PRIORITIESn_MAXn(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PRIORITIESn_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_MAXn : HWIO_I2_PMIC_ARB_PRIORITIESn_MAXn )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_OUTMI2(bid,q,n,mask,val) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_OUTMI2(q,n,mask,val) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_OUTMI2(q,n,mask,val) : HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_OUTMI2(q,n,mask,val) )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_ADDR(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_ADDR(q,n) : HWIO_I1_PMIC_ARBq_CHNLn_STATUS_ADDR(q,n) )
#define SWIO_PMIC_ARB_HW_VERSION_MINOR_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_MINOR_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_MINOR_BMSK : HWIO_I1_PMIC_ARB_HW_VERSION_MINOR_BMSK )
#define SWIO_PMIC_ARB_REG_CHNLn_OUTI(bid,n,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_OUTI(n,val) : (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_OUTI(n,val) : HWIO_I0_PMIC_ARB_REG_CHNLn_OUTI(n,val) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_BMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_MAXq(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_MAXq : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_MAXq : HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_FAILURE_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_FAILURE_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_FAILURE_BMSK : HWIO_I2_PMIC_ARBq_CHNLn_STATUS_FAILURE_BMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_ADDR(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_ADDR(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_ADDR(q,n) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_ADDR(q,n) )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_INI(bid,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_INI(n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_INI(n) : HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_INI(n) )
#define SWIO_PMIC_ARB_HW_VERSION_STEP_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_STEP_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_STEP_BMSK : HWIO_I1_PMIC_ARB_HW_VERSION_STEP_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_CMD_OPCODE_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_OPCODE_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_OPCODE_SHFT : HWIO_I2_PMIC_ARBq_CHNLn_CMD_OPCODE_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_SHFT : HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_SHFT )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_MAXn(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_MAXn : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_MAXn : HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_MAXn )
#define SWIO_PMIC_ARB_MISC_CONFIG_OUT(bid,v) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_OUT(v) : (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_OUT(v) : HWIO_I1_PMIC_ARB_MISC_CONFIG_OUT(v) )
#define SWIO_PMIC_ARB_REG_CHNLn_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_RMSK : HWIO_I2_PMIC_ARB_REG_CHNLn_RMSK )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_DATA_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_DATA_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_DATA_BMSK : HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_DATA_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_RMSK : HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_INMI2(bid,q,n,mask) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_INMI2(q,n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_INMI2(q,n,mask) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_INMI2(bid,q,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_INMI2(q,n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_INMI2(q,n,mask) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_INMI2(bid,q,n,mask) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_INMI2(q,n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_INMI2(q,n,mask) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_REG_CHNLn_ADDRESS_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_ADDRESS_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_ADDRESS_BMSK : HWIO_I1_PMIC_ARB_REG_CHNLn_ADDRESS_BMSK )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_OUTM(bid,m,v) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_CTL_OUTM(m,v) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_CTL_OUTM(m,v) : HWIO_I1_PMIC_ARB_PVC_INTF_CTL_OUTM(m,v) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_ADDR(bid,q,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_ADDR(q,n) : HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_ADDR(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_BMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_MAXq(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_MAXq : HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_MAXq )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_BMSK : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_MAXq(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_MAXq : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_MAXq : HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_MAXn(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_MAXn : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_MAXn : HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_MAXn )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_FAILURE_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_FAILURE_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_FAILURE_SHFT : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_FAILURE_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_SHFT : HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_ADDR(q,n) : HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_ADDR(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXq(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXq : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXq : HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_MAXq )
#define SWIO_PMIC_ARB_HW_VERSION_STEP_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_HW_VERSION_STEP_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_STEP_SHFT : HWIO_I2_PMIC_ARB_HW_VERSION_STEP_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_DATA_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_DATA_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_DATA_SHFT : HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_DATA_SHFT )
#define SWIO_PMIC_ARB_PRIORITIESn_ADDR(bid,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_ADDR(n) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PRIORITIESn_ADDR(n) : HWIO_I2_PMIC_ARB_PRIORITIESn_ADDR(n) )
#define SWIO_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_SHFT : HWIO_I2_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_SHFT )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_OUTI(bid,n,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_OUTI(n,val) : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_OUTI(n,val) : HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_OUTI(n,val) )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_INMI2(bid,q,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_INMI2(q,n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_INMI2(q,n,mask) : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_MISC_CONFIG_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_RMSK : HWIO_I2_PMIC_ARB_MISC_CONFIG_RMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_MAXn(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_MAXn : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_MAXn : HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_MAXn )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_MAXn : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_MAXn : HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_MAXn )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_BMSK : HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_OUTI2(bid,q,n,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_OUTI2(q,n,val) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_OUTI2(q,n,val) : HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_OUTI2(q,n,val) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_SHFT : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_MAXq(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_MAXq : HWIO_I2_PMIC_ARBq_CHNLn_STATUS_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_DENIED_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_DENIED_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_DENIED_SHFT : HWIO_I2_PMIC_ARBq_CHNLn_STATUS_DENIED_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_INI2(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_INI2(q,n) : HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_INI2(q,n) )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_SHFT : HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_SHFT )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_RMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_RMSK : HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_RMSK )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_MAXn : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_MAXn )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_MAXq(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_MAXq : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_MAXq : HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_CMD_OUTMI2(bid,q,n,mask,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_OUTMI2(q,n,mask,val) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_OUTMI2(q,n,mask,val) : HWIO_I0_PMIC_ARBq_CHNLn_CMD_OUTMI2(q,n,mask,val) )
#define SWIO_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_BMSK : HWIO_I2_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_INMI2(bid,q,n,mask) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_INMI2(q,n,mask) : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_INMI2(q,n,mask) : HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXn(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXn : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXn )
#define SWIO_PMIC_ARB_PRIORITIESn_PORT_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PRIORITIESn_PORT_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_PRIORITIESn_PORT_BMSK : HWIO_I1_PMIC_ARB_PRIORITIESn_PORT_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_DROPPED_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_DROPPED_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_DROPPED_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_DROPPED_BMSK )
#define SWIO_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_SHFT : HWIO_I1_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXq(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXq : HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_MAXq )
#define SWIO_PMIC_ARB_PVCn_ADDRm_SID_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVCn_ADDRm_SID_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_SID_BMSK : HWIO_I0_PMIC_ARB_PVCn_ADDRm_SID_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_DONE_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_DONE_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_DONE_SHFT : HWIO_I2_PMIC_ARBq_CHNLn_STATUS_DONE_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_ADDR(q,n) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_ADDR(q,n) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_INMI2(bid,q,n,mask) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_INMI2(q,n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_INMI2(q,n,mask) : HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_INMI2(q,n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_MAXq(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_MAXq : HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_MAXq )
#define SWIO_PMIC_ARB_PVC_INTF_STATUS_IN(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_STATUS_IN : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_STATUS_IN : HWIO_I2_PMIC_ARB_PVC_INTF_STATUS_IN )
#define SWIO_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_BMSK : HWIO_I1_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_BMSK )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_OUT(bid,v) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_CTL_OUT(v) : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_CTL_OUT(v) : HWIO_I0_PMIC_ARB_PVC_INTF_CTL_OUT(v) )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_ADDR(q,n) : HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_ADDR(q,n) )
#define SWIO_PMIC_ARB_PRIORITIESn_OUTMI(bid,n,mask,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_OUTMI(n,mask,val) : (bid) == 2 ? HWIO_I2_PMIC_ARB_PRIORITIESn_OUTMI(n,mask,val) : HWIO_I0_PMIC_ARB_PRIORITIESn_OUTMI(n,mask,val) )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_OUTI2(bid,q,n,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_OUTI2(q,n,val) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_OUTI2(q,n,val) : HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_OUTI2(q,n,val) )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_DROPPED_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_DROPPED_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_DROPPED_SHFT : HWIO_I2_PMIC_ARBq_CHNLn_STATUS_DROPPED_SHFT )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_SHFT : HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_DATA_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_DATA_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_DATA_BMSK : HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_DATA_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_INI2(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_INI2(q,n) : HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_INI2(q,n) )
#define SWIO_PMIC_ARB_MISC_CONFIG_IN(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_IN : (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_IN : HWIO_I1_PMIC_ARB_MISC_CONFIG_IN )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_INI2(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_INI2(q,n) : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_INI2(q,n) : HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_INI2(q,n) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_RMSK : HWIO_I2_PMIC_ARBq_CHNLn_CMD_RMSK )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_MAXn : HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_MAXn )
#define SWIO_PMIC_ARB_REG_CHNLn_SID_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_SID_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_SID_BMSK : HWIO_I1_PMIC_ARB_REG_CHNLn_SID_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_DENIED_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_DENIED_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_DENIED_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_DENIED_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_BMSK : HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_DATA_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_DATA_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_DATA_SHFT : HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_DATA_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_OUTI2(bid,q,n,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_OUTI2(q,n,val) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_OUTI2(q,n,val) : HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_OUTI2(q,n,val) )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_DATA_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_DATA_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_DATA_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_DATA_BMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_INMI2(bid,q,n,mask) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_INMI2(q,n,mask) : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_INMI2(q,n,mask) : HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_PVCn_ADDRm_ADDRESS_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVCn_ADDRm_ADDRESS_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_ADDRESS_BMSK : HWIO_I0_PMIC_ARB_PVCn_ADDRm_ADDRESS_BMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_INI2(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_INI2(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_INI2(q,n) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_INI2(q,n) )
#define SWIO_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_BMSK : HWIO_I1_PMIC_ARB_MISC_CONFIG_TEST_BUS_EN_BMSK )
#define SWIO_PMIC_ARB_REG_CHNLn_OUTMI(bid,n,mask,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_OUTMI(n,mask,val) : (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_OUTMI(n,mask,val) : HWIO_I1_PMIC_ARB_REG_CHNLn_OUTMI(n,mask,val) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_INI2(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_INI2(q,n) : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_INI2(q,n) )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_INMI(bid,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_INMI(n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_INMI(n,mask) : HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_INMI(n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_RMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_RMSK : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_RMSK : HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_BMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_BMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTI2(bid,q,n,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTI2(q,n,val) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTI2(q,n,val) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTI2(q,n,val) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_OUTI2(bid,q,n,val) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_OUTI2(q,n,val) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_OUTI2(q,n,val) : HWIO_I2_PMIC_ARBq_CHNLn_CMD_OUTI2(q,n,val) )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_RMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_RMSK : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_RMSK : HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_BMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_BMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_INI2(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_INI2(q,n) : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_INI2(q,n) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_INI2(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_RMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_INI2(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_INI2(q,n) : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_INI2(q,n) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_INI2(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_SHFT : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_MAXq(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_MAXq : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_MAXq : HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_RMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_RMSK : HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_RMSK )
#define SWIO_PMIC_ARB_HW_VERSION_MAJOR_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_MAJOR_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_HW_VERSION_MAJOR_BMSK : HWIO_I0_PMIC_ARB_HW_VERSION_MAJOR_BMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_ADDR(bid,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_ADDR(n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_ADDR(n) : HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_ADDR(n) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_OPCODE_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_OPCODE_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_OPCODE_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_CMD_OPCODE_BMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_BMSK : HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_BUSY_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_DATA_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_DATA_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_DATA_SHFT : HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_DATA_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_INMI2(bid,q,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_INMI2(q,n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_INMI2(q,n,mask) : HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_INMI2(q,n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_OUTMI2(bid,q,n,mask,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_OUTMI2(q,n,mask,val) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_OUTMI2(q,n,mask,val) : HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_OUTMI2(q,n,mask,val) )
#define SWIO_PMIC_ARB_PVCn_ADDRm_INI2(bid,n,m) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_INI2(n,m) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_INI2(n,m) : HWIO_I2_PMIC_ARB_PVCn_ADDRm_INI2(n,m) )
#define SWIO_PMIC_ARB_REG_CHNLn_INMI(bid,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_INMI(n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_INMI(n,mask) : HWIO_I0_PMIC_ARB_REG_CHNLn_INMI(n,mask) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_BMSK : HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_DENIED_BMSK )
#define SWIO_PMIC_ARB_PVCn_ADDRm_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVCn_ADDRm_RMSK : HWIO_I1_PMIC_ARB_PVCn_ADDRm_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_INMI2(bid,q,n,mask) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_INMI2(q,n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_INMI2(q,n,mask) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_HW_VERSION_INM(bid,m) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_INM(m) : (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_INM(m) : HWIO_I1_PMIC_ARB_HW_VERSION_INM(m) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_SHFT : HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_DATA_SHFT )
#define SWIO_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_SHFT : HWIO_I0_PMIC_ARB_PVC_INTF_STATUS_PVC_INTF_BUSY_SHFT )
#define SWIO_PMIC_ARB_PVCn_ADDRm_ADDRESS_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_ADDRESS_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_ADDRESS_SHFT : HWIO_I2_PMIC_ARB_PVCn_ADDRm_ADDRESS_SHFT )
#define SWIO_PMIC_ARB_REG_CHNLn_ADDRESS_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_ADDRESS_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_ADDRESS_SHFT : HWIO_I2_PMIC_ARB_REG_CHNLn_ADDRESS_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_ADDR(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_ADDR(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_ADDR(q,n) : HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_ADDR(q,n) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_INMI2(bid,q,n,mask) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_INMI2(q,n,mask) : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_INMI2(q,n,mask) : HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_INMI2(q,n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_DONE_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_DONE_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_DONE_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_DONE_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_OUTMI2(bid,q,n,mask,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_OUTMI2(q,n,mask,val) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_OUTMI2(q,n,mask,val) : HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_OUTMI2(q,n,mask,val) )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_ADDR(bid,q,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_ADDR(q,n) : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_ADDR(q,n) : HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_ADDR(q,n) )
#define SWIO_PMIC_ARB_PVCn_ADDRm_SID_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_SID_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_SID_SHFT : HWIO_I2_PMIC_ARB_PVCn_ADDRm_SID_SHFT )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_SHFT : HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_DATA_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_DATA_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_DATA_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_DATA_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_SHFT : HWIO_I0_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_CMD_MAXn(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_MAXn : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_MAXn : HWIO_I1_PMIC_ARBq_CHNLn_CMD_MAXn )
#define SWIO_PMIC_ARB_HW_VERSION_ADDR(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_HW_VERSION_ADDR : (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_ADDR : HWIO_I2_PMIC_ARB_HW_VERSION_ADDR )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_SHFT : HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_SHFT )
#define SWIO_PMIC_ARB_PVCn_ADDRm_INMI2(bid,n,m,mask) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_INMI2(n,m,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_INMI2(n,m,mask) : HWIO_I2_PMIC_ARB_PVCn_ADDRm_INMI2(n,m,mask) )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_INI(bid,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_INI(n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_INI(n) : HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_INI(n) )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_INI2(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_STATUS_INI2(q,n) : HWIO_I0_PMIC_ARBq_CHNLn_STATUS_INI2(q,n) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_DATA_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_DATA_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_DATA_SHFT : HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_DATA_SHFT )
#define SWIO_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_SHFT : HWIO_I2_PMIC_ARB_MISC_CONFIG_PRI_ARBITER_EN_SHFT )
#define SWIO_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_SHFT : HWIO_I1_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_CMD_INMI2(bid,q,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_INMI2(q,n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_INMI2(q,n,mask) : HWIO_I1_PMIC_ARBq_CHNLn_CMD_INMI2(q,n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_MAXq(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_MAXq : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_MAXq : HWIO_I0_PMIC_ARBq_CHNLn_CMD_MAXq )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_ADDR(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_ADDR(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_ADDR(q,n) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_ADDR(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXn : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXn )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_RMSK : HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_RMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_BMSK : HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_BMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_INI2(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_INI2(q,n) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_INI2(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTMI2(bid,q,n,mask,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTMI2(q,n,mask,val) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTMI2(q,n,mask,val) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_OUTMI2(q,n,mask,val) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_BMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_ADDRESS_BMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_SHFT : HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_PVC_PORT_FAILURE_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_BMSK : HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_DONE_BMSK )
#define SWIO_PMIC_ARB_PVCn_ADDRm_MAXn(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_MAXn : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_MAXn : HWIO_I2_PMIC_ARB_PVCn_ADDRm_MAXn )
#define SWIO_PMIC_ARB_PVCn_ADDRm_MAXm(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_MAXm : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVCn_ADDRm_MAXm : HWIO_I0_PMIC_ARB_PVCn_ADDRm_MAXm )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_RMSK : HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_RMSK )
#define SWIO_PMIC_ARBq_CHNLn_CMD_ADDR(bid,q,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_ADDR(q,n) : HWIO_I2_PMIC_ARBq_CHNLn_CMD_ADDR(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_SHFT : HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA0_DATA_SHFT )
#define SWIO_PMIC_ARB_REG_CHNLn_INI(bid,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_INI(n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_INI(n) : HWIO_I2_PMIC_ARB_REG_CHNLn_INI(n) )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_SHFT : HWIO_I0_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXq(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXq : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_CMD_ADDRESS_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_ADDRESS_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_ADDRESS_SHFT : HWIO_I0_PMIC_ARBq_CHNLn_CMD_ADDRESS_SHFT )
#define SWIO_PMIC_ARB_HW_VERSION_IN(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_HW_VERSION_IN : (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_IN : HWIO_I0_PMIC_ARB_HW_VERSION_IN )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_INI2(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_INI2(q,n) : HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_INI2(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_RDATA1_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_RDATA1_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_RDATA1_RMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_RDATA1_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_BMSK : HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_DROPPED_BMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_OUTMI(bid,n,mask,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_OUTMI(n,mask,val) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_OUTMI(n,mask,val) : HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_OUTMI(n,mask,val) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_INI2(bid,q,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_INI2(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_INI2(q,n) : HWIO_I2_PMIC_ARBq_CHNLn_CMD_INI2(q,n) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_INI2(bid,q,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_INI2(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_INI2(q,n) : HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_INI2(q,n) )
#define SWIO_PMIC_ARB_PVCn_ADDRm_OUTMI2(bid,n,m,mask,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_OUTMI2(n,m,mask,val) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_OUTMI2(n,m,mask,val) : HWIO_I2_PMIC_ARB_PVCn_ADDRm_OUTMI2(n,m,mask,val) )
#define SWIO_PMIC_ARB_PRIORITIESn_INI(bid,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PRIORITIESn_INI(n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_INI(n) : HWIO_I2_PMIC_ARB_PRIORITIESn_INI(n) )
#define SWIO_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_SHFT : HWIO_I0_PMIC_ARBq_CHNLn_CONFIG_IRQ_EN_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_RMSK : HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_RMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_RMSK : HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_RMSK )
#define SWIO_PMIC_ARB_MISC_CONFIG_INM(bid,m) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_INM(m) : (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_INM(m) : HWIO_I0_PMIC_ARB_MISC_CONFIG_INM(m) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_MAXn(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_MAXn : HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_MAXn )
#define SWIO_PMIC_ARB_PVC_PORTn_STATUS_INMI(bid,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_STATUS_INMI(n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_STATUS_INMI(n,mask) : HWIO_I1_PMIC_ARB_PVC_PORTn_STATUS_INMI(n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_BMSK : HWIO_I1_PMIC_ARBq_CHNLn_CMD_BYTE_CNT_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_INMI2(bid,q,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_INMI2(q,n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_INMI2(q,n,mask) : HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_INMI2(q,n,mask) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_ADDR(q,n) : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_ADDR(q,n) : HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_ADDR(q,n) )
#define SWIO_PMIC_ARBq_CHNLn_WDATA0_DATA_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA0_DATA_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA0_DATA_BMSK : HWIO_I2_PMIC_ARBq_CHNLn_WDATA0_DATA_BMSK )
#define SWIO_PMIC_ARB_REG_CHNLn_SID_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_SID_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_REG_CHNLn_SID_SHFT : HWIO_I2_PMIC_ARB_REG_CHNLn_SID_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_CMD_PRIORITY_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_PRIORITY_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_PRIORITY_SHFT : HWIO_I2_PMIC_ARBq_CHNLn_CMD_PRIORITY_SHFT )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_BMSK : HWIO_I2_PMIC_ARB_PVC_INTF_CTL_PVC_INTF_EN_BMSK )
#define SWIO_PMIC_ARB_HW_VERSION_MAJOR_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_MAJOR_SHFT : (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_MAJOR_SHFT : HWIO_I1_PMIC_ARB_HW_VERSION_MAJOR_SHFT )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_ADDR(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_CTL_ADDR : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_CTL_ADDR : HWIO_I0_PMIC_ARB_PVC_INTF_CTL_ADDR )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_MAXn : HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_MAXn )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_OUTMI2(bid,q,n,mask,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_OUTMI2(q,n,mask,val) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_OUTMI2(q,n,mask,val) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_OUTMI2(q,n,mask,val) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_SHFT : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_PRIORITY_SHFT )
#define SWIO_PMIC_ARB_HW_VERSION_MINOR_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_MINOR_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_HW_VERSION_MINOR_SHFT : HWIO_I0_PMIC_ARB_HW_VERSION_MINOR_SHFT )
#define SWIO_PMIC_ARB_PVC_INTF_STATUS_ADDR(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_STATUS_ADDR : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_STATUS_ADDR : HWIO_I1_PMIC_ARB_PVC_INTF_STATUS_ADDR )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_MAXn(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_MAXn : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_MAXn : HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_MAXn )
#define SWIO_PMIC_ARB_PRIORITIESn_OUTI(bid,n,val) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PRIORITIESn_OUTI(n,val) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_OUTI(n,val) : HWIO_I2_PMIC_ARB_PRIORITIESn_OUTI(n,val) )
#define SWIO_PMIC_ARB_PRIORITIESn_PORT_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PRIORITIESn_PORT_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_PORT_SHFT : HWIO_I0_PMIC_ARB_PRIORITIESn_PORT_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_SHFT(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_SHFT : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CONFIG_IRQ_EN_SHFT )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_SHFT : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_OPCODE_SHFT )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_INI2(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_INI2(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_INI2(q,n) : HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_INI2(q,n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_MAXq(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_MAXq : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_MAXq )
#define SWIO_PMIC_ARBq_CHNLn_RDATA1_INMI2(bid,q,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA1_INMI2(q,n,mask) : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA1_INMI2(q,n,mask) : HWIO_I0_PMIC_ARBq_CHNLn_RDATA1_INMI2(q,n,mask) )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_RMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_CTL_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_CTL_RMSK : HWIO_I0_PMIC_ARB_PVC_INTF_CTL_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_OUTI2(bid,q,n,val) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_OUTI2(q,n,val) : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_OUTI2(q,n,val) : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_OUTI2(q,n,val) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA2_DATA_SHFT(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_RDATA2_DATA_SHFT : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA2_DATA_SHFT : HWIO_I1_PMIC_ARBq_CHNLn_RDATA2_DATA_SHFT )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_BMSK : HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_SPMI_PRIORITY_BMSK )
#define SWIO_PMIC_ARB_MISC_CONFIG_ADDR(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_ADDR : (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_ADDR : HWIO_I2_PMIC_ARB_MISC_CONFIG_ADDR )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_IN(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_CTL_IN : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_CTL_IN : HWIO_I2_PMIC_ARB_PVC_INTF_CTL_IN )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_ADDR(bid,q,n) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_ADDR(q,n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_ADDR(q,n) : HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_ADDR(q,n) )
#define SWIO_PMIC_ARB_HW_VERSION_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_HW_VERSION_RMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_HW_VERSION_RMSK : HWIO_I1_PMIC_ARB_HW_VERSION_RMSK )
#define SWIO_PMIC_ARBq_CHNLn_WDATA1_MAXn(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_WDATA1_MAXn : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_WDATA1_MAXn : HWIO_I1_PMIC_ARBq_CHNLn_WDATA1_MAXn )
#define SWIO_PMIC_ARBq_CHNLn_STATUS_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_STATUS_RMSK : (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_STATUS_RMSK : HWIO_I1_PMIC_ARBq_CHNLn_STATUS_RMSK )
#define SWIO_PMIC_ARB_MISC_CONFIG_OUTM(bid,m,v) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_OUTM(m,v) : (bid) == 0 ? HWIO_I0_PMIC_ARB_MISC_CONFIG_OUTM(m,v) : HWIO_I2_PMIC_ARB_MISC_CONFIG_OUTM(m,v) )
#define SWIO_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_BMSK : HWIO_I0_PMIC_ARB_MISC_CONFIG_DONE_IRQ_EN_BMSK )
#define SWIO_PMIC_ARB_PVC_INTF_STATUS_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_STATUS_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_STATUS_RMSK : HWIO_I0_PMIC_ARB_PVC_INTF_STATUS_RMSK )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_RMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_RMSK : HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_RMSK )
#define SWIO_PMIC_ARB_PRIORITIESn_INMI(bid,n,mask) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PRIORITIESn_INMI(n,mask) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PRIORITIESn_INMI(n,mask) : HWIO_I1_PMIC_ARB_PRIORITIESn_INMI(n,mask) )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_BMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_BMSK : HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_PVC_PORT_EN_BMSK )
#define SWIO_PMIC_ARB_PRIORITIESn_RMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PRIORITIESn_RMSK : (bid) == 1 ? HWIO_I1_PMIC_ARB_PRIORITIESn_RMSK : HWIO_I0_PMIC_ARB_PRIORITIESn_RMSK )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_BMSK : HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_BYTE_CNT_BMSK )
#define SWIO_PMIC_ARBq_CHNLn_CMD_PRIORITY_BMSK(bid) ( (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_PRIORITY_BMSK : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_CMD_PRIORITY_BMSK : HWIO_I0_PMIC_ARBq_CHNLn_CMD_PRIORITY_BMSK )
#define SWIO_PMIC_ARB_PVCn_ADDRm_ADDR(bid,n,m) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_ADDR(n,m) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVCn_ADDRm_ADDR(n,m) : HWIO_I2_PMIC_ARB_PVCn_ADDRm_ADDR(n,m) )
#define SWIO_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_BMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_BMSK : HWIO_I0_PMIC_ARB_MISC_CONFIG_CLK_GATE_EN_BMSK )
#define SWIO_PMIC_ARB_PVC_PORTn_CTL_ADDR(bid,n) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_PORTn_CTL_ADDR(n) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_PORTn_CTL_ADDR(n) : HWIO_I2_PMIC_ARB_PVC_PORTn_CTL_ADDR(n) )
#define SWIO_PMIC_ARBq_CHNLn_CMD_ADDRESS_BMSK(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_CMD_ADDRESS_BMSK : (bid) == 2 ? HWIO_I2_PMIC_ARBq_CHNLn_CMD_ADDRESS_BMSK : HWIO_I1_PMIC_ARBq_CHNLn_CMD_ADDRESS_BMSK )
#define SWIO_PMIC_ARB_PVC_INTF_CTL_INM(bid,m) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_CTL_INM(m) : (bid) == 0 ? HWIO_I0_PMIC_ARB_PVC_INTF_CTL_INM(m) : HWIO_I1_PMIC_ARB_PVC_INTF_CTL_INM(m) )
#define SWIO_PMIC_ARB_REG_CHNLn_MAXn(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_MAXn : (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_MAXn : HWIO_I0_PMIC_ARB_REG_CHNLn_MAXn )
#define SWIO_PMIC_ARB_PVC_INTF_STATUS_INM(bid,m) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_PVC_INTF_STATUS_INM(m) : (bid) == 2 ? HWIO_I2_PMIC_ARB_PVC_INTF_STATUS_INM(m) : HWIO_I0_PMIC_ARB_PVC_INTF_STATUS_INM(m) )
#define SWIO_PMIC_ARBq_CHNLn_RDATA0_MAXq(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARBq_CHNLn_RDATA0_MAXq : (bid) == 1 ? HWIO_I1_PMIC_ARBq_CHNLn_RDATA0_MAXq : HWIO_I2_PMIC_ARBq_CHNLn_RDATA0_MAXq )
#define SWIO_PMIC_ARB_PVCn_ADDRm_OUTI2(bid,n,m,val) ( (bid) == 2 ? HWIO_I2_PMIC_ARB_PVCn_ADDRm_OUTI2(n,m,val) : (bid) == 1 ? HWIO_I1_PMIC_ARB_PVCn_ADDRm_OUTI2(n,m,val) : HWIO_I0_PMIC_ARB_PVCn_ADDRm_OUTI2(n,m,val) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_SHFT(bid) ( (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_SHFT : (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_SHFT : HWIO_I2_PMIC_ARB_OBSq_CHNLn_STATUS_FAILURE_SHFT )
#define SWIO_PMIC_ARB_REG_CHNLn_ADDR(bid,n) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_REG_CHNLn_ADDR(n) : (bid) == 2 ? HWIO_I2_PMIC_ARB_REG_CHNLn_ADDR(n) : HWIO_I0_PMIC_ARB_REG_CHNLn_ADDR(n) )
#define SWIO_PMIC_ARB_OBSq_CHNLn_CMD_RMSK(bid) ( (bid) == 1 ? HWIO_I1_PMIC_ARB_OBSq_CHNLn_CMD_RMSK : (bid) == 0 ? HWIO_I0_PMIC_ARB_OBSq_CHNLn_CMD_RMSK : HWIO_I2_PMIC_ARB_OBSq_CHNLn_CMD_RMSK )

#endif
