library ieee;
use ieee.std_logic_1164.all;
use work.all;

entity tb_counter is
  end tb_counter;
    
architecture tb_counter_behavior of tb_counter is


component Counter2_VHDL is 
   port( Clock_enable_B: in std_logic;
 	 Clock: in std_logic;
 	 Reset: in std_logic;
 	 Output: out std_logic_vector(0 to 3));
    end component;

component clk_generator is
    port(clock_out: out std_logic);
    end component;

signal enable, clock, reset, Clock_out: std_logic;
signal output: std_logic_vector(0 to 3);

begin

c1: Counter2_VHDL port map(enable, clock, reset, output);
c2: clk_generator port map (Clock_out);

clock <= Clock_out;

process
begin
	enable <= '1'; 
	Reset <= '0'; wait for 200 ns;  
	Reset <= '1'; wait for 200 ns;
	enable <= '0'; 
	Reset <= '0'; wait for 100 ns;  
end process;
   

end tb_counter_behavior;