/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  reg [15:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = in_data[185] ? celloutsig_1_2z : in_data[176];
  assign celloutsig_0_13z = celloutsig_0_9z[2] | celloutsig_0_5z;
  assign celloutsig_0_18z = _00_ | in_data[67];
  assign celloutsig_0_34z = celloutsig_0_9z[0] | celloutsig_0_20z[5];
  assign celloutsig_1_18z = celloutsig_1_14z[3] ^ celloutsig_1_9z[0];
  assign celloutsig_0_16z = ~(celloutsig_0_7z[3] ^ celloutsig_0_0z);
  reg [10:0] _08_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _08_ <= 11'h000;
    else _08_ <= { celloutsig_0_3z[14:5], celloutsig_0_2z };
  assign { _01_[10:2], _00_, _01_[0] } = _08_;
  assign celloutsig_0_40z = { celloutsig_0_27z[13:6], celloutsig_0_14z } / { 1'h1, celloutsig_0_34z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_8z, celloutsig_0_24z };
  assign celloutsig_0_52z = celloutsig_0_19z[4:0] / { 1'h1, celloutsig_0_40z[3:1], celloutsig_0_30z };
  assign celloutsig_0_21z = { celloutsig_0_20z[1:0], celloutsig_0_11z, celloutsig_0_10z } / { 1'h1, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_0_25z = celloutsig_0_10z / { 1'h1, celloutsig_0_19z[6:0] };
  assign celloutsig_0_24z = { celloutsig_0_19z[7:5], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_0z } == { _01_[3], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[17:15] === in_data[58:56];
  assign celloutsig_0_6z = { _01_[7:3], celloutsig_0_2z } >= { _01_[10:6], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_12z[4:2], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z } >= { celloutsig_0_9z[2:0], _01_[10:2], _00_, _01_[0], celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[92:80] >= { in_data[87:76], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_27z[6:4] >= celloutsig_0_7z[5:3];
  assign celloutsig_0_8z = ! { celloutsig_0_7z[8:5], _01_[10:2], _00_, _01_[0] };
  assign celloutsig_0_14z = ! celloutsig_0_7z[9:1];
  assign celloutsig_0_11z = { celloutsig_0_10z[7:2], celloutsig_0_10z, celloutsig_0_6z } < { in_data[75:64], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[112] & ~(celloutsig_1_0z[1]);
  assign celloutsig_1_19z = celloutsig_1_4z[3] & ~(celloutsig_1_0z[5]);
  assign celloutsig_0_30z = celloutsig_0_9z[0] & ~(in_data[38]);
  assign celloutsig_0_51z = { celloutsig_0_21z[10:4], celloutsig_0_31z } * celloutsig_0_3z[14:7];
  assign celloutsig_1_4z = { in_data[102:100], celloutsig_1_3z } * in_data[103:100];
  assign celloutsig_1_9z = { in_data[106:97], celloutsig_1_3z } * celloutsig_1_1z[14:4];
  assign celloutsig_0_19z = { celloutsig_0_12z[8:2], celloutsig_0_17z } * { celloutsig_0_12z[4], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_1_1z = - in_data[157:140];
  assign celloutsig_1_6z = - celloutsig_1_4z;
  assign celloutsig_0_20z = - { celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_15z = ~ { celloutsig_0_10z[6:4], celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_27z = ~ { celloutsig_0_19z[7:2], celloutsig_0_2z, celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_1z = | { in_data[64:52], celloutsig_0_0z };
  assign celloutsig_0_31z = | { celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_5z = ~^ { in_data[24:10], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[162:152] >> in_data[153:143];
  assign celloutsig_0_7z = { celloutsig_0_3z[10:3], celloutsig_0_0z, celloutsig_0_5z } ~^ in_data[28:19];
  assign celloutsig_0_10z = { celloutsig_0_7z[4:2], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_2z } ~^ { _01_[8:2], _00_ };
  assign celloutsig_1_14z = celloutsig_1_6z ^ { celloutsig_1_0z[10:8], celloutsig_1_2z };
  assign celloutsig_0_9z = { in_data[56:54], celloutsig_0_8z } ^ celloutsig_0_7z[5:2];
  assign celloutsig_0_12z = { celloutsig_0_9z[3:2], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_0z } ^ { in_data[11:1], celloutsig_0_11z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_3z = 16'h0000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[54:41], celloutsig_0_1z, celloutsig_0_1z };
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
