==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'parta/matrixmath.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Col' (parta/matrixmath.c:14) in function 'MAT_Multiply' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'Product' (parta/matrixmath.c:19) because its parent loop or function is pipelined.
@I [XFORM-501] Unrolling loop 'Product' (parta/matrixmath.c:19) in function 'MAT_Multiply' completely.
@I [XFORM-541] Flattening a loop nest 'Row' (parta/matrixmath.c:13:4) in function 'MAT_Multiply'.
@I [HLS-111] Elapsed time: 6.91948 seconds; current memory usage: 78.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'MAT_Multiply' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Row_Col'.
@W [SCHED-69] Unable to schedule 'load' operation ('B_load_2', parta/matrixmath.c:20) on array 'B' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 100, Depth: 406.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 13.4873 seconds; current memory usage: 107 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.73947 seconds; current memory usage: 116 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'MAT_Multiply' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/A' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/B' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/C' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nA' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nB' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/mC' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'MAT_Multiply/nC' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'MAT_Multiply' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'MAT_Multiply_mul_32s_32s_32_6': 100 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'MAT_Multiply'.
@I [HLS-111] Elapsed time: 1.85733 seconds; current memory usage: 128 MB.
@I [RTMG-282] Generating pipelined core: 'MAT_Multiply_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'MAT_Multiply'.
@I [WVHDL-304] Generating RTL VHDL for 'MAT_Multiply'.
@I [WVLOG-307] Generating RTL Verilog for 'MAT_Multiply'.
@I [HLS-112] Total elapsed time: 28.157 seconds; peak memory usage: 128 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
