The following files were generated for 'vio_1' in directory
C:\Users\IEUser\Desktop\PUR_Lab_3\ISE_PUR_Lab3\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * vio_1.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * vio_1/example_design/example_vio_1.ucf
   * vio_1/example_design/example_vio_1.vhd
   * vio_1/example_design/example_vio_1.xdc
   * vio_1/implement/chipscope_icon.xco
   * vio_1/implement/coregen.cgp
   * vio_1/implement/example_vio_1.prj
   * vio_1/implement/example_vio_1.xst
   * vio_1/implement/ise_implement.bat
   * vio_1/implement/ise_implement.sh
   * vio_1/implement/pa_ise_implement.tcl
   * vio_1/implement/rdi_implement.tcl
   * vio_1/implement/v_rdi_implement.tcl
   * vio_1/read_me.txt
   * vio_1.cdc
   * vio_1.constraints/vio_1.ucf
   * vio_1.constraints/vio_1.xdc
   * vio_1.ngc
   * vio_1.ucf
   * vio_1.vhd
   * vio_1.vho
   * vio_1.xdc
   * vio_1_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * vio_1.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * vio_1.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * vio_1.gise
   * vio_1.xise

Deliver Readme:
   Readme file for the IP.

   * vio_1_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * vio_1_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

