<rss version="2.0">
  <channel>
    <title>GitHub Verilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Verilog Languages in GitHub</description>
    <pubDate>Sun, 11 Aug 2024 13:19:33 GMT</pubDate>
    <item>
      <title>The-OpenROAD-Project/OpenROAD</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD</link>
      <description>OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>1,464</stars>
      <forks>517</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34749589?s=40&amp;v=4</avatar>
          <name>jjcherry56</name>
          <url>https://github.com/jjcherry56</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46405338?s=40&amp;v=4</avatar>
          <name>gadfort</name>
          <url>https://github.com/gadfort</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/56893454?s=40&amp;v=4</avatar>
          <name>osamahammad21</name>
          <url>https://github.com/osamahammad21</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>jotego/jtcores</title>
      <link>https://github.com/jotego/jtcores</link>
      <description>FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket</description>
      <guid>https://github.com/jotego/jtcores</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>213</stars>
      <forks>38</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1863036?s=40&amp;v=4</avatar>
          <name>jotego</name>
          <url>https://github.com/jotego</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8644936?s=40&amp;v=4</avatar>
          <name>gyurco</name>
          <url>https://github.com/gyurco</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/80739822?s=40&amp;v=4</avatar>
          <name>skutis</name>
          <url>https://github.com/skutis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/168713859?s=40&amp;v=4</avatar>
          <name>rp-jt</name>
          <url>https://github.com/rp-jt</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/121422911?s=40&amp;v=4</avatar>
          <name>florgana</name>
          <url>https://github.com/florgana</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>IObundle/iob-cache</title>
      <link>https://github.com/IObundle/iob-cache</link>
      <description>Verilog Configurable Cache</description>
      <guid>https://github.com/IObundle/iob-cache</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>160</stars>
      <forks>32</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5718971?s=40&amp;v=4</avatar>
          <name>jjts</name>
          <url>https://github.com/jjts</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/18068890?s=40&amp;v=4</avatar>
          <name>joaovroque</name>
          <url>https://github.com/joaovroque</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/34355224?s=40&amp;v=4</avatar>
          <name>arturum1</name>
          <url>https://github.com/arturum1</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/8112400?s=40&amp;v=4</avatar>
          <name>JDLopes</name>
          <url>https://github.com/JDLopes</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38166412?s=40&amp;v=4</avatar>
          <name>P-Miranda</name>
          <url>https://github.com/P-Miranda</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>darklife/darkriscv</title>
      <link>https://github.com/darklife/darkriscv</link>
      <description>opensouce RISC-V cpu core implemented in Verilog from scratch in one night!</description>
      <guid>https://github.com/darklife/darkriscv</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,010</stars>
      <forks>281</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42520878?s=40&amp;v=4</avatar>
          <name>samsoniuk</name>
          <url>https://github.com/samsoniuk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/35629915?s=40&amp;v=4</avatar>
          <name>zmeiresearch</name>
          <url>https://github.com/zmeiresearch</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/836879?s=40&amp;v=4</avatar>
          <name>splinedrive</name>
          <url>https://github.com/splinedrive</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7491155?s=40&amp;v=4</avatar>
          <name>gsilos</name>
          <url>https://github.com/gsilos</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/578310?s=40&amp;v=4</avatar>
          <name>racerxdl</name>
          <url>https://github.com/racerxdl</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>alexforencich/verilog-ethernet</title>
      <link>https://github.com/alexforencich/verilog-ethernet</link>
      <description>Verilog Ethernet components for FPGA implementation</description>
      <guid>https://github.com/alexforencich/verilog-ethernet</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,061</stars>
      <forks>647</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508807?s=40&amp;v=4</avatar>
          <name>alexforencich</name>
          <url>https://github.com/alexforencich</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48435475?s=40&amp;v=4</avatar>
          <name>lomotos10</name>
          <url>https://github.com/lomotos10</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>efabless/caravel_user_project</title>
      <link>https://github.com/efabless/caravel_user_project</link>
      <description>https://caravel-user-project.readthedocs.io</description>
      <guid>https://github.com/efabless/caravel_user_project</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>176</stars>
      <forks>327</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/42048757?s=40&amp;v=4</avatar>
          <name>jeffdi</name>
          <url>https://github.com/jeffdi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/67271180?s=40&amp;v=4</avatar>
          <name>marwaneltoukhy</name>
          <url>https://github.com/marwaneltoukhy</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25064257?s=40&amp;v=4</avatar>
          <name>Manarabdelaty</name>
          <url>https://github.com/Manarabdelaty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/12303699?s=40&amp;v=4</avatar>
          <name>kareefardi</name>
          <url>https://github.com/kareefardi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47463234?s=40&amp;v=4</avatar>
          <name>a-omla</name>
          <url>https://github.com/a-omla</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>YosysHQ/picorv32</title>
      <link>https://github.com/YosysHQ/picorv32</link>
      <description>PicoRV32 - A Size-Optimized RISC-V CPU</description>
      <guid>https://github.com/YosysHQ/picorv32</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>2,996</stars>
      <forks>746</forks>
      <addStars>2</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/619764?s=40&amp;v=4</avatar>
          <name>cliffordwolf</name>
          <url>https://github.com/cliffordwolf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/70348?s=40&amp;v=4</avatar>
          <name>wallclimber21</name>
          <url>https://github.com/wallclimber21</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2194902?s=40&amp;v=4</avatar>
          <name>olofk</name>
          <url>https://github.com/olofk</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3416?s=40&amp;v=4</avatar>
          <name>thoughtpolice</name>
          <url>https://github.com/thoughtpolice</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1768286?s=40&amp;v=4</avatar>
          <name>ldoolitt</name>
          <url>https://github.com/ldoolitt</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>EttusResearch/uhd</title>
      <link>https://github.com/EttusResearch/uhd</link>
      <description>The USRP™ Hardware Driver Repository</description>
      <guid>https://github.com/EttusResearch/uhd</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>956</stars>
      <forks>647</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/184117?s=40&amp;v=4</avatar>
          <name>guruofquality</name>
          <url>https://github.com/guruofquality</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/508035?s=40&amp;v=4</avatar>
          <name>mbr0wn</name>
          <url>https://github.com/mbr0wn</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5640322?s=40&amp;v=4</avatar>
          <name>michael-west</name>
          <url>https://github.com/michael-west</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/32272501?s=40&amp;v=4</avatar>
          <name>wordimont</name>
          <url>https://github.com/wordimont</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1406260?s=40&amp;v=4</avatar>
          <name>ncorgan</name>
          <url>https://github.com/ncorgan</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>The-OpenROAD-Project/OpenROAD-flow-scripts</title>
      <link>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</link>
      <description>OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/</description>
      <guid>https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts</guid>
      <language>Verilog</language>
      <languageColor>#b2b7f8</languageColor>
      <stars>296</stars>
      <forks>270</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/761514?s=40&amp;v=4</avatar>
          <name>maliberty</name>
          <url>https://github.com/maliberty</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/9001905?s=40&amp;v=4</avatar>
          <name>vvbandeira</name>
          <url>https://github.com/vvbandeira</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2798822?s=40&amp;v=4</avatar>
          <name>oharboe</name>
          <url>https://github.com/oharboe</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/71403620?s=40&amp;v=4</avatar>
          <name>ravi-varadarajan</name>
          <url>https://github.com/ravi-varadarajan</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/43450810?s=40&amp;v=4</avatar>
          <name>eder-matheus</name>
          <url>https://github.com/eder-matheus</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>