$date
	Sun Jun 25 14:14:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_sync $end
$var wire 1 ! data_out $end
$var reg 1 " data_in $end
$var reg 1 # dest_clk $end
$var reg 1 $ reset $end
$var reg 1 % src_clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#1
1"
0$
#2
1%
#3
1#
#5
0%
#6
0#
#7
0"
#8
1%
#9
1#
#11
0%
#12
0#
#14
1%
#15
1!
1#
#17
0%
1"
#18
0#
#20
1%
#21
0!
1#
#23
0%
#24
0#
#26
1%
#27
1#
0"
#29
0%
#30
0#
#32
1%
1"
#33
1!
1#
#35
0%
#36
0#
#37
