Source Block: verilog-ethernet/rtl/axis_xgmii_tx_32.v@133:143@HdlStmAssign
assign s_axis_tready = s_axis_tready_reg;

assign xgmii_txd = xgmii_txd_reg;
assign xgmii_txc = xgmii_txc_reg;

assign start_packet = start_packet_reg;

lfsr #(
    .LFSR_WIDTH(32),
    .LFSR_POLY(32'h4c11db7),
    .LFSR_CONFIG("GALOIS"),

Diff Content:
+ 138 assign error_underflow = error_underflow_reg;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_xgmii_tx_64.v@145:155

assign xgmii_txd = xgmii_txd_reg;
assign xgmii_txc = xgmii_txc_reg;

assign start_packet_0 = start_packet_0_reg;
assign start_packet_4 = start_packet_4_reg;

lfsr #(
    .LFSR_WIDTH(32),
    .LFSR_POLY(32'h4c11db7),
    .LFSR_CONFIG("GALOIS"),

Clone Blocks 2:
verilog-ethernet/rtl/axis_xgmii_tx_64.v@144:154
assign s_axis_tready = s_axis_tready_reg;

assign xgmii_txd = xgmii_txd_reg;
assign xgmii_txc = xgmii_txc_reg;

assign start_packet_0 = start_packet_0_reg;
assign start_packet_4 = start_packet_4_reg;

lfsr #(
    .LFSR_WIDTH(32),
    .LFSR_POLY(32'h4c11db7),

Clone Blocks 3:
verilog-ethernet/rtl/axis_xgmii_tx_32.v@130:140

reg start_packet_reg = 1'b0, start_packet_next;

assign s_axis_tready = s_axis_tready_reg;

assign xgmii_txd = xgmii_txd_reg;
assign xgmii_txc = xgmii_txc_reg;

assign start_packet = start_packet_reg;

lfsr #(

Clone Blocks 4:
verilog-ethernet/rtl/axis_xgmii_tx_32.v@131:141
reg start_packet_reg = 1'b0, start_packet_next;

assign s_axis_tready = s_axis_tready_reg;

assign xgmii_txd = xgmii_txd_reg;
assign xgmii_txc = xgmii_txc_reg;

assign start_packet = start_packet_reg;

lfsr #(
    .LFSR_WIDTH(32),

