The CRC or cyclic redundancy check is a widely used technique for error checking in many protocols used in data transmission. The aim of this project is to design the CRC RTL generator or a tool that calculates
the CRC equations for the given CRC polynomials and generates the Verilog RTL code.
