abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 685430575
[92418] is replaced by [122573] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit result/c7552_1_0_2736_69.4.blif
time = 24919893 us
--------------- round 2 ---------------
seed = 1311197084
[122760] is replaced by [122538] with estimated error 4e-05
error = 4e-05
area = 2719
delay = 69.4
#gates = 1112
output circuit result/c7552_2_4e-05_2719_69.4.blif
time = 48663319 us
--------------- round 3 ---------------
seed = 4100394224
[133800] is replaced by [122833] with estimated error 2e-05
error = 2e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit result/c7552_3_2e-05_2710_69.4.blif
time = 72219537 us
--------------- round 4 ---------------
seed = 1405031275
[125607] is replaced by [122619] with estimated error 3e-05
error = 3e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit result/c7552_4_3e-05_2708_69.4.blif
time = 95578059 us
--------------- round 5 ---------------
seed = 1501605234
10729 is replaced by one with estimated error 3e-05
error = 3e-05
area = 2699
delay = 69.4
#gates = 1104
output circuit result/c7552_5_3e-05_2699_69.4.blif
time = 119016087 us
--------------- round 6 ---------------
seed = 1762917597
[124903] is replaced by zero with estimated error 6e-05
error = 6e-05
area = 2694
delay = 69.4
#gates = 1102
output circuit result/c7552_6_6e-05_2694_69.4.blif
time = 142322011 us
--------------- round 7 ---------------
seed = 3185667486
[38381] is replaced by [122591] with estimated error 8e-05
error = 8e-05
area = 2692
delay = 69.4
#gates = 1101
output circuit result/c7552_7_8e-05_2692_69.4.blif
time = 165427741 us
--------------- round 8 ---------------
seed = 3864572826
[32818] is replaced by [122701] with estimated error 0.00011
error = 0.00011
area = 2685
delay = 69.4
#gates = 1098
output circuit result/c7552_8_0.00011_2685_69.4.blif
time = 188503313 us
--------------- round 9 ---------------
seed = 1427494115
[122763] is replaced by one with estimated error 0.00012
error = 0.00012
area = 2680
delay = 69.4
#gates = 1096
output circuit result/c7552_9_0.00012_2680_69.4.blif
time = 211534058 us
--------------- round 10 ---------------
seed = 3072291230
[125603] is replaced by [122534] with estimated error 0.00012
error = 0.00012
area = 2677
delay = 69.4
#gates = 1094
output circuit result/c7552_10_0.00012_2677_69.4.blif
time = 234339404 us
--------------- round 11 ---------------
seed = 3584350560
[126882] is replaced by [122576] with estimated error 0.0002
error = 0.0002
area = 2671
delay = 69.4
#gates = 1092
output circuit result/c7552_11_0.0002_2671_69.4.blif
time = 257074436 us
--------------- round 12 ---------------
seed = 3673508345
[126564] is replaced by [125830] with estimated error 0.0003
error = 0.0003
area = 2667
delay = 69.4
#gates = 1091
output circuit result/c7552_12_0.0003_2667_69.4.blif
time = 279554854 us
--------------- round 13 ---------------
seed = 557803997
[116062] is replaced by [125628] with estimated error 0.00039
error = 0.00039
area = 2662
delay = 69.4
#gates = 1089
output circuit result/c7552_13_0.00039_2662_69.4.blif
time = 301991448 us
--------------- round 14 ---------------
seed = 3095647057
[125598] is replaced by [125905] with estimated error 0.00036
error = 0.00036
area = 2660
delay = 69.4
#gates = 1088
output circuit result/c7552_14_0.00036_2660_69.4.blif
time = 324760840 us
--------------- round 15 ---------------
seed = 958221405
[122804] is replaced by [111393] with inverter with estimated error 0.0005
error = 0.0005
area = 2651
delay = 69.4
#gates = 1085
output circuit result/c7552_15_0.0005_2651_69.4.blif
time = 347140707 us
--------------- round 16 ---------------
seed = 4216747517
[127134] is replaced by [122641] with estimated error 0.00036
error = 0.00036
area = 2648
delay = 69.4
#gates = 1083
output circuit result/c7552_16_0.00036_2648_69.4.blif
time = 369481425 us
--------------- round 17 ---------------
seed = 884388955
[122794] is replaced by [122536] with estimated error 0.00045
error = 0.00045
area = 2644
delay = 69.4
#gates = 1082
output circuit result/c7552_17_0.00045_2644_69.4.blif
time = 391830494 us
--------------- round 18 ---------------
seed = 3646557628
[122795] is replaced by one with estimated error 0.00059
error = 0.00059
area = 2641
delay = 69.4
#gates = 1081
output circuit result/c7552_18_0.00059_2641_69.4.blif
time = 414143422 us
--------------- round 19 ---------------
seed = 2645381
[149992] is replaced by [125412] with estimated error 0.00057
error = 0.00057
area = 2633
delay = 69.4
#gates = 1078
output circuit result/c7552_19_0.00057_2633_69.4.blif
time = 436279522 us
--------------- round 20 ---------------
seed = 2354970583
n1443 is replaced by [122552] with estimated error 0.00068
error = 0.00068
area = 2632
delay = 69.4
#gates = 1077
output circuit result/c7552_20_0.00068_2632_69.4.blif
time = 458412310 us
--------------- round 21 ---------------
seed = 1891998685
[125290] is replaced by [124611] with estimated error 0.0007
error = 0.0007
area = 2629
delay = 69.4
#gates = 1075
output circuit result/c7552_21_0.0007_2629_69.4.blif
time = 480589849 us
--------------- round 22 ---------------
seed = 4115953615
[119502] is replaced by [125951] with inverter with estimated error 0.00078
error = 0.00078
area = 2628
delay = 69.4
#gates = 1075
output circuit result/c7552_22_0.00078_2628_69.4.blif
time = 502384063 us
--------------- round 23 ---------------
seed = 2100758199
[122966] is replaced by [124341] with estimated error 0.00085
error = 0.00085
area = 2625
delay = 69.4
#gates = 1074
output circuit result/c7552_23_0.00085_2625_69.4.blif
time = 524335409 us
--------------- round 24 ---------------
seed = 3395674989
n1444 is replaced by zero with estimated error 0.00067
error = 0.00067
area = 2624
delay = 69.4
#gates = 1073
output circuit result/c7552_24_0.00067_2624_69.4.blif
time = 546298187 us
--------------- round 25 ---------------
seed = 2133245685
[111393] is replaced by [125951] with inverter with estimated error 0.00059
error = 0.00059
area = 2623
delay = 69.4
#gates = 1073
output circuit result/c7552_25_0.00059_2623_69.4.blif
time = 568177365 us
--------------- round 26 ---------------
seed = 3345125158
[24321] is replaced by [125087] with estimated error 0.00056
error = 0.00056
area = 2621
delay = 69.4
#gates = 1072
output circuit result/c7552_26_0.00056_2621_69.4.blif
time = 590138888 us
--------------- round 27 ---------------
seed = 4191084539
[122987] is replaced by [125075] with estimated error 0.00075
error = 0.00075
area = 2619
delay = 69.4
#gates = 1071
output circuit result/c7552_27_0.00075_2619_69.4.blif
time = 612105238 us
--------------- round 28 ---------------
seed = 2767861979
[125449] is replaced by [122532] with estimated error 0.00061
error = 0.00061
area = 2617
delay = 69.4
#gates = 1070
output circuit result/c7552_28_0.00061_2617_69.4.blif
time = 633932965 us
--------------- round 29 ---------------
seed = 4021999619
n1445 is replaced by zero with estimated error 0.00065
error = 0.00065
area = 2616
delay = 69.4
#gates = 1069
output circuit result/c7552_29_0.00065_2616_69.4.blif
time = 655671707 us
--------------- round 30 ---------------
seed = 2469741015
[119498] is replaced by zero with estimated error 0.00061
error = 0.00061
area = 2614
delay = 69.4
#gates = 1068
output circuit result/c7552_30_0.00061_2614_69.4.blif
time = 677460875 us
--------------- round 31 ---------------
seed = 3059590058
[124064] is replaced by [122567] with estimated error 0.00046
error = 0.00046
area = 2613
delay = 65.9
#gates = 1067
output circuit result/c7552_31_0.00046_2613_65.9.blif
time = 699405077 us
--------------- round 32 ---------------
seed = 2206538069
[126069] is replaced by [267980] with estimated error 0.00076
error = 0.00076
area = 2612
delay = 65.9
#gates = 1066
output circuit result/c7552_32_0.00076_2612_65.9.blif
time = 721240608 us
--------------- round 33 ---------------
seed = 3764675981
[124460] is replaced by [125087] with estimated error 0.0007
error = 0.0007
area = 2611
delay = 65.9
#gates = 1065
output circuit result/c7552_33_0.0007_2611_65.9.blif
time = 743265088 us
--------------- round 34 ---------------
seed = 3171162011
[126850] is replaced by [122532] with estimated error 0.00062
error = 0.00062
area = 2604
delay = 65.9
#gates = 1062
output circuit result/c7552_34_0.00062_2604_65.9.blif
time = 765016835 us
--------------- round 35 ---------------
seed = 1690391343
[126896] is replaced by [125951] with estimated error 0.0007
error = 0.0007
area = 2601
delay = 65.9
#gates = 1061
output circuit result/c7552_35_0.0007_2601_65.9.blif
time = 786467748 us
--------------- round 36 ---------------
seed = 3604982191
[132070] is replaced by [125974] with inverter with estimated error 0.00071
error = 0.00071
area = 2599
delay = 65.9
#gates = 1061
output circuit result/c7552_36_0.00071_2599_65.9.blif
time = 807996628 us
--------------- round 37 ---------------
seed = 3893562079
[126845] is replaced by [122791] with estimated error 0.00089
error = 0.00089
area = 2596
delay = 65.9
#gates = 1060
output circuit result/c7552_37_0.00089_2596_65.9.blif
time = 829389845 us
--------------- round 38 ---------------
seed = 1328268525
[118996] is replaced by [126263] with estimated error 0.00088
error = 0.00088
area = 2591
delay = 65.9
#gates = 1058
output circuit result/c7552_38_0.00088_2591_65.9.blif
time = 850752814 us
--------------- round 39 ---------------
seed = 34982399
[113138] is replaced by [122770] with estimated error 0.00159
error = 0.00159
area = 2559
delay = 65.9
#gates = 1047
output circuit result/c7552_39_0.00159_2559_65.9.blif
time = 872053268 us
--------------- round 40 ---------------
seed = 3832190378
[122742] is replaced by one with estimated error 0.00213
error = 0.00213
area = 2549
delay = 65.9
#gates = 1043
output circuit result/c7552_40_0.00213_2549_65.9.blif
time = 892962013 us
--------------- round 41 ---------------
seed = 3147914185
[126906] is replaced by [125951] with estimated error 0.00332
error = 0.00332
area = 2532
delay = 65.9
#gates = 1037
output circuit result/c7552_41_0.00332_2532_65.9.blif
time = 913740997 us
--------------- round 42 ---------------
seed = 4147568361
[122823] is replaced by [122713] with estimated error 0.00395
error = 0.00395
area = 2528
delay = 65.9
#gates = 1035
output circuit result/c7552_42_0.00395_2528_65.9.blif
time = 934262986 us
--------------- round 43 ---------------
seed = 3424518561
[126556] is replaced by [122709] with estimated error 0.00435
error = 0.00435
area = 2524
delay = 65.9
#gates = 1034
output circuit result/c7552_43_0.00435_2524_65.9.blif
time = 954747658 us
--------------- round 44 ---------------
seed = 2137916162
[32844] is replaced by [122718] with estimated error 0.00625
error = 0.00625
area = 2517
delay = 65.9
#gates = 1031
output circuit result/c7552_44_0.00625_2517_65.9.blif
time = 975130980 us
--------------- round 45 ---------------
seed = 910784838
[126807] is replaced by [126239] with estimated error 0.00878
error = 0.00878
area = 2509
delay = 65.9
#gates = 1028
output circuit result/c7552_45_0.00878_2509_65.9.blif
time = 995463647 us
--------------- round 46 ---------------
seed = 3615967101
[122833] is replaced by [126234] with estimated error 0.01224
error = 0.01224
area = 2502
delay = 65.9
#gates = 1025
output circuit result/c7552_46_0.01224_2502_65.9.blif
time = 1015683400 us
--------------- round 47 ---------------
seed = 1733943193
[126006] is replaced by [126287] with estimated error 0.0166
error = 0.0166
area = 2495
delay = 65.9
#gates = 1022
output circuit result/c7552_47_0.0166_2495_65.9.blif
time = 1035738895 us
--------------- round 48 ---------------
seed = 2213700356
[124911] is replaced by [122717] with estimated error 0.024
error = 0.024
area = 2488
delay = 65.9
#gates = 1019
output circuit result/c7552_48_0.024_2488_65.9.blif
time = 1055809419 us
--------------- round 49 ---------------
seed = 2143053363
[24288] is replaced by zero with estimated error 0.0276
error = 0.0276
area = 2486
delay = 65.9
#gates = 1018
output circuit result/c7552_49_0.0276_2486_65.9.blif
time = 1075711295 us
--------------- round 50 ---------------
seed = 561915503
exceed error bound
