<def f='llvm/llvm/include/llvm/CodeGen/LiveRangeEdit.h' l='138' ll='146' type='void llvm::LiveRangeEdit::LiveRangeEdit(llvm::LiveInterval * parent, SmallVectorImpl&lt;unsigned int&gt; &amp; newRegs, llvm::MachineFunction &amp; MF, llvm::LiveIntervals &amp; lis, llvm::VirtRegMap * vrm, llvm::LiveRangeEdit::Delegate * delegate = nullptr, SmallPtrSet&lt;llvm::MachineInstr *, 32&gt; * deadRemats = nullptr)'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1467' u='c' c='_ZN12_GLOBAL__N_116HoistSpillHelper14hoistAllSpillsEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRangeEdit.h' l='127'>/// Create a LiveRangeEdit for breaking down parent into smaller pieces.
  /// @param parent The register being spilled or split.
  /// @param newRegs List to receive any new registers created. This needn&apos;t be
  ///                empty initially, any existing registers are ignored.
  /// @param MF The MachineFunction the live range edit is taking place in.
  /// @param lis The collection of all live intervals in this function.
  /// @param vrm Map of virtual registers to physical registers for this
  ///            function.  If NULL, no virtual register map updates will
  ///            be done.  This could be the case if called before Regalloc.
  /// @param deadRemats The collection of all the instructions defining an
  ///                   original reg and are dead after remat.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalEjRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='297' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1977' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2024' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2095' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2421' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3125' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplIjEERNS1_8SmallSetIjLj16ESt4lessIjEEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='681' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP9spillVRegEjRN4llvm15SmallVectorImplIjEERNS1_15MachineFunctionERNS1_13LiveIntervalsERNS1_10VirtRegMapERNS1_7SpillerE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='546' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer17eliminateDeadDefsEv'/>
