{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731018376559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731018376559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 19:26:16 2024 " "Processing started: Thu Nov 07 19:26:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731018376559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731018376559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731018376559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731018377091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C-BEHAVIOR " "Found design unit 1: I2C-BEHAVIOR" {  } { { "I2C.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/I2C.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377567 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/I2C.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_shift_register-rtl " "Found design unit 1: basic_shift_register-rtl" {  } { { "basic_shift_register.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377571 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_shift_register " "Found entity 1: basic_shift_register" {  } { { "basic_shift_register.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter-rtl " "Found design unit 1: binary_counter-rtl" {  } { { "binary_counter.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377574 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter " "Found entity 1: binary_counter" {  } { { "binary_counter.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuiteria1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuiteria1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuiteria1-behavioral " "Found design unit 1: circuiteria1-behavioral" {  } { { "circuiteria1.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377578 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuiteria1 " "Found entity 1: circuiteria1" {  } { { "circuiteria1.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_shift_register7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file basic_shift_register7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_shift_register7-rtl " "Found design unit 1: basic_shift_register7-rtl" {  } { { "basic_shift_register7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register7.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377582 ""} { "Info" "ISGN_ENTITY_NAME" "1 basic_shift_register7 " "Found entity 1: basic_shift_register7" {  } { { "basic_shift_register7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/basic_shift_register7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_counter7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_counter7-rtl " "Found design unit 1: binary_counter7-rtl" {  } { { "binary_counter7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter7.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377585 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_counter7 " "Found entity 1: binary_counter7" {  } { { "binary_counter7.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/binary_counter7.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "comparador.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377588 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuiteria2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuiteria2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuiteria2-behavioral " "Found design unit 1: circuiteria2-behavioral" {  } { { "circuiteria2.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377591 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuiteria2 " "Found entity 1: circuiteria2" {  } { { "circuiteria2.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "esquematicoi2c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file esquematicoi2c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 esquematicoI2C " "Found entity 1: esquematicoI2C" {  } { { "esquematicoI2C.bdf" "" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731018377594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731018377594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "esquematicoI2C " "Elaborating entity \"esquematicoI2C\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731018377636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:inst " "Elaborating entity \"I2C\" for hierarchy \"I2C:inst\"" {  } { { "esquematicoI2C.bdf" "inst" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 216 440 608 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018377639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuiteria2 circuiteria2:inst3 " "Elaborating entity \"circuiteria2\" for hierarchy \"circuiteria2:inst3\"" {  } { { "esquematicoI2C.bdf" "inst3" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 320 704 864 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731018377642 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 7 circuiteria2.vhd(61) " "VHDL expression error at circuiteria2.vhd(61): expression has 8 elements, but must have 7 elements" {  } { { "circuiteria2.vhd" "" { Text "D:/Documents/facultad/LaboratorioIanLL/Parte E/circuiteria2.vhd" 61 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Quartus II" 0 -1 1731018377643 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "circuiteria2:inst3 " "Can't elaborate user hierarchy \"circuiteria2:inst3\"" {  } { { "esquematicoI2C.bdf" "inst3" { Schematic "D:/Documents/facultad/LaboratorioIanLL/Parte E/esquematicoI2C.bdf" { { 320 704 864 432 "inst3" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731018377643 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731018377743 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 07 19:26:17 2024 " "Processing ended: Thu Nov 07 19:26:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731018377743 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731018377743 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731018377743 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731018377743 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731018378336 ""}
