// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter4_fsm_state5 = 2'd2;
parameter    ap_ST_iter5_fsm_state6 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;
parameter    ap_ST_iter4_fsm_state0 = 2'd1;
parameter    ap_ST_iter5_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [23:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [31:0] out_V_TDATA;
output   out_V_TVALID;
input  [95:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg   [1:0] ap_CS_iter4_fsm;
wire    ap_CS_iter4_fsm_state0;
reg   [1:0] ap_CS_iter5_fsm;
wire    ap_CS_iter5_fsm_state0;
wire   [0:0] icmp_ln249_fu_1025_p2;
wire   [0:0] icmp_ln253_fu_1037_p2;
reg    ap_predicate_op28_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg   [0:0] icmp_ln249_reg_6146;
reg   [0:0] icmp_ln249_reg_6146_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state6_io;
wire    ap_CS_iter5_fsm_state6;
reg    ap_block_state5_pp0_stage0_iter4;
wire    ap_CS_iter4_fsm_state5;
reg    ap_block_state4_pp0_stage0_iter3;
wire    ap_CS_iter3_fsm_state4;
reg    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
wire   [0:0] icmp_ln249_reg_6146_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_6146_pp0_iter1_reg;
reg   [0:0] icmp_ln249_reg_6146_pp0_iter2_reg;
reg   [0:0] icmp_ln249_reg_6146_pp0_iter3_reg;
wire   [3:0] local_temp_V_24_fu_1048_p1;
reg   [3:0] local_temp_V_24_reg_6153;
reg   [3:0] local_temp_V_24_reg_6153_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_24_reg_6153_pp0_iter2_reg;
reg   [3:0] local_temp_V_25_reg_6158;
reg  signed [3:0] local_temp_V_25_reg_6158_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_26_reg_6163;
reg   [3:0] local_temp_V_reg_6168;
reg   [3:0] local_temp_V_reg_6168_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_reg_6168_pp0_iter2_reg;
reg   [3:0] local_temp_V_3_reg_6173;
reg  signed [3:0] local_temp_V_3_reg_6173_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_4_reg_6178;
reg   [3:0] local_temp_V_5_reg_6183;
reg   [3:0] local_temp_V_5_reg_6183_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_5_reg_6183_pp0_iter2_reg;
reg   [3:0] local_temp_V_6_reg_6188;
reg  signed [3:0] local_temp_V_6_reg_6188_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_7_reg_6193;
reg   [3:0] local_temp_V_8_reg_6198;
reg   [3:0] local_temp_V_8_reg_6198_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_8_reg_6198_pp0_iter2_reg;
reg   [3:0] local_temp_V_9_reg_6203;
reg  signed [3:0] local_temp_V_9_reg_6203_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_11_reg_6208;
reg   [3:0] local_temp_V_12_reg_6213;
reg   [3:0] local_temp_V_12_reg_6213_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_12_reg_6213_pp0_iter2_reg;
reg   [3:0] local_temp_V_13_reg_6218;
reg  signed [3:0] local_temp_V_13_reg_6218_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_14_reg_6223;
reg   [3:0] local_temp_V_15_reg_6228;
reg   [3:0] local_temp_V_15_reg_6228_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_15_reg_6228_pp0_iter2_reg;
reg   [3:0] local_temp_V_16_reg_6233;
reg  signed [3:0] local_temp_V_16_reg_6233_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_17_reg_6238;
reg   [3:0] local_temp_V_18_reg_6243;
reg   [3:0] local_temp_V_18_reg_6243_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_18_reg_6243_pp0_iter2_reg;
reg   [3:0] local_temp_V_19_reg_6248;
reg  signed [3:0] local_temp_V_19_reg_6248_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_20_reg_6253;
reg   [3:0] local_temp_V_21_reg_6258;
reg   [3:0] local_temp_V_21_reg_6258_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_21_reg_6258_pp0_iter2_reg;
reg   [3:0] local_temp_V_22_reg_6263;
reg  signed [3:0] local_temp_V_22_reg_6263_pp0_iter1_reg;
reg  signed [3:0] local_temp_V_23_reg_6268;
wire   [1:0] trunc_ln218_fu_1282_p1;
reg   [1:0] trunc_ln218_reg_6273;
reg   [1:0] trunc_ln218_reg_6273_pp0_iter1_reg;
reg   [1:0] trunc_ln218_reg_6273_pp0_iter2_reg;
reg   [1:0] trunc_ln218_reg_6273_pp0_iter3_reg;
reg   [1:0] trunc_ln218_reg_6273_pp0_iter4_reg;
wire   [7:0] r_V_fu_1319_p1;
reg   [7:0] r_V_reg_6397;
reg   [7:0] r_V_reg_6397_pp0_iter2_reg;
reg   [7:0] r_V_1_reg_6402;
wire  signed [11:0] sext_ln1494_2_fu_1346_p1;
wire  signed [11:0] sext_ln1494_1_fu_1374_p1;
wire  signed [12:0] grp_fu_5878_p3;
wire  signed [12:0] grp_fu_5886_p3;
wire  signed [12:0] grp_fu_5894_p3;
wire  signed [12:0] grp_fu_5902_p3;
wire  signed [12:0] grp_fu_5910_p3;
wire  signed [12:0] grp_fu_5918_p3;
wire  signed [12:0] grp_fu_5926_p3;
wire  signed [12:0] grp_fu_5934_p3;
reg   [31:0] nf_1_fu_978;
wire   [31:0] nf_4_fu_1298_p3;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_nf_3;
reg   [6:0] i_fu_982;
wire   [6:0] i_2_fu_1031_p2;
reg   [6:0] ap_sig_allocacmp_i_1;
reg   [23:0] p_Val2_s_fu_986;
wire   [31:0] nf_fu_1286_p2;
wire   [0:0] icmp_ln302_fu_1292_p2;
wire   [7:0] r_V_2_fu_1333_p4;
wire  signed [7:0] ret_V_fu_1404_p0;
wire  signed [11:0] sext_ln1494_fu_1401_p1;
wire  signed [11:0] ret_V_fu_1404_p2;
wire  signed [7:0] ret_V_3_fu_1417_p0;
wire  signed [11:0] ret_V_3_fu_1417_p2;
wire  signed [7:0] ret_V_6_fu_1430_p0;
wire  signed [11:0] ret_V_6_fu_1430_p2;
wire  signed [7:0] ret_V_9_fu_1443_p0;
wire  signed [11:0] ret_V_9_fu_1443_p2;
wire  signed [7:0] ret_V_12_fu_1456_p0;
wire  signed [11:0] ret_V_12_fu_1456_p2;
wire  signed [7:0] ret_V_15_fu_1469_p0;
wire  signed [11:0] ret_V_15_fu_1469_p2;
wire  signed [7:0] ret_V_18_fu_1482_p0;
wire  signed [11:0] ret_V_18_fu_1482_p2;
wire  signed [7:0] ret_V_21_fu_1495_p0;
wire  signed [11:0] ret_V_21_fu_1495_p2;
wire  signed [12:0] grp_fu_5942_p3;
wire   [12:0] tmp_fu_1505_p6;
wire   [0:0] icmp_ln1039_fu_1518_p2;
wire   [0:0] result_V_fu_1523_p2;
wire   [12:0] tmp_1_fu_1533_p6;
wire   [0:0] icmp_ln1039_1_fu_1546_p2;
wire   [0:0] xor_ln1039_fu_1551_p2;
wire   [12:0] tmp_2_fu_1561_p6;
wire   [0:0] icmp_ln1039_2_fu_1574_p2;
wire   [0:0] xor_ln1039_1_fu_1579_p2;
wire   [12:0] tmp_3_fu_1589_p6;
wire   [0:0] icmp_ln1039_3_fu_1602_p2;
wire   [0:0] xor_ln1039_2_fu_1607_p2;
wire   [12:0] tmp_4_fu_1617_p6;
wire   [0:0] icmp_ln1039_4_fu_1630_p2;
wire   [0:0] xor_ln1039_3_fu_1635_p2;
wire   [12:0] tmp_5_fu_1645_p6;
wire   [0:0] icmp_ln1039_5_fu_1658_p2;
wire   [0:0] xor_ln1039_4_fu_1663_p2;
wire   [12:0] tmp_6_fu_1673_p6;
wire   [0:0] icmp_ln1039_6_fu_1686_p2;
wire   [0:0] xor_ln1039_5_fu_1691_p2;
wire   [12:0] tmp_7_fu_1701_p6;
wire   [0:0] icmp_ln1039_7_fu_1714_p2;
wire   [0:0] xor_ln1039_6_fu_1719_p2;
wire   [12:0] tmp_8_fu_1729_p6;
wire   [0:0] icmp_ln1039_8_fu_1742_p2;
wire   [0:0] xor_ln1039_7_fu_1747_p2;
wire   [12:0] tmp_9_fu_1757_p6;
wire   [0:0] icmp_ln1039_9_fu_1770_p2;
wire   [0:0] xor_ln1039_8_fu_1775_p2;
wire   [12:0] tmp_s_fu_1785_p6;
wire   [0:0] icmp_ln1039_10_fu_1798_p2;
wire   [0:0] xor_ln1039_9_fu_1803_p2;
wire   [12:0] tmp_10_fu_1813_p6;
wire   [0:0] icmp_ln1039_11_fu_1826_p2;
wire   [0:0] xor_ln1039_10_fu_1831_p2;
wire   [12:0] tmp_11_fu_1841_p6;
wire   [0:0] icmp_ln1039_12_fu_1854_p2;
wire   [0:0] xor_ln1039_11_fu_1859_p2;
wire   [12:0] tmp_12_fu_1869_p6;
wire   [0:0] icmp_ln1039_13_fu_1882_p2;
wire   [0:0] xor_ln1039_12_fu_1887_p2;
wire   [12:0] tmp_13_fu_1897_p6;
wire   [0:0] icmp_ln1039_14_fu_1910_p2;
wire   [0:0] xor_ln1039_13_fu_1915_p2;
wire   [1:0] zext_ln215_fu_1529_p1;
wire   [1:0] zext_ln1039_1_fu_1585_p1;
wire   [1:0] add_ln840_16_fu_1925_p2;
wire   [1:0] zext_ln1039_fu_1557_p1;
wire   [1:0] add_ln840_17_fu_1931_p2;
wire   [1:0] zext_ln1039_2_fu_1613_p1;
wire   [1:0] zext_ln1039_3_fu_1641_p1;
wire   [1:0] add_ln840_18_fu_1941_p2;
wire   [1:0] zext_ln1039_4_fu_1669_p1;
wire   [1:0] zext_ln1039_5_fu_1697_p1;
wire   [1:0] add_ln840_19_fu_1951_p2;
wire   [2:0] zext_ln840_3_fu_1957_p1;
wire   [2:0] zext_ln840_2_fu_1947_p1;
wire   [2:0] add_ln840_20_fu_1961_p2;
wire   [2:0] zext_ln840_1_fu_1937_p1;
wire   [2:0] add_ln840_21_fu_1967_p2;
wire   [1:0] zext_ln1039_6_fu_1725_p1;
wire   [1:0] zext_ln1039_7_fu_1753_p1;
wire   [1:0] add_ln840_22_fu_1977_p2;
wire   [1:0] zext_ln1039_8_fu_1781_p1;
wire   [1:0] zext_ln1039_9_fu_1809_p1;
wire   [1:0] add_ln840_23_fu_1987_p2;
wire   [2:0] zext_ln840_6_fu_1993_p1;
wire   [2:0] zext_ln840_5_fu_1983_p1;
wire   [2:0] add_ln840_24_fu_1997_p2;
wire   [1:0] zext_ln1039_10_fu_1837_p1;
wire   [1:0] zext_ln1039_11_fu_1865_p1;
wire   [1:0] add_ln840_25_fu_2007_p2;
wire   [1:0] zext_ln1039_12_fu_1893_p1;
wire   [1:0] zext_ln840_fu_1921_p1;
wire   [1:0] add_ln840_26_fu_2017_p2;
wire   [2:0] zext_ln840_9_fu_2023_p1;
wire   [2:0] zext_ln840_8_fu_2013_p1;
wire   [2:0] add_ln840_27_fu_2027_p2;
wire   [3:0] zext_ln840_10_fu_2033_p1;
wire   [3:0] zext_ln840_7_fu_2003_p1;
wire   [3:0] add_ln840_28_fu_2037_p2;
wire   [3:0] zext_ln840_4_fu_1973_p1;
wire  signed [12:0] grp_fu_5965_p3;
wire   [12:0] tmp_14_fu_2049_p6;
wire   [0:0] icmp_ln1039_15_fu_2062_p2;
wire   [0:0] result_V_2_fu_2067_p2;
wire   [12:0] tmp_15_fu_2077_p6;
wire   [0:0] icmp_ln1039_16_fu_2090_p2;
wire   [0:0] xor_ln1039_15_fu_2095_p2;
wire   [12:0] tmp_16_fu_2105_p6;
wire   [0:0] icmp_ln1039_17_fu_2118_p2;
wire   [0:0] xor_ln1039_16_fu_2123_p2;
wire   [12:0] tmp_17_fu_2133_p6;
wire   [0:0] icmp_ln1039_18_fu_2146_p2;
wire   [0:0] xor_ln1039_17_fu_2151_p2;
wire   [12:0] tmp_18_fu_2161_p6;
wire   [0:0] icmp_ln1039_19_fu_2174_p2;
wire   [0:0] xor_ln1039_18_fu_2179_p2;
wire   [12:0] tmp_19_fu_2189_p6;
wire   [0:0] icmp_ln1039_20_fu_2202_p2;
wire   [0:0] xor_ln1039_19_fu_2207_p2;
wire   [12:0] tmp_20_fu_2217_p6;
wire   [0:0] icmp_ln1039_21_fu_2230_p2;
wire   [0:0] xor_ln1039_20_fu_2235_p2;
wire   [12:0] tmp_21_fu_2245_p6;
wire   [0:0] icmp_ln1039_22_fu_2258_p2;
wire   [0:0] xor_ln1039_21_fu_2263_p2;
wire   [12:0] tmp_22_fu_2273_p6;
wire   [0:0] icmp_ln1039_23_fu_2286_p2;
wire   [0:0] xor_ln1039_22_fu_2291_p2;
wire   [12:0] tmp_23_fu_2301_p6;
wire   [0:0] icmp_ln1039_24_fu_2314_p2;
wire   [0:0] xor_ln1039_23_fu_2319_p2;
wire   [12:0] tmp_24_fu_2329_p6;
wire   [0:0] icmp_ln1039_25_fu_2342_p2;
wire   [0:0] xor_ln1039_24_fu_2347_p2;
wire   [12:0] tmp_25_fu_2357_p6;
wire   [0:0] icmp_ln1039_26_fu_2370_p2;
wire   [0:0] xor_ln1039_25_fu_2375_p2;
wire   [12:0] tmp_26_fu_2385_p6;
wire   [0:0] icmp_ln1039_27_fu_2398_p2;
wire   [0:0] xor_ln1039_26_fu_2403_p2;
wire   [12:0] tmp_27_fu_2413_p6;
wire   [0:0] icmp_ln1039_28_fu_2426_p2;
wire   [0:0] xor_ln1039_27_fu_2431_p2;
wire   [12:0] tmp_28_fu_2441_p6;
wire   [0:0] icmp_ln1039_29_fu_2454_p2;
wire   [0:0] xor_ln1039_28_fu_2459_p2;
wire   [1:0] zext_ln215_1_fu_2073_p1;
wire   [1:0] zext_ln1039_14_fu_2129_p1;
wire   [1:0] add_ln840_30_fu_2469_p2;
wire   [1:0] zext_ln1039_13_fu_2101_p1;
wire   [1:0] add_ln840_31_fu_2475_p2;
wire   [1:0] zext_ln1039_15_fu_2157_p1;
wire   [1:0] zext_ln1039_16_fu_2185_p1;
wire   [1:0] add_ln840_32_fu_2485_p2;
wire   [1:0] zext_ln1039_17_fu_2213_p1;
wire   [1:0] zext_ln1039_18_fu_2241_p1;
wire   [1:0] add_ln840_33_fu_2495_p2;
wire   [2:0] zext_ln840_14_fu_2501_p1;
wire   [2:0] zext_ln840_13_fu_2491_p1;
wire   [2:0] add_ln840_34_fu_2505_p2;
wire   [2:0] zext_ln840_12_fu_2481_p1;
wire   [2:0] add_ln840_35_fu_2511_p2;
wire   [1:0] zext_ln1039_19_fu_2269_p1;
wire   [1:0] zext_ln1039_20_fu_2297_p1;
wire   [1:0] add_ln840_36_fu_2521_p2;
wire   [1:0] zext_ln1039_21_fu_2325_p1;
wire   [1:0] zext_ln1039_22_fu_2353_p1;
wire   [1:0] add_ln840_37_fu_2531_p2;
wire   [2:0] zext_ln840_17_fu_2537_p1;
wire   [2:0] zext_ln840_16_fu_2527_p1;
wire   [2:0] add_ln840_38_fu_2541_p2;
wire   [1:0] zext_ln1039_23_fu_2381_p1;
wire   [1:0] zext_ln1039_24_fu_2409_p1;
wire   [1:0] add_ln840_39_fu_2551_p2;
wire   [1:0] zext_ln1039_25_fu_2437_p1;
wire   [1:0] zext_ln840_11_fu_2465_p1;
wire   [1:0] add_ln840_40_fu_2561_p2;
wire   [2:0] zext_ln840_20_fu_2567_p1;
wire   [2:0] zext_ln840_19_fu_2557_p1;
wire   [2:0] add_ln840_41_fu_2571_p2;
wire   [3:0] zext_ln840_21_fu_2577_p1;
wire   [3:0] zext_ln840_18_fu_2547_p1;
wire   [3:0] add_ln840_42_fu_2581_p2;
wire   [3:0] zext_ln840_15_fu_2517_p1;
wire  signed [12:0] grp_fu_5988_p3;
wire   [12:0] tmp_29_fu_2593_p6;
wire   [0:0] icmp_ln1039_30_fu_2606_p2;
wire   [0:0] result_V_4_fu_2611_p2;
wire   [12:0] tmp_30_fu_2621_p6;
wire   [0:0] icmp_ln1039_31_fu_2634_p2;
wire   [0:0] xor_ln1039_30_fu_2639_p2;
wire   [12:0] tmp_31_fu_2649_p6;
wire   [0:0] icmp_ln1039_32_fu_2662_p2;
wire   [0:0] xor_ln1039_31_fu_2667_p2;
wire   [12:0] tmp_32_fu_2677_p6;
wire   [0:0] icmp_ln1039_33_fu_2690_p2;
wire   [0:0] xor_ln1039_32_fu_2695_p2;
wire   [12:0] tmp_33_fu_2705_p6;
wire   [0:0] icmp_ln1039_34_fu_2718_p2;
wire   [0:0] xor_ln1039_33_fu_2723_p2;
wire   [12:0] tmp_34_fu_2733_p6;
wire   [0:0] icmp_ln1039_35_fu_2746_p2;
wire   [0:0] xor_ln1039_34_fu_2751_p2;
wire   [12:0] tmp_35_fu_2761_p6;
wire   [0:0] icmp_ln1039_36_fu_2774_p2;
wire   [0:0] xor_ln1039_35_fu_2779_p2;
wire   [12:0] tmp_36_fu_2789_p6;
wire   [0:0] icmp_ln1039_37_fu_2802_p2;
wire   [0:0] xor_ln1039_36_fu_2807_p2;
wire   [12:0] tmp_37_fu_2817_p6;
wire   [0:0] icmp_ln1039_38_fu_2830_p2;
wire   [0:0] xor_ln1039_37_fu_2835_p2;
wire   [12:0] tmp_38_fu_2845_p6;
wire   [0:0] icmp_ln1039_39_fu_2858_p2;
wire   [0:0] xor_ln1039_38_fu_2863_p2;
wire   [12:0] tmp_39_fu_2873_p6;
wire   [0:0] icmp_ln1039_40_fu_2886_p2;
wire   [0:0] xor_ln1039_39_fu_2891_p2;
wire   [12:0] tmp_40_fu_2901_p6;
wire   [0:0] icmp_ln1039_41_fu_2914_p2;
wire   [0:0] xor_ln1039_40_fu_2919_p2;
wire   [12:0] tmp_41_fu_2929_p6;
wire   [0:0] icmp_ln1039_42_fu_2942_p2;
wire   [0:0] xor_ln1039_41_fu_2947_p2;
wire   [12:0] tmp_42_fu_2957_p6;
wire   [0:0] icmp_ln1039_43_fu_2970_p2;
wire   [0:0] xor_ln1039_42_fu_2975_p2;
wire   [12:0] tmp_43_fu_2985_p6;
wire   [0:0] icmp_ln1039_44_fu_2998_p2;
wire   [0:0] xor_ln1039_43_fu_3003_p2;
wire   [1:0] zext_ln215_2_fu_2617_p1;
wire   [1:0] zext_ln1039_27_fu_2673_p1;
wire   [1:0] add_ln840_44_fu_3013_p2;
wire   [1:0] zext_ln1039_26_fu_2645_p1;
wire   [1:0] add_ln840_45_fu_3019_p2;
wire   [1:0] zext_ln1039_28_fu_2701_p1;
wire   [1:0] zext_ln1039_29_fu_2729_p1;
wire   [1:0] add_ln840_46_fu_3029_p2;
wire   [1:0] zext_ln1039_30_fu_2757_p1;
wire   [1:0] zext_ln1039_31_fu_2785_p1;
wire   [1:0] add_ln840_47_fu_3039_p2;
wire   [2:0] zext_ln840_25_fu_3045_p1;
wire   [2:0] zext_ln840_24_fu_3035_p1;
wire   [2:0] add_ln840_48_fu_3049_p2;
wire   [2:0] zext_ln840_23_fu_3025_p1;
wire   [2:0] add_ln840_49_fu_3055_p2;
wire   [1:0] zext_ln1039_32_fu_2813_p1;
wire   [1:0] zext_ln1039_33_fu_2841_p1;
wire   [1:0] add_ln840_50_fu_3065_p2;
wire   [1:0] zext_ln1039_34_fu_2869_p1;
wire   [1:0] zext_ln1039_35_fu_2897_p1;
wire   [1:0] add_ln840_51_fu_3075_p2;
wire   [2:0] zext_ln840_28_fu_3081_p1;
wire   [2:0] zext_ln840_27_fu_3071_p1;
wire   [2:0] add_ln840_52_fu_3085_p2;
wire   [1:0] zext_ln1039_36_fu_2925_p1;
wire   [1:0] zext_ln1039_37_fu_2953_p1;
wire   [1:0] add_ln840_53_fu_3095_p2;
wire   [1:0] zext_ln1039_38_fu_2981_p1;
wire   [1:0] zext_ln840_22_fu_3009_p1;
wire   [1:0] add_ln840_54_fu_3105_p2;
wire   [2:0] zext_ln840_31_fu_3111_p1;
wire   [2:0] zext_ln840_30_fu_3101_p1;
wire   [2:0] add_ln840_55_fu_3115_p2;
wire   [3:0] zext_ln840_32_fu_3121_p1;
wire   [3:0] zext_ln840_29_fu_3091_p1;
wire   [3:0] add_ln840_56_fu_3125_p2;
wire   [3:0] zext_ln840_26_fu_3061_p1;
wire  signed [12:0] grp_fu_6011_p3;
wire   [12:0] tmp_44_fu_3137_p6;
wire   [0:0] icmp_ln1039_45_fu_3150_p2;
wire   [0:0] result_V_6_fu_3155_p2;
wire   [12:0] tmp_45_fu_3165_p6;
wire   [0:0] icmp_ln1039_46_fu_3178_p2;
wire   [0:0] xor_ln1039_45_fu_3183_p2;
wire   [12:0] tmp_46_fu_3193_p6;
wire   [0:0] icmp_ln1039_47_fu_3206_p2;
wire   [0:0] xor_ln1039_46_fu_3211_p2;
wire   [12:0] tmp_47_fu_3221_p6;
wire   [0:0] icmp_ln1039_48_fu_3234_p2;
wire   [0:0] xor_ln1039_47_fu_3239_p2;
wire   [12:0] tmp_48_fu_3249_p6;
wire   [0:0] icmp_ln1039_49_fu_3262_p2;
wire   [0:0] xor_ln1039_48_fu_3267_p2;
wire   [12:0] tmp_49_fu_3277_p6;
wire   [0:0] icmp_ln1039_50_fu_3290_p2;
wire   [0:0] xor_ln1039_49_fu_3295_p2;
wire   [12:0] tmp_50_fu_3305_p6;
wire   [0:0] icmp_ln1039_51_fu_3318_p2;
wire   [0:0] xor_ln1039_50_fu_3323_p2;
wire   [12:0] tmp_51_fu_3333_p6;
wire   [0:0] icmp_ln1039_52_fu_3346_p2;
wire   [0:0] xor_ln1039_51_fu_3351_p2;
wire   [12:0] tmp_52_fu_3361_p6;
wire   [0:0] icmp_ln1039_53_fu_3374_p2;
wire   [0:0] xor_ln1039_52_fu_3379_p2;
wire   [12:0] tmp_53_fu_3389_p6;
wire   [0:0] icmp_ln1039_54_fu_3402_p2;
wire   [0:0] xor_ln1039_53_fu_3407_p2;
wire   [12:0] tmp_54_fu_3417_p6;
wire   [0:0] icmp_ln1039_55_fu_3430_p2;
wire   [0:0] xor_ln1039_54_fu_3435_p2;
wire   [12:0] tmp_55_fu_3445_p6;
wire   [0:0] icmp_ln1039_56_fu_3458_p2;
wire   [0:0] xor_ln1039_55_fu_3463_p2;
wire   [12:0] tmp_56_fu_3473_p6;
wire   [0:0] icmp_ln1039_57_fu_3486_p2;
wire   [0:0] xor_ln1039_56_fu_3491_p2;
wire   [12:0] tmp_57_fu_3501_p6;
wire   [0:0] icmp_ln1039_58_fu_3514_p2;
wire   [0:0] xor_ln1039_57_fu_3519_p2;
wire   [12:0] tmp_58_fu_3529_p6;
wire   [0:0] icmp_ln1039_59_fu_3542_p2;
wire   [0:0] xor_ln1039_58_fu_3547_p2;
wire   [1:0] zext_ln215_3_fu_3161_p1;
wire   [1:0] zext_ln1039_40_fu_3217_p1;
wire   [1:0] add_ln840_58_fu_3557_p2;
wire   [1:0] zext_ln1039_39_fu_3189_p1;
wire   [1:0] add_ln840_59_fu_3563_p2;
wire   [1:0] zext_ln1039_41_fu_3245_p1;
wire   [1:0] zext_ln1039_42_fu_3273_p1;
wire   [1:0] add_ln840_60_fu_3573_p2;
wire   [1:0] zext_ln1039_43_fu_3301_p1;
wire   [1:0] zext_ln1039_44_fu_3329_p1;
wire   [1:0] add_ln840_61_fu_3583_p2;
wire   [2:0] zext_ln840_36_fu_3589_p1;
wire   [2:0] zext_ln840_35_fu_3579_p1;
wire   [2:0] add_ln840_62_fu_3593_p2;
wire   [2:0] zext_ln840_34_fu_3569_p1;
wire   [2:0] add_ln840_63_fu_3599_p2;
wire   [1:0] zext_ln1039_45_fu_3357_p1;
wire   [1:0] zext_ln1039_46_fu_3385_p1;
wire   [1:0] add_ln840_64_fu_3609_p2;
wire   [1:0] zext_ln1039_47_fu_3413_p1;
wire   [1:0] zext_ln1039_48_fu_3441_p1;
wire   [1:0] add_ln840_65_fu_3619_p2;
wire   [2:0] zext_ln840_39_fu_3625_p1;
wire   [2:0] zext_ln840_38_fu_3615_p1;
wire   [2:0] add_ln840_66_fu_3629_p2;
wire   [1:0] zext_ln1039_49_fu_3469_p1;
wire   [1:0] zext_ln1039_50_fu_3497_p1;
wire   [1:0] add_ln840_67_fu_3639_p2;
wire   [1:0] zext_ln1039_51_fu_3525_p1;
wire   [1:0] zext_ln840_33_fu_3553_p1;
wire   [1:0] add_ln840_68_fu_3649_p2;
wire   [2:0] zext_ln840_42_fu_3655_p1;
wire   [2:0] zext_ln840_41_fu_3645_p1;
wire   [2:0] add_ln840_69_fu_3659_p2;
wire   [3:0] zext_ln840_43_fu_3665_p1;
wire   [3:0] zext_ln840_40_fu_3635_p1;
wire   [3:0] add_ln840_70_fu_3669_p2;
wire   [3:0] zext_ln840_37_fu_3605_p1;
wire  signed [12:0] grp_fu_6034_p3;
wire   [12:0] tmp_59_fu_3681_p6;
wire   [0:0] icmp_ln1039_60_fu_3694_p2;
wire   [0:0] result_V_8_fu_3699_p2;
wire   [12:0] tmp_60_fu_3709_p6;
wire   [0:0] icmp_ln1039_61_fu_3722_p2;
wire   [0:0] xor_ln1039_60_fu_3727_p2;
wire   [12:0] tmp_61_fu_3737_p6;
wire   [0:0] icmp_ln1039_62_fu_3750_p2;
wire   [0:0] xor_ln1039_61_fu_3755_p2;
wire   [12:0] tmp_62_fu_3765_p6;
wire   [0:0] icmp_ln1039_63_fu_3778_p2;
wire   [0:0] xor_ln1039_62_fu_3783_p2;
wire   [12:0] tmp_63_fu_3793_p6;
wire   [0:0] icmp_ln1039_64_fu_3806_p2;
wire   [0:0] xor_ln1039_63_fu_3811_p2;
wire   [12:0] tmp_64_fu_3821_p6;
wire   [0:0] icmp_ln1039_65_fu_3834_p2;
wire   [0:0] xor_ln1039_64_fu_3839_p2;
wire   [12:0] tmp_65_fu_3849_p6;
wire   [0:0] icmp_ln1039_66_fu_3862_p2;
wire   [0:0] xor_ln1039_65_fu_3867_p2;
wire   [12:0] tmp_66_fu_3877_p6;
wire   [0:0] icmp_ln1039_67_fu_3890_p2;
wire   [0:0] xor_ln1039_66_fu_3895_p2;
wire   [12:0] tmp_67_fu_3905_p6;
wire   [0:0] icmp_ln1039_68_fu_3918_p2;
wire   [0:0] xor_ln1039_67_fu_3923_p2;
wire   [12:0] tmp_68_fu_3933_p6;
wire   [0:0] icmp_ln1039_69_fu_3946_p2;
wire   [0:0] xor_ln1039_68_fu_3951_p2;
wire   [12:0] tmp_69_fu_3961_p6;
wire   [0:0] icmp_ln1039_70_fu_3974_p2;
wire   [0:0] xor_ln1039_69_fu_3979_p2;
wire   [12:0] tmp_70_fu_3989_p6;
wire   [0:0] icmp_ln1039_71_fu_4002_p2;
wire   [0:0] xor_ln1039_70_fu_4007_p2;
wire   [12:0] tmp_71_fu_4017_p6;
wire   [0:0] icmp_ln1039_72_fu_4030_p2;
wire   [0:0] xor_ln1039_71_fu_4035_p2;
wire   [12:0] tmp_72_fu_4045_p6;
wire   [0:0] icmp_ln1039_73_fu_4058_p2;
wire   [0:0] xor_ln1039_72_fu_4063_p2;
wire   [12:0] tmp_73_fu_4073_p6;
wire   [0:0] icmp_ln1039_74_fu_4086_p2;
wire   [0:0] xor_ln1039_73_fu_4091_p2;
wire   [1:0] zext_ln215_4_fu_3705_p1;
wire   [1:0] zext_ln1039_53_fu_3761_p1;
wire   [1:0] add_ln840_72_fu_4101_p2;
wire   [1:0] zext_ln1039_52_fu_3733_p1;
wire   [1:0] add_ln840_73_fu_4107_p2;
wire   [1:0] zext_ln1039_54_fu_3789_p1;
wire   [1:0] zext_ln1039_55_fu_3817_p1;
wire   [1:0] add_ln840_74_fu_4117_p2;
wire   [1:0] zext_ln1039_56_fu_3845_p1;
wire   [1:0] zext_ln1039_57_fu_3873_p1;
wire   [1:0] add_ln840_75_fu_4127_p2;
wire   [2:0] zext_ln840_47_fu_4133_p1;
wire   [2:0] zext_ln840_46_fu_4123_p1;
wire   [2:0] add_ln840_76_fu_4137_p2;
wire   [2:0] zext_ln840_45_fu_4113_p1;
wire   [2:0] add_ln840_77_fu_4143_p2;
wire   [1:0] zext_ln1039_58_fu_3901_p1;
wire   [1:0] zext_ln1039_59_fu_3929_p1;
wire   [1:0] add_ln840_78_fu_4153_p2;
wire   [1:0] zext_ln1039_60_fu_3957_p1;
wire   [1:0] zext_ln1039_61_fu_3985_p1;
wire   [1:0] add_ln840_79_fu_4163_p2;
wire   [2:0] zext_ln840_50_fu_4169_p1;
wire   [2:0] zext_ln840_49_fu_4159_p1;
wire   [2:0] add_ln840_80_fu_4173_p2;
wire   [1:0] zext_ln1039_62_fu_4013_p1;
wire   [1:0] zext_ln1039_63_fu_4041_p1;
wire   [1:0] add_ln840_81_fu_4183_p2;
wire   [1:0] zext_ln1039_64_fu_4069_p1;
wire   [1:0] zext_ln840_44_fu_4097_p1;
wire   [1:0] add_ln840_82_fu_4193_p2;
wire   [2:0] zext_ln840_53_fu_4199_p1;
wire   [2:0] zext_ln840_52_fu_4189_p1;
wire   [2:0] add_ln840_83_fu_4203_p2;
wire   [3:0] zext_ln840_54_fu_4209_p1;
wire   [3:0] zext_ln840_51_fu_4179_p1;
wire   [3:0] add_ln840_84_fu_4213_p2;
wire   [3:0] zext_ln840_48_fu_4149_p1;
wire  signed [12:0] grp_fu_6057_p3;
wire   [12:0] tmp_74_fu_4225_p6;
wire   [0:0] icmp_ln1039_75_fu_4238_p2;
wire   [0:0] result_V_10_fu_4243_p2;
wire   [12:0] tmp_75_fu_4253_p6;
wire   [0:0] icmp_ln1039_76_fu_4266_p2;
wire   [0:0] xor_ln1039_75_fu_4271_p2;
wire   [12:0] tmp_76_fu_4281_p6;
wire   [0:0] icmp_ln1039_77_fu_4294_p2;
wire   [0:0] xor_ln1039_76_fu_4299_p2;
wire   [12:0] tmp_77_fu_4309_p6;
wire   [0:0] icmp_ln1039_78_fu_4322_p2;
wire   [0:0] xor_ln1039_77_fu_4327_p2;
wire   [12:0] tmp_78_fu_4337_p6;
wire   [0:0] icmp_ln1039_79_fu_4350_p2;
wire   [0:0] xor_ln1039_78_fu_4355_p2;
wire   [12:0] tmp_79_fu_4365_p6;
wire   [0:0] icmp_ln1039_80_fu_4378_p2;
wire   [0:0] xor_ln1039_79_fu_4383_p2;
wire   [12:0] tmp_80_fu_4393_p6;
wire   [0:0] icmp_ln1039_81_fu_4406_p2;
wire   [0:0] xor_ln1039_80_fu_4411_p2;
wire   [12:0] tmp_81_fu_4421_p6;
wire   [0:0] icmp_ln1039_82_fu_4434_p2;
wire   [0:0] xor_ln1039_81_fu_4439_p2;
wire   [12:0] tmp_82_fu_4449_p6;
wire   [0:0] icmp_ln1039_83_fu_4462_p2;
wire   [0:0] xor_ln1039_82_fu_4467_p2;
wire   [12:0] tmp_83_fu_4477_p6;
wire   [0:0] icmp_ln1039_84_fu_4490_p2;
wire   [0:0] xor_ln1039_83_fu_4495_p2;
wire   [12:0] tmp_84_fu_4505_p6;
wire   [0:0] icmp_ln1039_85_fu_4518_p2;
wire   [0:0] xor_ln1039_84_fu_4523_p2;
wire   [12:0] tmp_85_fu_4533_p6;
wire   [0:0] icmp_ln1039_86_fu_4546_p2;
wire   [0:0] xor_ln1039_85_fu_4551_p2;
wire   [12:0] tmp_86_fu_4561_p6;
wire   [0:0] icmp_ln1039_87_fu_4574_p2;
wire   [0:0] xor_ln1039_86_fu_4579_p2;
wire   [12:0] tmp_87_fu_4589_p6;
wire   [0:0] icmp_ln1039_88_fu_4602_p2;
wire   [0:0] xor_ln1039_87_fu_4607_p2;
wire   [12:0] tmp_88_fu_4617_p6;
wire   [0:0] icmp_ln1039_89_fu_4630_p2;
wire   [0:0] xor_ln1039_88_fu_4635_p2;
wire   [1:0] zext_ln215_5_fu_4249_p1;
wire   [1:0] zext_ln1039_66_fu_4305_p1;
wire   [1:0] add_ln840_86_fu_4645_p2;
wire   [1:0] zext_ln1039_65_fu_4277_p1;
wire   [1:0] add_ln840_87_fu_4651_p2;
wire   [1:0] zext_ln1039_67_fu_4333_p1;
wire   [1:0] zext_ln1039_68_fu_4361_p1;
wire   [1:0] add_ln840_88_fu_4661_p2;
wire   [1:0] zext_ln1039_69_fu_4389_p1;
wire   [1:0] zext_ln1039_70_fu_4417_p1;
wire   [1:0] add_ln840_89_fu_4671_p2;
wire   [2:0] zext_ln840_58_fu_4677_p1;
wire   [2:0] zext_ln840_57_fu_4667_p1;
wire   [2:0] add_ln840_90_fu_4681_p2;
wire   [2:0] zext_ln840_56_fu_4657_p1;
wire   [2:0] add_ln840_91_fu_4687_p2;
wire   [1:0] zext_ln1039_71_fu_4445_p1;
wire   [1:0] zext_ln1039_72_fu_4473_p1;
wire   [1:0] add_ln840_92_fu_4697_p2;
wire   [1:0] zext_ln1039_73_fu_4501_p1;
wire   [1:0] zext_ln1039_74_fu_4529_p1;
wire   [1:0] add_ln840_93_fu_4707_p2;
wire   [2:0] zext_ln840_61_fu_4713_p1;
wire   [2:0] zext_ln840_60_fu_4703_p1;
wire   [2:0] add_ln840_94_fu_4717_p2;
wire   [1:0] zext_ln1039_75_fu_4557_p1;
wire   [1:0] zext_ln1039_76_fu_4585_p1;
wire   [1:0] add_ln840_95_fu_4727_p2;
wire   [1:0] zext_ln1039_77_fu_4613_p1;
wire   [1:0] zext_ln840_55_fu_4641_p1;
wire   [1:0] add_ln840_96_fu_4737_p2;
wire   [2:0] zext_ln840_64_fu_4743_p1;
wire   [2:0] zext_ln840_63_fu_4733_p1;
wire   [2:0] add_ln840_97_fu_4747_p2;
wire   [3:0] zext_ln840_65_fu_4753_p1;
wire   [3:0] zext_ln840_62_fu_4723_p1;
wire   [3:0] add_ln840_98_fu_4757_p2;
wire   [3:0] zext_ln840_59_fu_4693_p1;
wire  signed [12:0] grp_fu_6080_p3;
wire   [12:0] tmp_89_fu_4769_p6;
wire   [0:0] icmp_ln1039_90_fu_4782_p2;
wire   [0:0] result_V_12_fu_4787_p2;
wire   [12:0] tmp_90_fu_4797_p6;
wire   [0:0] icmp_ln1039_91_fu_4810_p2;
wire   [0:0] xor_ln1039_90_fu_4815_p2;
wire   [12:0] tmp_91_fu_4825_p6;
wire   [0:0] icmp_ln1039_92_fu_4838_p2;
wire   [0:0] xor_ln1039_91_fu_4843_p2;
wire   [12:0] tmp_92_fu_4853_p6;
wire   [0:0] icmp_ln1039_93_fu_4866_p2;
wire   [0:0] xor_ln1039_92_fu_4871_p2;
wire   [12:0] tmp_93_fu_4881_p6;
wire   [0:0] icmp_ln1039_94_fu_4894_p2;
wire   [0:0] xor_ln1039_93_fu_4899_p2;
wire   [12:0] tmp_94_fu_4909_p6;
wire   [0:0] icmp_ln1039_95_fu_4922_p2;
wire   [0:0] xor_ln1039_94_fu_4927_p2;
wire   [12:0] tmp_95_fu_4937_p6;
wire   [0:0] icmp_ln1039_96_fu_4950_p2;
wire   [0:0] xor_ln1039_95_fu_4955_p2;
wire   [12:0] tmp_96_fu_4965_p6;
wire   [0:0] icmp_ln1039_97_fu_4978_p2;
wire   [0:0] xor_ln1039_96_fu_4983_p2;
wire   [12:0] tmp_97_fu_4993_p6;
wire   [0:0] icmp_ln1039_98_fu_5006_p2;
wire   [0:0] xor_ln1039_97_fu_5011_p2;
wire   [12:0] tmp_98_fu_5021_p6;
wire   [0:0] icmp_ln1039_99_fu_5034_p2;
wire   [0:0] xor_ln1039_98_fu_5039_p2;
wire   [12:0] tmp_99_fu_5049_p6;
wire   [0:0] icmp_ln1039_100_fu_5062_p2;
wire   [0:0] xor_ln1039_99_fu_5067_p2;
wire   [12:0] tmp_100_fu_5077_p6;
wire   [0:0] icmp_ln1039_101_fu_5090_p2;
wire   [0:0] xor_ln1039_100_fu_5095_p2;
wire   [12:0] tmp_101_fu_5105_p6;
wire   [0:0] icmp_ln1039_102_fu_5118_p2;
wire   [0:0] xor_ln1039_101_fu_5123_p2;
wire   [12:0] tmp_102_fu_5133_p6;
wire   [0:0] icmp_ln1039_103_fu_5146_p2;
wire   [0:0] xor_ln1039_102_fu_5151_p2;
wire   [12:0] tmp_103_fu_5161_p6;
wire   [0:0] icmp_ln1039_104_fu_5174_p2;
wire   [0:0] xor_ln1039_103_fu_5179_p2;
wire   [1:0] zext_ln215_6_fu_4793_p1;
wire   [1:0] zext_ln1039_79_fu_4849_p1;
wire   [1:0] add_ln840_100_fu_5189_p2;
wire   [1:0] zext_ln1039_78_fu_4821_p1;
wire   [1:0] add_ln840_101_fu_5195_p2;
wire   [1:0] zext_ln1039_80_fu_4877_p1;
wire   [1:0] zext_ln1039_81_fu_4905_p1;
wire   [1:0] add_ln840_102_fu_5205_p2;
wire   [1:0] zext_ln1039_82_fu_4933_p1;
wire   [1:0] zext_ln1039_83_fu_4961_p1;
wire   [1:0] add_ln840_103_fu_5215_p2;
wire   [2:0] zext_ln840_69_fu_5221_p1;
wire   [2:0] zext_ln840_68_fu_5211_p1;
wire   [2:0] add_ln840_104_fu_5225_p2;
wire   [2:0] zext_ln840_67_fu_5201_p1;
wire   [2:0] add_ln840_105_fu_5231_p2;
wire   [1:0] zext_ln1039_84_fu_4989_p1;
wire   [1:0] zext_ln1039_85_fu_5017_p1;
wire   [1:0] add_ln840_106_fu_5241_p2;
wire   [1:0] zext_ln1039_86_fu_5045_p1;
wire   [1:0] zext_ln1039_87_fu_5073_p1;
wire   [1:0] add_ln840_107_fu_5251_p2;
wire   [2:0] zext_ln840_72_fu_5257_p1;
wire   [2:0] zext_ln840_71_fu_5247_p1;
wire   [2:0] add_ln840_108_fu_5261_p2;
wire   [1:0] zext_ln1039_88_fu_5101_p1;
wire   [1:0] zext_ln1039_89_fu_5129_p1;
wire   [1:0] add_ln840_109_fu_5271_p2;
wire   [1:0] zext_ln1039_90_fu_5157_p1;
wire   [1:0] zext_ln840_66_fu_5185_p1;
wire   [1:0] add_ln840_110_fu_5281_p2;
wire   [2:0] zext_ln840_75_fu_5287_p1;
wire   [2:0] zext_ln840_74_fu_5277_p1;
wire   [2:0] add_ln840_111_fu_5291_p2;
wire   [3:0] zext_ln840_76_fu_5297_p1;
wire   [3:0] zext_ln840_73_fu_5267_p1;
wire   [3:0] add_ln840_112_fu_5301_p2;
wire   [3:0] zext_ln840_70_fu_5237_p1;
wire  signed [12:0] grp_fu_6103_p3;
wire   [12:0] tmp_104_fu_5313_p6;
wire   [0:0] icmp_ln1039_105_fu_5326_p2;
wire   [0:0] result_V_14_fu_5331_p2;
wire   [12:0] tmp_105_fu_5341_p6;
wire   [0:0] icmp_ln1039_106_fu_5354_p2;
wire   [0:0] xor_ln1039_105_fu_5359_p2;
wire   [12:0] tmp_106_fu_5369_p6;
wire   [0:0] icmp_ln1039_107_fu_5382_p2;
wire   [0:0] xor_ln1039_106_fu_5387_p2;
wire   [12:0] tmp_107_fu_5397_p6;
wire   [0:0] icmp_ln1039_108_fu_5410_p2;
wire   [0:0] xor_ln1039_107_fu_5415_p2;
wire   [12:0] tmp_108_fu_5425_p6;
wire   [0:0] icmp_ln1039_109_fu_5438_p2;
wire   [0:0] xor_ln1039_108_fu_5443_p2;
wire   [12:0] tmp_109_fu_5453_p6;
wire   [0:0] icmp_ln1039_110_fu_5466_p2;
wire   [0:0] xor_ln1039_109_fu_5471_p2;
wire   [12:0] tmp_110_fu_5481_p6;
wire   [0:0] icmp_ln1039_111_fu_5494_p2;
wire   [0:0] xor_ln1039_110_fu_5499_p2;
wire   [12:0] tmp_111_fu_5509_p6;
wire   [0:0] icmp_ln1039_112_fu_5522_p2;
wire   [0:0] xor_ln1039_111_fu_5527_p2;
wire   [12:0] tmp_112_fu_5537_p6;
wire   [0:0] icmp_ln1039_113_fu_5550_p2;
wire   [0:0] xor_ln1039_112_fu_5555_p2;
wire   [12:0] tmp_113_fu_5565_p6;
wire   [0:0] icmp_ln1039_114_fu_5578_p2;
wire   [0:0] xor_ln1039_113_fu_5583_p2;
wire   [12:0] tmp_114_fu_5593_p6;
wire   [0:0] icmp_ln1039_115_fu_5606_p2;
wire   [0:0] xor_ln1039_114_fu_5611_p2;
wire   [12:0] tmp_115_fu_5621_p6;
wire   [0:0] icmp_ln1039_116_fu_5634_p2;
wire   [0:0] xor_ln1039_115_fu_5639_p2;
wire   [12:0] tmp_116_fu_5649_p6;
wire   [0:0] icmp_ln1039_117_fu_5662_p2;
wire   [0:0] xor_ln1039_116_fu_5667_p2;
wire   [12:0] tmp_117_fu_5677_p6;
wire   [0:0] icmp_ln1039_118_fu_5690_p2;
wire   [0:0] xor_ln1039_117_fu_5695_p2;
wire   [12:0] tmp_118_fu_5705_p6;
wire   [0:0] icmp_ln1039_119_fu_5718_p2;
wire   [0:0] xor_ln1039_118_fu_5723_p2;
wire   [1:0] zext_ln215_7_fu_5337_p1;
wire   [1:0] zext_ln1039_92_fu_5393_p1;
wire   [1:0] add_ln840_114_fu_5733_p2;
wire   [1:0] zext_ln1039_91_fu_5365_p1;
wire   [1:0] add_ln840_115_fu_5739_p2;
wire   [1:0] zext_ln1039_93_fu_5421_p1;
wire   [1:0] zext_ln1039_94_fu_5449_p1;
wire   [1:0] add_ln840_116_fu_5749_p2;
wire   [1:0] zext_ln1039_95_fu_5477_p1;
wire   [1:0] zext_ln1039_96_fu_5505_p1;
wire   [1:0] add_ln840_117_fu_5759_p2;
wire   [2:0] zext_ln840_80_fu_5765_p1;
wire   [2:0] zext_ln840_79_fu_5755_p1;
wire   [2:0] add_ln840_118_fu_5769_p2;
wire   [2:0] zext_ln840_78_fu_5745_p1;
wire   [2:0] add_ln840_119_fu_5775_p2;
wire   [1:0] zext_ln1039_97_fu_5533_p1;
wire   [1:0] zext_ln1039_98_fu_5561_p1;
wire   [1:0] add_ln840_120_fu_5785_p2;
wire   [1:0] zext_ln1039_99_fu_5589_p1;
wire   [1:0] zext_ln1039_100_fu_5617_p1;
wire   [1:0] add_ln840_121_fu_5795_p2;
wire   [2:0] zext_ln840_83_fu_5801_p1;
wire   [2:0] zext_ln840_82_fu_5791_p1;
wire   [2:0] add_ln840_122_fu_5805_p2;
wire   [1:0] zext_ln1039_101_fu_5645_p1;
wire   [1:0] zext_ln1039_102_fu_5673_p1;
wire   [1:0] add_ln840_123_fu_5815_p2;
wire   [1:0] zext_ln1039_103_fu_5701_p1;
wire   [1:0] zext_ln840_77_fu_5729_p1;
wire   [1:0] add_ln840_124_fu_5825_p2;
wire   [2:0] zext_ln840_86_fu_5831_p1;
wire   [2:0] zext_ln840_85_fu_5821_p1;
wire   [2:0] add_ln840_125_fu_5835_p2;
wire   [3:0] zext_ln840_87_fu_5841_p1;
wire   [3:0] zext_ln840_84_fu_5811_p1;
wire   [3:0] add_ln840_126_fu_5845_p2;
wire   [3:0] zext_ln840_81_fu_5781_p1;
wire   [3:0] result_V_15_fu_5851_p2;
wire   [3:0] result_V_13_fu_5307_p2;
wire   [3:0] result_V_11_fu_4763_p2;
wire   [3:0] result_V_9_fu_4219_p2;
wire   [3:0] result_V_7_fu_3675_p2;
wire   [3:0] result_V_5_fu_3131_p2;
wire   [3:0] result_V_3_fu_2587_p2;
wire   [3:0] result_V_1_fu_2043_p2;
wire  signed [7:0] grp_fu_5878_p0;
wire  signed [7:0] grp_fu_5886_p0;
wire  signed [7:0] grp_fu_5894_p0;
wire  signed [7:0] grp_fu_5902_p0;
wire  signed [7:0] grp_fu_5910_p0;
wire  signed [7:0] grp_fu_5918_p0;
wire  signed [7:0] grp_fu_5926_p0;
wire  signed [7:0] grp_fu_5934_p0;
wire  signed [7:0] grp_fu_5942_p0;
wire  signed [7:0] grp_fu_5965_p0;
wire  signed [7:0] grp_fu_5988_p0;
wire  signed [7:0] grp_fu_6011_p0;
wire  signed [7:0] grp_fu_6034_p0;
wire  signed [7:0] grp_fu_6057_p0;
wire  signed [7:0] grp_fu_6080_p0;
wire  signed [7:0] grp_fu_6103_p0;
reg    grp_fu_5878_ce;
reg    grp_fu_5886_ce;
reg    grp_fu_5894_ce;
reg    grp_fu_5902_ce;
reg    grp_fu_5910_ce;
reg    grp_fu_5918_ce;
reg    grp_fu_5926_ce;
reg    grp_fu_5934_ce;
reg    grp_fu_5942_ce;
reg    grp_fu_5965_ce;
reg    grp_fu_5988_ce;
reg    grp_fu_6011_ce;
reg    grp_fu_6034_ce;
reg    grp_fu_6057_ce;
reg    grp_fu_6080_ce;
reg    grp_fu_6103_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg   [1:0] ap_NS_iter4_fsm;
reg   [1:0] ap_NS_iter5_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
reg    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
reg    ap_ST_iter4_fsm_state5_blk;
reg    ap_ST_iter5_fsm_state6_blk;
wire    ap_start_int;
reg    ap_condition_4149;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_CS_iter4_fsm = 2'd1;
#0 ap_CS_iter5_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U1(
    .din0(ret_V_fu_1404_p0),
    .din1(local_temp_V_24_reg_6153_pp0_iter2_reg),
    .dout(ret_V_fu_1404_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U2(
    .din0(ret_V_3_fu_1417_p0),
    .din1(local_temp_V_reg_6168_pp0_iter2_reg),
    .dout(ret_V_3_fu_1417_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U3(
    .din0(ret_V_6_fu_1430_p0),
    .din1(local_temp_V_5_reg_6183_pp0_iter2_reg),
    .dout(ret_V_6_fu_1430_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U4(
    .din0(ret_V_9_fu_1443_p0),
    .din1(local_temp_V_8_reg_6198_pp0_iter2_reg),
    .dout(ret_V_9_fu_1443_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U5(
    .din0(ret_V_12_fu_1456_p0),
    .din1(local_temp_V_12_reg_6213_pp0_iter2_reg),
    .dout(ret_V_12_fu_1456_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U6(
    .din0(ret_V_15_fu_1469_p0),
    .din1(local_temp_V_15_reg_6228_pp0_iter2_reg),
    .dout(ret_V_15_fu_1469_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U7(
    .din0(ret_V_18_fu_1482_p0),
    .din1(local_temp_V_18_reg_6243_pp0_iter2_reg),
    .dout(ret_V_18_fu_1482_p2)
);

MVAU_hls_0_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U8(
    .din0(ret_V_21_fu_1495_p0),
    .din1(local_temp_V_21_reg_6258_pp0_iter2_reg),
    .dout(ret_V_21_fu_1495_p2)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U9(
    .din0(13'd86),
    .din1(13'd7678),
    .din2(13'd7917),
    .din3(13'd373),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_fu_1505_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U10(
    .din0(13'd99),
    .din1(13'd7732),
    .din2(13'd7944),
    .din3(13'd403),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_1_fu_1533_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U11(
    .din0(13'd112),
    .din1(13'd7785),
    .din2(13'd7970),
    .din3(13'd434),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_2_fu_1561_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U12(
    .din0(13'd125),
    .din1(13'd7839),
    .din2(13'd7997),
    .din3(13'd465),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_3_fu_1589_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U13(
    .din0(13'd137),
    .din1(13'd7892),
    .din2(13'd8023),
    .din3(13'd496),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_4_fu_1617_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U14(
    .din0(13'd150),
    .din1(13'd7946),
    .din2(13'd8050),
    .din3(13'd527),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_5_fu_1645_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U15(
    .din0(13'd163),
    .din1(13'd7999),
    .din2(13'd8077),
    .din3(13'd557),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_6_fu_1673_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U16(
    .din0(13'd176),
    .din1(13'd8053),
    .din2(13'd8103),
    .din3(13'd588),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_7_fu_1701_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U17(
    .din0(13'd188),
    .din1(13'd8106),
    .din2(13'd8130),
    .din3(13'd619),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_8_fu_1729_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U18(
    .din0(13'd201),
    .din1(13'd8160),
    .din2(13'd8156),
    .din3(13'd650),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_9_fu_1757_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U19(
    .din0(13'd214),
    .din1(13'd21),
    .din2(13'd8183),
    .din3(13'd681),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_s_fu_1785_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U20(
    .din0(13'd227),
    .din1(13'd75),
    .din2(13'd17),
    .din3(13'd711),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_10_fu_1813_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U21(
    .din0(13'd240),
    .din1(13'd128),
    .din2(13'd44),
    .din3(13'd742),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_11_fu_1841_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U22(
    .din0(13'd252),
    .din1(13'd182),
    .din2(13'd70),
    .din3(13'd773),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_12_fu_1869_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U23(
    .din0(13'd265),
    .din1(13'd235),
    .din2(13'd97),
    .din3(13'd804),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_13_fu_1897_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U24(
    .din0(13'd372),
    .din1(13'd7948),
    .din2(13'd287),
    .din3(13'd302),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_14_fu_2049_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U25(
    .din0(13'd398),
    .din1(13'd7973),
    .din2(13'd317),
    .din3(13'd329),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_15_fu_2077_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U26(
    .din0(13'd424),
    .din1(13'd7998),
    .din2(13'd347),
    .din3(13'd357),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_16_fu_2105_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U27(
    .din0(13'd450),
    .din1(13'd8023),
    .din2(13'd377),
    .din3(13'd384),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_17_fu_2133_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U28(
    .din0(13'd477),
    .din1(13'd8048),
    .din2(13'd407),
    .din3(13'd411),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_18_fu_2161_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U29(
    .din0(13'd503),
    .din1(13'd8073),
    .din2(13'd437),
    .din3(13'd438),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_19_fu_2189_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U30(
    .din0(13'd529),
    .din1(13'd8098),
    .din2(13'd467),
    .din3(13'd466),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_20_fu_2217_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U31(
    .din0(13'd555),
    .din1(13'd8123),
    .din2(13'd497),
    .din3(13'd493),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_21_fu_2245_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U32(
    .din0(13'd581),
    .din1(13'd8148),
    .din2(13'd527),
    .din3(13'd520),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_22_fu_2273_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U33(
    .din0(13'd607),
    .din1(13'd8174),
    .din2(13'd557),
    .din3(13'd548),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_23_fu_2301_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U34(
    .din0(13'd633),
    .din1(13'd7),
    .din2(13'd587),
    .din3(13'd575),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_24_fu_2329_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U35(
    .din0(13'd660),
    .din1(13'd32),
    .din2(13'd617),
    .din3(13'd602),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_25_fu_2357_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U36(
    .din0(13'd686),
    .din1(13'd57),
    .din2(13'd647),
    .din3(13'd629),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_26_fu_2385_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U37(
    .din0(13'd712),
    .din1(13'd82),
    .din2(13'd677),
    .din3(13'd657),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_27_fu_2413_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U38(
    .din0(13'd738),
    .din1(13'd107),
    .din2(13'd707),
    .din3(13'd684),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_28_fu_2441_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U39(
    .din0(13'd79),
    .din1(13'd981),
    .din2(13'd572),
    .din3(13'd7966),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_29_fu_2593_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U40(
    .din0(13'd90),
    .din1(13'd1064),
    .din2(13'd633),
    .din3(13'd7991),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_30_fu_2621_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U41(
    .din0(13'd101),
    .din1(13'd1146),
    .din2(13'd694),
    .din3(13'd8016),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_31_fu_2649_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U42(
    .din0(13'd112),
    .din1(13'd1228),
    .din2(13'd755),
    .din3(13'd8040),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_32_fu_2677_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U43(
    .din0(13'd123),
    .din1(13'd1311),
    .din2(13'd817),
    .din3(13'd8065),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_33_fu_2705_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U44(
    .din0(13'd134),
    .din1(13'd1393),
    .din2(13'd878),
    .din3(13'd8090),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_34_fu_2733_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U45(
    .din0(13'd144),
    .din1(13'd1475),
    .din2(13'd939),
    .din3(13'd8115),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_35_fu_2761_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U46(
    .din0(13'd155),
    .din1(13'd1558),
    .din2(13'd1000),
    .din3(13'd8140),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_36_fu_2789_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U47(
    .din0(13'd166),
    .din1(13'd1640),
    .din2(13'd1061),
    .din3(13'd8165),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_37_fu_2817_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U48(
    .din0(13'd177),
    .din1(13'd1723),
    .din2(13'd1122),
    .din3(13'd8189),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_38_fu_2845_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U49(
    .din0(13'd188),
    .din1(13'd1805),
    .din2(13'd1183),
    .din3(13'd22),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_39_fu_2873_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U50(
    .din0(13'd199),
    .din1(13'd1887),
    .din2(13'd1244),
    .din3(13'd47),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_40_fu_2901_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U51(
    .din0(13'd210),
    .din1(13'd1970),
    .din2(13'd1305),
    .din3(13'd72),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_41_fu_2929_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U52(
    .din0(13'd221),
    .din1(13'd2052),
    .din2(13'd1366),
    .din3(13'd97),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_42_fu_2957_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U53(
    .din0(13'd232),
    .din1(13'd2134),
    .din2(13'd1427),
    .din3(13'd122),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_43_fu_2985_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U54(
    .din0(13'd85),
    .din1(13'd103),
    .din2(13'd619),
    .din3(13'd1138),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_44_fu_3137_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U55(
    .din0(13'd98),
    .din1(13'd117),
    .din2(13'd684),
    .din3(13'd1272),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_45_fu_3165_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U56(
    .din0(13'd112),
    .din1(13'd132),
    .din2(13'd748),
    .din3(13'd1405),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_46_fu_3193_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U57(
    .din0(13'd125),
    .din1(13'd146),
    .din2(13'd812),
    .din3(13'd1539),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_47_fu_3221_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U58(
    .din0(13'd138),
    .din1(13'd161),
    .din2(13'd876),
    .din3(13'd1672),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_48_fu_3249_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U59(
    .din0(13'd151),
    .din1(13'd175),
    .din2(13'd941),
    .din3(13'd1806),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_49_fu_3277_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U60(
    .din0(13'd164),
    .din1(13'd190),
    .din2(13'd1005),
    .din3(13'd1939),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_50_fu_3305_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U61(
    .din0(13'd177),
    .din1(13'd204),
    .din2(13'd1069),
    .din3(13'd2073),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_51_fu_3333_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U62(
    .din0(13'd190),
    .din1(13'd219),
    .din2(13'd1133),
    .din3(13'd2206),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_52_fu_3361_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U63(
    .din0(13'd203),
    .din1(13'd233),
    .din2(13'd1197),
    .din3(13'd2293),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_53_fu_3389_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U64(
    .din0(13'd216),
    .din1(13'd247),
    .din2(13'd1262),
    .din3(13'd2293),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_54_fu_3417_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U65(
    .din0(13'd229),
    .din1(13'd262),
    .din2(13'd1326),
    .din3(13'd2293),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_55_fu_3445_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U66(
    .din0(13'd243),
    .din1(13'd276),
    .din2(13'd1390),
    .din3(13'd2293),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_56_fu_3473_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U67(
    .din0(13'd256),
    .din1(13'd291),
    .din2(13'd1454),
    .din3(13'd2293),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_57_fu_3501_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U68(
    .din0(13'd269),
    .din1(13'd305),
    .din2(13'd1518),
    .din3(13'd2293),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_58_fu_3529_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U69(
    .din0(13'd70),
    .din1(13'd8131),
    .din2(13'd286),
    .din3(13'd7831),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_59_fu_3681_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U70(
    .din0(13'd81),
    .din1(13'd8148),
    .din2(13'd315),
    .din3(13'd7866),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_60_fu_3709_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U71(
    .din0(13'd92),
    .din1(13'd8165),
    .din2(13'd344),
    .din3(13'd7901),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_61_fu_3737_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U72(
    .din0(13'd103),
    .din1(13'd8182),
    .din2(13'd373),
    .din3(13'd7936),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_62_fu_3765_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U73(
    .din0(13'd114),
    .din1(13'd7),
    .din2(13'd402),
    .din3(13'd7971),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_63_fu_3793_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U74(
    .din0(13'd125),
    .din1(13'd24),
    .din2(13'd431),
    .din3(13'd8006),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_64_fu_3821_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U75(
    .din0(13'd136),
    .din1(13'd41),
    .din2(13'd460),
    .din3(13'd8041),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_65_fu_3849_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U76(
    .din0(13'd147),
    .din1(13'd58),
    .din2(13'd489),
    .din3(13'd8076),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_66_fu_3877_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U77(
    .din0(13'd158),
    .din1(13'd75),
    .din2(13'd518),
    .din3(13'd8111),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_67_fu_3905_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U78(
    .din0(13'd169),
    .din1(13'd92),
    .din2(13'd547),
    .din3(13'd8146),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_68_fu_3933_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U79(
    .din0(13'd180),
    .din1(13'd109),
    .din2(13'd576),
    .din3(13'd8181),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_69_fu_3961_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U80(
    .din0(13'd191),
    .din1(13'd126),
    .din2(13'd605),
    .din3(13'd24),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_70_fu_3989_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U81(
    .din0(13'd202),
    .din1(13'd143),
    .din2(13'd634),
    .din3(13'd59),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_71_fu_4017_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U82(
    .din0(13'd213),
    .din1(13'd160),
    .din2(13'd662),
    .din3(13'd94),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_72_fu_4045_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U83(
    .din0(13'd224),
    .din1(13'd177),
    .din2(13'd691),
    .din3(13'd129),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_73_fu_4073_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U84(
    .din0(13'd615),
    .din1(13'd7909),
    .din2(13'd593),
    .din3(13'd7867),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_74_fu_4225_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U85(
    .din0(13'd659),
    .din1(13'd7950),
    .din2(13'd642),
    .din3(13'd7903),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_75_fu_4253_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U86(
    .din0(13'd704),
    .din1(13'd7992),
    .din2(13'd690),
    .din3(13'd7939),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_76_fu_4281_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U87(
    .din0(13'd748),
    .din1(13'd8034),
    .din2(13'd738),
    .din3(13'd7975),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_77_fu_4309_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U88(
    .din0(13'd793),
    .din1(13'd8076),
    .din2(13'd786),
    .din3(13'd8011),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_78_fu_4337_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U89(
    .din0(13'd837),
    .din1(13'd8118),
    .din2(13'd834),
    .din3(13'd8046),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_79_fu_4365_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U90(
    .din0(13'd882),
    .din1(13'd8160),
    .din2(13'd882),
    .din3(13'd8082),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_80_fu_4393_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U91(
    .din0(13'd926),
    .din1(13'd9),
    .din2(13'd930),
    .din3(13'd8118),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_81_fu_4421_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U92(
    .din0(13'd971),
    .din1(13'd51),
    .din2(13'd978),
    .din3(13'd8154),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_82_fu_4449_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U93(
    .din0(13'd1015),
    .din1(13'd93),
    .din2(13'd1026),
    .din3(13'd8190),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_83_fu_4477_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U94(
    .din0(13'd1060),
    .din1(13'd135),
    .din2(13'd1074),
    .din3(13'd34),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_84_fu_4505_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U95(
    .din0(13'd1104),
    .din1(13'd177),
    .din2(13'd1123),
    .din3(13'd69),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_85_fu_4533_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U96(
    .din0(13'd1149),
    .din1(13'd218),
    .din2(13'd1171),
    .din3(13'd105),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_86_fu_4561_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U97(
    .din0(13'd1193),
    .din1(13'd260),
    .din2(13'd1219),
    .din3(13'd141),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_87_fu_4589_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U98(
    .din0(13'd1238),
    .din1(13'd302),
    .din2(13'd1267),
    .din3(13'd177),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_88_fu_4617_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U99(
    .din0(13'd260),
    .din1(13'd7965),
    .din2(13'd7810),
    .din3(13'd625),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_89_fu_4769_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U100(
    .din0(13'd278),
    .din1(13'd7991),
    .din2(13'd7849),
    .din3(13'd679),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_90_fu_4797_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U101(
    .din0(13'd296),
    .din1(13'd8016),
    .din2(13'd7887),
    .din3(13'd734),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_91_fu_4825_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U102(
    .din0(13'd313),
    .din1(13'd8042),
    .din2(13'd7926),
    .din3(13'd788),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_92_fu_4853_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U103(
    .din0(13'd331),
    .din1(13'd8067),
    .din2(13'd7964),
    .din3(13'd843),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_93_fu_4881_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U104(
    .din0(13'd349),
    .din1(13'd8093),
    .din2(13'd8003),
    .din3(13'd898),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_94_fu_4909_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U105(
    .din0(13'd366),
    .din1(13'd8118),
    .din2(13'd8041),
    .din3(13'd952),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_95_fu_4937_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U106(
    .din0(13'd384),
    .din1(13'd8144),
    .din2(13'd8080),
    .din3(13'd1007),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_96_fu_4965_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U107(
    .din0(13'd402),
    .din1(13'd8169),
    .din2(13'd8119),
    .din3(13'd1061),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_97_fu_4993_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U108(
    .din0(13'd420),
    .din1(13'd3),
    .din2(13'd8157),
    .din3(13'd1116),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_98_fu_5021_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U109(
    .din0(13'd437),
    .din1(13'd28),
    .din2(13'd4),
    .din3(13'd1170),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_99_fu_5049_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U110(
    .din0(13'd455),
    .din1(13'd54),
    .din2(13'd42),
    .din3(13'd1225),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_100_fu_5077_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U111(
    .din0(13'd473),
    .din1(13'd80),
    .din2(13'd81),
    .din3(13'd1280),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_101_fu_5105_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U112(
    .din0(13'd491),
    .din1(13'd105),
    .din2(13'd119),
    .din3(13'd1334),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_102_fu_5133_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U113(
    .din0(13'd508),
    .din1(13'd131),
    .din2(13'd158),
    .din3(13'd1389),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_103_fu_5161_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U114(
    .din0(13'd382),
    .din1(13'd7351),
    .din2(13'd397),
    .din3(13'd7911),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_104_fu_5313_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U115(
    .din0(13'd411),
    .din1(13'd7447),
    .din2(13'd441),
    .din3(13'd7954),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_105_fu_5341_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U116(
    .din0(13'd439),
    .din1(13'd7543),
    .din2(13'd484),
    .din3(13'd7996),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_106_fu_5369_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U117(
    .din0(13'd468),
    .din1(13'd7639),
    .din2(13'd528),
    .din3(13'd8039),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_107_fu_5397_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U118(
    .din0(13'd497),
    .din1(13'd7735),
    .din2(13'd571),
    .din3(13'd8082),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_108_fu_5425_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U119(
    .din0(13'd525),
    .din1(13'd7831),
    .din2(13'd615),
    .din3(13'd8125),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_109_fu_5453_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U120(
    .din0(13'd554),
    .din1(13'd7927),
    .din2(13'd658),
    .din3(13'd8168),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_110_fu_5481_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U121(
    .din0(13'd582),
    .din1(13'd8023),
    .din2(13'd702),
    .din3(13'd19),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_111_fu_5509_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U122(
    .din0(13'd611),
    .din1(13'd8118),
    .din2(13'd745),
    .din3(13'd62),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_112_fu_5537_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U123(
    .din0(13'd639),
    .din1(13'd22),
    .din2(13'd789),
    .din3(13'd105),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_113_fu_5565_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U124(
    .din0(13'd668),
    .din1(13'd118),
    .din2(13'd832),
    .din3(13'd148),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_114_fu_5593_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U125(
    .din0(13'd697),
    .din1(13'd214),
    .din2(13'd876),
    .din3(13'd190),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_115_fu_5621_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U126(
    .din0(13'd725),
    .din1(13'd310),
    .din2(13'd919),
    .din3(13'd233),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_116_fu_5649_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U127(
    .din0(13'd754),
    .din1(13'd406),
    .din2(13'd963),
    .din3(13'd276),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_117_fu_5677_p6)
);

MVAU_hls_0_mux_42_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .din3_WIDTH( 13 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
mux_42_13_1_1_U128(
    .din0(13'd782),
    .din1(13'd502),
    .din2(13'd1006),
    .din3(13'd319),
    .din4(trunc_ln218_reg_6273_pp0_iter4_reg),
    .dout(tmp_118_fu_5705_p6)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5878_p0),
    .din1(local_temp_V_26_reg_6163),
    .din2(ret_V_fu_1404_p2),
    .ce(grp_fu_5878_ce),
    .dout(grp_fu_5878_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5886_p0),
    .din1(local_temp_V_4_reg_6178),
    .din2(ret_V_3_fu_1417_p2),
    .ce(grp_fu_5886_ce),
    .dout(grp_fu_5886_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5894_p0),
    .din1(local_temp_V_7_reg_6193),
    .din2(ret_V_6_fu_1430_p2),
    .ce(grp_fu_5894_ce),
    .dout(grp_fu_5894_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5902_p0),
    .din1(local_temp_V_11_reg_6208),
    .din2(ret_V_9_fu_1443_p2),
    .ce(grp_fu_5902_ce),
    .dout(grp_fu_5902_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5910_p0),
    .din1(local_temp_V_14_reg_6223),
    .din2(ret_V_12_fu_1456_p2),
    .ce(grp_fu_5910_ce),
    .dout(grp_fu_5910_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5918_p0),
    .din1(local_temp_V_17_reg_6238),
    .din2(ret_V_15_fu_1469_p2),
    .ce(grp_fu_5918_ce),
    .dout(grp_fu_5918_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5926_p0),
    .din1(local_temp_V_20_reg_6253),
    .din2(ret_V_18_fu_1482_p2),
    .ce(grp_fu_5926_ce),
    .dout(grp_fu_5926_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5934_p0),
    .din1(local_temp_V_23_reg_6268),
    .din2(ret_V_21_fu_1495_p2),
    .ce(grp_fu_5934_ce),
    .dout(grp_fu_5934_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5942_p0),
    .din1(local_temp_V_25_reg_6158_pp0_iter1_reg),
    .din2(grp_fu_5878_p3),
    .ce(grp_fu_5942_ce),
    .dout(grp_fu_5942_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5965_p0),
    .din1(local_temp_V_3_reg_6173_pp0_iter1_reg),
    .din2(grp_fu_5886_p3),
    .ce(grp_fu_5965_ce),
    .dout(grp_fu_5965_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5988_p0),
    .din1(local_temp_V_6_reg_6188_pp0_iter1_reg),
    .din2(grp_fu_5894_p3),
    .ce(grp_fu_5988_ce),
    .dout(grp_fu_5988_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6011_p0),
    .din1(local_temp_V_9_reg_6203_pp0_iter1_reg),
    .din2(grp_fu_5902_p3),
    .ce(grp_fu_6011_ce),
    .dout(grp_fu_6011_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6034_p0),
    .din1(local_temp_V_13_reg_6218_pp0_iter1_reg),
    .din2(grp_fu_5910_p3),
    .ce(grp_fu_6034_ce),
    .dout(grp_fu_6034_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6057_p0),
    .din1(local_temp_V_16_reg_6233_pp0_iter1_reg),
    .din2(grp_fu_5918_p3),
    .ce(grp_fu_6057_ce),
    .dout(grp_fu_6057_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6080_p0),
    .din1(local_temp_V_19_reg_6248_pp0_iter1_reg),
    .din2(grp_fu_5926_p3),
    .ce(grp_fu_6080_ce),
    .dout(grp_fu_6080_p3)
);

MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6103_p0),
    .din1(local_temp_V_22_reg_6263_pp0_iter1_reg),
    .din2(grp_fu_5934_p3),
    .ce(grp_fu_6103_ce),
    .dout(grp_fu_6103_p3)
);

MVAU_hls_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
    end else begin
        ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
    end else begin
        ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4149)) begin
        if ((icmp_ln249_fu_1025_p2 == 1'd0)) begin
            i_fu_982 <= i_2_fu_1031_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_982 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4149)) begin
        if ((icmp_ln249_fu_1025_p2 == 1'd0)) begin
            nf_1_fu_978 <= nf_4_fu_1298_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_978 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_6146 <= icmp_ln249_fu_1025_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_6146_pp0_iter1_reg <= icmp_ln249_reg_6146;
        local_temp_V_12_reg_6213_pp0_iter1_reg <= local_temp_V_12_reg_6213;
        local_temp_V_13_reg_6218_pp0_iter1_reg <= local_temp_V_13_reg_6218;
        local_temp_V_15_reg_6228_pp0_iter1_reg <= local_temp_V_15_reg_6228;
        local_temp_V_16_reg_6233_pp0_iter1_reg <= local_temp_V_16_reg_6233;
        local_temp_V_18_reg_6243_pp0_iter1_reg <= local_temp_V_18_reg_6243;
        local_temp_V_19_reg_6248_pp0_iter1_reg <= local_temp_V_19_reg_6248;
        local_temp_V_21_reg_6258_pp0_iter1_reg <= local_temp_V_21_reg_6258;
        local_temp_V_22_reg_6263_pp0_iter1_reg <= local_temp_V_22_reg_6263;
        local_temp_V_24_reg_6153_pp0_iter1_reg <= local_temp_V_24_reg_6153;
        local_temp_V_25_reg_6158_pp0_iter1_reg <= local_temp_V_25_reg_6158;
        local_temp_V_3_reg_6173_pp0_iter1_reg <= local_temp_V_3_reg_6173;
        local_temp_V_5_reg_6183_pp0_iter1_reg <= local_temp_V_5_reg_6183;
        local_temp_V_6_reg_6188_pp0_iter1_reg <= local_temp_V_6_reg_6188;
        local_temp_V_8_reg_6198_pp0_iter1_reg <= local_temp_V_8_reg_6198;
        local_temp_V_9_reg_6203_pp0_iter1_reg <= local_temp_V_9_reg_6203;
        local_temp_V_reg_6168_pp0_iter1_reg <= local_temp_V_reg_6168;
        trunc_ln218_reg_6273_pp0_iter1_reg <= trunc_ln218_reg_6273;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        icmp_ln249_reg_6146_pp0_iter2_reg <= icmp_ln249_reg_6146_pp0_iter1_reg;
        local_temp_V_12_reg_6213_pp0_iter2_reg <= local_temp_V_12_reg_6213_pp0_iter1_reg;
        local_temp_V_15_reg_6228_pp0_iter2_reg <= local_temp_V_15_reg_6228_pp0_iter1_reg;
        local_temp_V_18_reg_6243_pp0_iter2_reg <= local_temp_V_18_reg_6243_pp0_iter1_reg;
        local_temp_V_21_reg_6258_pp0_iter2_reg <= local_temp_V_21_reg_6258_pp0_iter1_reg;
        local_temp_V_24_reg_6153_pp0_iter2_reg <= local_temp_V_24_reg_6153_pp0_iter1_reg;
        local_temp_V_5_reg_6183_pp0_iter2_reg <= local_temp_V_5_reg_6183_pp0_iter1_reg;
        local_temp_V_8_reg_6198_pp0_iter2_reg <= local_temp_V_8_reg_6198_pp0_iter1_reg;
        local_temp_V_reg_6168_pp0_iter2_reg <= local_temp_V_reg_6168_pp0_iter1_reg;
        r_V_reg_6397_pp0_iter2_reg <= r_V_reg_6397;
        trunc_ln218_reg_6273_pp0_iter2_reg <= trunc_ln218_reg_6273_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        icmp_ln249_reg_6146_pp0_iter3_reg <= icmp_ln249_reg_6146_pp0_iter2_reg;
        trunc_ln218_reg_6273_pp0_iter3_reg <= trunc_ln218_reg_6273_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
        icmp_ln249_reg_6146_pp0_iter4_reg <= icmp_ln249_reg_6146_pp0_iter3_reg;
        trunc_ln218_reg_6273_pp0_iter4_reg <= trunc_ln218_reg_6273_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1025_p2 == 1'd0))) begin
        local_temp_V_11_reg_6208 <= {{weights_V_TDATA[47:44]}};
        local_temp_V_12_reg_6213 <= {{weights_V_TDATA[51:48]}};
        local_temp_V_13_reg_6218 <= {{weights_V_TDATA[55:52]}};
        local_temp_V_14_reg_6223 <= {{weights_V_TDATA[59:56]}};
        local_temp_V_15_reg_6228 <= {{weights_V_TDATA[63:60]}};
        local_temp_V_16_reg_6233 <= {{weights_V_TDATA[67:64]}};
        local_temp_V_17_reg_6238 <= {{weights_V_TDATA[71:68]}};
        local_temp_V_18_reg_6243 <= {{weights_V_TDATA[75:72]}};
        local_temp_V_19_reg_6248 <= {{weights_V_TDATA[79:76]}};
        local_temp_V_20_reg_6253 <= {{weights_V_TDATA[83:80]}};
        local_temp_V_21_reg_6258 <= {{weights_V_TDATA[87:84]}};
        local_temp_V_22_reg_6263 <= {{weights_V_TDATA[91:88]}};
        local_temp_V_23_reg_6268 <= {{weights_V_TDATA[95:92]}};
        local_temp_V_24_reg_6153 <= local_temp_V_24_fu_1048_p1;
        local_temp_V_25_reg_6158 <= {{weights_V_TDATA[7:4]}};
        local_temp_V_26_reg_6163 <= {{weights_V_TDATA[11:8]}};
        local_temp_V_3_reg_6173 <= {{weights_V_TDATA[19:16]}};
        local_temp_V_4_reg_6178 <= {{weights_V_TDATA[23:20]}};
        local_temp_V_5_reg_6183 <= {{weights_V_TDATA[27:24]}};
        local_temp_V_6_reg_6188 <= {{weights_V_TDATA[31:28]}};
        local_temp_V_7_reg_6193 <= {{weights_V_TDATA[35:32]}};
        local_temp_V_8_reg_6198 <= {{weights_V_TDATA[39:36]}};
        local_temp_V_9_reg_6203 <= {{weights_V_TDATA[43:40]}};
        local_temp_V_reg_6168 <= {{weights_V_TDATA[15:12]}};
        trunc_ln218_reg_6273 <= trunc_ln218_fu_1282_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (icmp_ln253_fu_1037_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1025_p2 == 1'd0))) begin
        p_Val2_s_fu_986 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_6146_pp0_iter0_reg == 1'd0))) begin
        r_V_1_reg_6402 <= {{p_Val2_s_fu_986[15:8]}};
        r_V_reg_6397 <= r_V_fu_1319_p1;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter2_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_iter2_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) begin
        ap_ST_iter4_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_iter4_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter5_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_iter5_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1025_p2 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter5_fsm_state0) & (1'b1 == ap_CS_iter4_fsm_state0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_982;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_3 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_3 = nf_1_fu_978;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5878_ce = 1'b1;
    end else begin
        grp_fu_5878_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5886_ce = 1'b1;
    end else begin
        grp_fu_5886_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5894_ce = 1'b1;
    end else begin
        grp_fu_5894_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5902_ce = 1'b1;
    end else begin
        grp_fu_5902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5910_ce = 1'b1;
    end else begin
        grp_fu_5910_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5918_ce = 1'b1;
    end else begin
        grp_fu_5918_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5926_ce = 1'b1;
    end else begin
        grp_fu_5926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5934_ce = 1'b1;
    end else begin
        grp_fu_5934_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5942_ce = 1'b1;
    end else begin
        grp_fu_5942_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5965_ce = 1'b1;
    end else begin
        grp_fu_5965_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_5988_ce = 1'b1;
    end else begin
        grp_fu_5988_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_6011_ce = 1'b1;
    end else begin
        grp_fu_6011_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_6034_ce = 1'b1;
    end else begin
        grp_fu_6034_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_6057_ce = 1'b1;
    end else begin
        grp_fu_6057_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_6080_ce = 1'b1;
    end else begin
        grp_fu_6080_ce = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4)) | (~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
        grp_fu_6103_ce = 1'b1;
    end else begin
        grp_fu_6103_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op28_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (ap_predicate_op28_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_iter5_fsm_state6))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1025_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1) & (icmp_ln249_fu_1025_p2 == 1'd0))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter2_fsm_state3) | ((1'b1 == ap_CS_iter2_fsm_state3) & (1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter4_fsm)
        ap_ST_iter4_fsm_state5 : begin
            if ((~((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter3_fsm_state4) | ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end
        end
        ap_ST_iter4_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state5;
            end else begin
                ap_NS_iter4_fsm = ap_ST_iter4_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter4_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter5_fsm)
        ap_ST_iter5_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & ((1'b0 == ap_CS_iter4_fsm_state5) | ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end else if (((~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_6146_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_iter5_fsm_state6)) | (~((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))) & ~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5)))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end
        end
        ap_ST_iter5_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter4_fsm_state5))) begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state6;
            end else begin
                ap_NS_iter5_fsm = ap_ST_iter5_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter5_fsm = 'bx;
        end
    endcase
end

assign add_ln840_100_fu_5189_p2 = (zext_ln215_6_fu_4793_p1 + zext_ln1039_79_fu_4849_p1);

assign add_ln840_101_fu_5195_p2 = (add_ln840_100_fu_5189_p2 + zext_ln1039_78_fu_4821_p1);

assign add_ln840_102_fu_5205_p2 = (zext_ln1039_80_fu_4877_p1 + zext_ln1039_81_fu_4905_p1);

assign add_ln840_103_fu_5215_p2 = (zext_ln1039_82_fu_4933_p1 + zext_ln1039_83_fu_4961_p1);

assign add_ln840_104_fu_5225_p2 = (zext_ln840_69_fu_5221_p1 + zext_ln840_68_fu_5211_p1);

assign add_ln840_105_fu_5231_p2 = (add_ln840_104_fu_5225_p2 + zext_ln840_67_fu_5201_p1);

assign add_ln840_106_fu_5241_p2 = (zext_ln1039_84_fu_4989_p1 + zext_ln1039_85_fu_5017_p1);

assign add_ln840_107_fu_5251_p2 = (zext_ln1039_86_fu_5045_p1 + zext_ln1039_87_fu_5073_p1);

assign add_ln840_108_fu_5261_p2 = (zext_ln840_72_fu_5257_p1 + zext_ln840_71_fu_5247_p1);

assign add_ln840_109_fu_5271_p2 = (zext_ln1039_88_fu_5101_p1 + zext_ln1039_89_fu_5129_p1);

assign add_ln840_110_fu_5281_p2 = (zext_ln1039_90_fu_5157_p1 + zext_ln840_66_fu_5185_p1);

assign add_ln840_111_fu_5291_p2 = (zext_ln840_75_fu_5287_p1 + zext_ln840_74_fu_5277_p1);

assign add_ln840_112_fu_5301_p2 = (zext_ln840_76_fu_5297_p1 + zext_ln840_73_fu_5267_p1);

assign add_ln840_114_fu_5733_p2 = (zext_ln215_7_fu_5337_p1 + zext_ln1039_92_fu_5393_p1);

assign add_ln840_115_fu_5739_p2 = (add_ln840_114_fu_5733_p2 + zext_ln1039_91_fu_5365_p1);

assign add_ln840_116_fu_5749_p2 = (zext_ln1039_93_fu_5421_p1 + zext_ln1039_94_fu_5449_p1);

assign add_ln840_117_fu_5759_p2 = (zext_ln1039_95_fu_5477_p1 + zext_ln1039_96_fu_5505_p1);

assign add_ln840_118_fu_5769_p2 = (zext_ln840_80_fu_5765_p1 + zext_ln840_79_fu_5755_p1);

assign add_ln840_119_fu_5775_p2 = (add_ln840_118_fu_5769_p2 + zext_ln840_78_fu_5745_p1);

assign add_ln840_120_fu_5785_p2 = (zext_ln1039_97_fu_5533_p1 + zext_ln1039_98_fu_5561_p1);

assign add_ln840_121_fu_5795_p2 = (zext_ln1039_99_fu_5589_p1 + zext_ln1039_100_fu_5617_p1);

assign add_ln840_122_fu_5805_p2 = (zext_ln840_83_fu_5801_p1 + zext_ln840_82_fu_5791_p1);

assign add_ln840_123_fu_5815_p2 = (zext_ln1039_101_fu_5645_p1 + zext_ln1039_102_fu_5673_p1);

assign add_ln840_124_fu_5825_p2 = (zext_ln1039_103_fu_5701_p1 + zext_ln840_77_fu_5729_p1);

assign add_ln840_125_fu_5835_p2 = (zext_ln840_86_fu_5831_p1 + zext_ln840_85_fu_5821_p1);

assign add_ln840_126_fu_5845_p2 = (zext_ln840_87_fu_5841_p1 + zext_ln840_84_fu_5811_p1);

assign add_ln840_16_fu_1925_p2 = (zext_ln215_fu_1529_p1 + zext_ln1039_1_fu_1585_p1);

assign add_ln840_17_fu_1931_p2 = (add_ln840_16_fu_1925_p2 + zext_ln1039_fu_1557_p1);

assign add_ln840_18_fu_1941_p2 = (zext_ln1039_2_fu_1613_p1 + zext_ln1039_3_fu_1641_p1);

assign add_ln840_19_fu_1951_p2 = (zext_ln1039_4_fu_1669_p1 + zext_ln1039_5_fu_1697_p1);

assign add_ln840_20_fu_1961_p2 = (zext_ln840_3_fu_1957_p1 + zext_ln840_2_fu_1947_p1);

assign add_ln840_21_fu_1967_p2 = (add_ln840_20_fu_1961_p2 + zext_ln840_1_fu_1937_p1);

assign add_ln840_22_fu_1977_p2 = (zext_ln1039_6_fu_1725_p1 + zext_ln1039_7_fu_1753_p1);

assign add_ln840_23_fu_1987_p2 = (zext_ln1039_8_fu_1781_p1 + zext_ln1039_9_fu_1809_p1);

assign add_ln840_24_fu_1997_p2 = (zext_ln840_6_fu_1993_p1 + zext_ln840_5_fu_1983_p1);

assign add_ln840_25_fu_2007_p2 = (zext_ln1039_10_fu_1837_p1 + zext_ln1039_11_fu_1865_p1);

assign add_ln840_26_fu_2017_p2 = (zext_ln1039_12_fu_1893_p1 + zext_ln840_fu_1921_p1);

assign add_ln840_27_fu_2027_p2 = (zext_ln840_9_fu_2023_p1 + zext_ln840_8_fu_2013_p1);

assign add_ln840_28_fu_2037_p2 = (zext_ln840_10_fu_2033_p1 + zext_ln840_7_fu_2003_p1);

assign add_ln840_30_fu_2469_p2 = (zext_ln215_1_fu_2073_p1 + zext_ln1039_14_fu_2129_p1);

assign add_ln840_31_fu_2475_p2 = (add_ln840_30_fu_2469_p2 + zext_ln1039_13_fu_2101_p1);

assign add_ln840_32_fu_2485_p2 = (zext_ln1039_15_fu_2157_p1 + zext_ln1039_16_fu_2185_p1);

assign add_ln840_33_fu_2495_p2 = (zext_ln1039_17_fu_2213_p1 + zext_ln1039_18_fu_2241_p1);

assign add_ln840_34_fu_2505_p2 = (zext_ln840_14_fu_2501_p1 + zext_ln840_13_fu_2491_p1);

assign add_ln840_35_fu_2511_p2 = (add_ln840_34_fu_2505_p2 + zext_ln840_12_fu_2481_p1);

assign add_ln840_36_fu_2521_p2 = (zext_ln1039_19_fu_2269_p1 + zext_ln1039_20_fu_2297_p1);

assign add_ln840_37_fu_2531_p2 = (zext_ln1039_21_fu_2325_p1 + zext_ln1039_22_fu_2353_p1);

assign add_ln840_38_fu_2541_p2 = (zext_ln840_17_fu_2537_p1 + zext_ln840_16_fu_2527_p1);

assign add_ln840_39_fu_2551_p2 = (zext_ln1039_23_fu_2381_p1 + zext_ln1039_24_fu_2409_p1);

assign add_ln840_40_fu_2561_p2 = (zext_ln1039_25_fu_2437_p1 + zext_ln840_11_fu_2465_p1);

assign add_ln840_41_fu_2571_p2 = (zext_ln840_20_fu_2567_p1 + zext_ln840_19_fu_2557_p1);

assign add_ln840_42_fu_2581_p2 = (zext_ln840_21_fu_2577_p1 + zext_ln840_18_fu_2547_p1);

assign add_ln840_44_fu_3013_p2 = (zext_ln215_2_fu_2617_p1 + zext_ln1039_27_fu_2673_p1);

assign add_ln840_45_fu_3019_p2 = (add_ln840_44_fu_3013_p2 + zext_ln1039_26_fu_2645_p1);

assign add_ln840_46_fu_3029_p2 = (zext_ln1039_28_fu_2701_p1 + zext_ln1039_29_fu_2729_p1);

assign add_ln840_47_fu_3039_p2 = (zext_ln1039_30_fu_2757_p1 + zext_ln1039_31_fu_2785_p1);

assign add_ln840_48_fu_3049_p2 = (zext_ln840_25_fu_3045_p1 + zext_ln840_24_fu_3035_p1);

assign add_ln840_49_fu_3055_p2 = (add_ln840_48_fu_3049_p2 + zext_ln840_23_fu_3025_p1);

assign add_ln840_50_fu_3065_p2 = (zext_ln1039_32_fu_2813_p1 + zext_ln1039_33_fu_2841_p1);

assign add_ln840_51_fu_3075_p2 = (zext_ln1039_34_fu_2869_p1 + zext_ln1039_35_fu_2897_p1);

assign add_ln840_52_fu_3085_p2 = (zext_ln840_28_fu_3081_p1 + zext_ln840_27_fu_3071_p1);

assign add_ln840_53_fu_3095_p2 = (zext_ln1039_36_fu_2925_p1 + zext_ln1039_37_fu_2953_p1);

assign add_ln840_54_fu_3105_p2 = (zext_ln1039_38_fu_2981_p1 + zext_ln840_22_fu_3009_p1);

assign add_ln840_55_fu_3115_p2 = (zext_ln840_31_fu_3111_p1 + zext_ln840_30_fu_3101_p1);

assign add_ln840_56_fu_3125_p2 = (zext_ln840_32_fu_3121_p1 + zext_ln840_29_fu_3091_p1);

assign add_ln840_58_fu_3557_p2 = (zext_ln215_3_fu_3161_p1 + zext_ln1039_40_fu_3217_p1);

assign add_ln840_59_fu_3563_p2 = (add_ln840_58_fu_3557_p2 + zext_ln1039_39_fu_3189_p1);

assign add_ln840_60_fu_3573_p2 = (zext_ln1039_41_fu_3245_p1 + zext_ln1039_42_fu_3273_p1);

assign add_ln840_61_fu_3583_p2 = (zext_ln1039_43_fu_3301_p1 + zext_ln1039_44_fu_3329_p1);

assign add_ln840_62_fu_3593_p2 = (zext_ln840_36_fu_3589_p1 + zext_ln840_35_fu_3579_p1);

assign add_ln840_63_fu_3599_p2 = (add_ln840_62_fu_3593_p2 + zext_ln840_34_fu_3569_p1);

assign add_ln840_64_fu_3609_p2 = (zext_ln1039_45_fu_3357_p1 + zext_ln1039_46_fu_3385_p1);

assign add_ln840_65_fu_3619_p2 = (zext_ln1039_47_fu_3413_p1 + zext_ln1039_48_fu_3441_p1);

assign add_ln840_66_fu_3629_p2 = (zext_ln840_39_fu_3625_p1 + zext_ln840_38_fu_3615_p1);

assign add_ln840_67_fu_3639_p2 = (zext_ln1039_49_fu_3469_p1 + zext_ln1039_50_fu_3497_p1);

assign add_ln840_68_fu_3649_p2 = (zext_ln1039_51_fu_3525_p1 + zext_ln840_33_fu_3553_p1);

assign add_ln840_69_fu_3659_p2 = (zext_ln840_42_fu_3655_p1 + zext_ln840_41_fu_3645_p1);

assign add_ln840_70_fu_3669_p2 = (zext_ln840_43_fu_3665_p1 + zext_ln840_40_fu_3635_p1);

assign add_ln840_72_fu_4101_p2 = (zext_ln215_4_fu_3705_p1 + zext_ln1039_53_fu_3761_p1);

assign add_ln840_73_fu_4107_p2 = (add_ln840_72_fu_4101_p2 + zext_ln1039_52_fu_3733_p1);

assign add_ln840_74_fu_4117_p2 = (zext_ln1039_54_fu_3789_p1 + zext_ln1039_55_fu_3817_p1);

assign add_ln840_75_fu_4127_p2 = (zext_ln1039_56_fu_3845_p1 + zext_ln1039_57_fu_3873_p1);

assign add_ln840_76_fu_4137_p2 = (zext_ln840_47_fu_4133_p1 + zext_ln840_46_fu_4123_p1);

assign add_ln840_77_fu_4143_p2 = (add_ln840_76_fu_4137_p2 + zext_ln840_45_fu_4113_p1);

assign add_ln840_78_fu_4153_p2 = (zext_ln1039_58_fu_3901_p1 + zext_ln1039_59_fu_3929_p1);

assign add_ln840_79_fu_4163_p2 = (zext_ln1039_60_fu_3957_p1 + zext_ln1039_61_fu_3985_p1);

assign add_ln840_80_fu_4173_p2 = (zext_ln840_50_fu_4169_p1 + zext_ln840_49_fu_4159_p1);

assign add_ln840_81_fu_4183_p2 = (zext_ln1039_62_fu_4013_p1 + zext_ln1039_63_fu_4041_p1);

assign add_ln840_82_fu_4193_p2 = (zext_ln1039_64_fu_4069_p1 + zext_ln840_44_fu_4097_p1);

assign add_ln840_83_fu_4203_p2 = (zext_ln840_53_fu_4199_p1 + zext_ln840_52_fu_4189_p1);

assign add_ln840_84_fu_4213_p2 = (zext_ln840_54_fu_4209_p1 + zext_ln840_51_fu_4179_p1);

assign add_ln840_86_fu_4645_p2 = (zext_ln215_5_fu_4249_p1 + zext_ln1039_66_fu_4305_p1);

assign add_ln840_87_fu_4651_p2 = (add_ln840_86_fu_4645_p2 + zext_ln1039_65_fu_4277_p1);

assign add_ln840_88_fu_4661_p2 = (zext_ln1039_67_fu_4333_p1 + zext_ln1039_68_fu_4361_p1);

assign add_ln840_89_fu_4671_p2 = (zext_ln1039_69_fu_4389_p1 + zext_ln1039_70_fu_4417_p1);

assign add_ln840_90_fu_4681_p2 = (zext_ln840_58_fu_4677_p1 + zext_ln840_57_fu_4667_p1);

assign add_ln840_91_fu_4687_p2 = (add_ln840_90_fu_4681_p2 + zext_ln840_56_fu_4657_p1);

assign add_ln840_92_fu_4697_p2 = (zext_ln1039_71_fu_4445_p1 + zext_ln1039_72_fu_4473_p1);

assign add_ln840_93_fu_4707_p2 = (zext_ln1039_73_fu_4501_p1 + zext_ln1039_74_fu_4529_p1);

assign add_ln840_94_fu_4717_p2 = (zext_ln840_61_fu_4713_p1 + zext_ln840_60_fu_4703_p1);

assign add_ln840_95_fu_4727_p2 = (zext_ln1039_75_fu_4557_p1 + zext_ln1039_76_fu_4585_p1);

assign add_ln840_96_fu_4737_p2 = (zext_ln1039_77_fu_4613_p1 + zext_ln840_55_fu_4641_p1);

assign add_ln840_97_fu_4747_p2 = (zext_ln840_64_fu_4743_p1 + zext_ln840_63_fu_4733_p1);

assign add_ln840_98_fu_4757_p2 = (zext_ln840_65_fu_4753_p1 + zext_ln840_62_fu_4723_p1);

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

assign ap_CS_iter4_fsm_state0 = ap_CS_iter4_fsm[32'd0];

assign ap_CS_iter4_fsm_state5 = ap_CS_iter4_fsm[32'd1];

assign ap_CS_iter5_fsm_state0 = ap_CS_iter5_fsm[32'd0];

assign ap_CS_iter5_fsm_state6 = ap_CS_iter5_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((1'b1 == ap_CS_iter3_fsm_state4) & (1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((1'b1 == ap_CS_iter4_fsm_state5) & (1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))));
end

always @ (*) begin
    ap_block_state6_io = ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_4149 = (~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_1025_p2 == 1'd0)) | ((ap_predicate_op28_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)) | ((1'b1 == ap_CS_iter5_fsm_state6) & ((1'b1 == ap_block_state6_io) | ((icmp_ln249_reg_6146_pp0_iter4_reg == 1'd0) & (out_V_TREADY == 1'b0))))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

always @ (*) begin
    ap_predicate_op28_read_state1 = ((icmp_ln253_fu_1037_p2 == 1'd1) & (icmp_ln249_fu_1025_p2 == 1'd0));
end

assign grp_fu_5878_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5886_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5894_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5902_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5910_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5918_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5926_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5934_p0 = sext_ln1494_2_fu_1346_p1;

assign grp_fu_5942_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_5965_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_5988_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_6011_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_6034_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_6057_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_6080_p0 = sext_ln1494_1_fu_1374_p1;

assign grp_fu_6103_p0 = sext_ln1494_1_fu_1374_p1;

assign i_2_fu_1031_p2 = (ap_sig_allocacmp_i_1 + 7'd1);

assign icmp_ln1039_100_fu_5062_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_99_fu_5049_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_101_fu_5090_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_100_fu_5077_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_102_fu_5118_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_101_fu_5105_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_103_fu_5146_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_102_fu_5133_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_104_fu_5174_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_103_fu_5161_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_105_fu_5326_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_104_fu_5313_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_106_fu_5354_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_105_fu_5341_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_107_fu_5382_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_106_fu_5369_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_108_fu_5410_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_107_fu_5397_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_109_fu_5438_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_108_fu_5425_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_10_fu_1798_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_s_fu_1785_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_110_fu_5466_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_109_fu_5453_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_111_fu_5494_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_110_fu_5481_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_112_fu_5522_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_111_fu_5509_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_113_fu_5550_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_112_fu_5537_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_114_fu_5578_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_113_fu_5565_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_115_fu_5606_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_114_fu_5593_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_116_fu_5634_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_115_fu_5621_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_117_fu_5662_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_116_fu_5649_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_118_fu_5690_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_117_fu_5677_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_119_fu_5718_p2 = (($signed(grp_fu_6103_p3) < $signed(tmp_118_fu_5705_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_11_fu_1826_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_10_fu_1813_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_12_fu_1854_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_11_fu_1841_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_13_fu_1882_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_12_fu_1869_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_14_fu_1910_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_13_fu_1897_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_15_fu_2062_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_14_fu_2049_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_16_fu_2090_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_15_fu_2077_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_17_fu_2118_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_16_fu_2105_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_18_fu_2146_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_17_fu_2133_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_19_fu_2174_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_18_fu_2161_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_1_fu_1546_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_1_fu_1533_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_20_fu_2202_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_19_fu_2189_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_21_fu_2230_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_20_fu_2217_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_22_fu_2258_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_21_fu_2245_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_23_fu_2286_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_22_fu_2273_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_24_fu_2314_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_23_fu_2301_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_25_fu_2342_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_24_fu_2329_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_26_fu_2370_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_25_fu_2357_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_27_fu_2398_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_26_fu_2385_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_28_fu_2426_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_27_fu_2413_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_29_fu_2454_p2 = (($signed(grp_fu_5965_p3) < $signed(tmp_28_fu_2441_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_1574_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_2_fu_1561_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_30_fu_2606_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_29_fu_2593_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_31_fu_2634_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_30_fu_2621_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_32_fu_2662_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_31_fu_2649_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_33_fu_2690_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_32_fu_2677_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_34_fu_2718_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_33_fu_2705_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_35_fu_2746_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_34_fu_2733_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_36_fu_2774_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_35_fu_2761_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_37_fu_2802_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_36_fu_2789_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_38_fu_2830_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_37_fu_2817_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_39_fu_2858_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_38_fu_2845_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_3_fu_1602_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_3_fu_1589_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_40_fu_2886_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_39_fu_2873_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_41_fu_2914_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_40_fu_2901_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_42_fu_2942_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_41_fu_2929_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_43_fu_2970_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_42_fu_2957_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_44_fu_2998_p2 = (($signed(grp_fu_5988_p3) < $signed(tmp_43_fu_2985_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_45_fu_3150_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_44_fu_3137_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_46_fu_3178_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_45_fu_3165_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_47_fu_3206_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_46_fu_3193_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_48_fu_3234_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_47_fu_3221_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_49_fu_3262_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_48_fu_3249_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_4_fu_1630_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_4_fu_1617_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_50_fu_3290_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_49_fu_3277_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_51_fu_3318_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_50_fu_3305_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_52_fu_3346_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_51_fu_3333_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_53_fu_3374_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_52_fu_3361_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_54_fu_3402_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_53_fu_3389_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_55_fu_3430_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_54_fu_3417_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_56_fu_3458_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_55_fu_3445_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_57_fu_3486_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_56_fu_3473_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_58_fu_3514_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_57_fu_3501_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_59_fu_3542_p2 = (($signed(grp_fu_6011_p3) < $signed(tmp_58_fu_3529_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_5_fu_1658_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_5_fu_1645_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_60_fu_3694_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_59_fu_3681_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_61_fu_3722_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_60_fu_3709_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_62_fu_3750_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_61_fu_3737_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_63_fu_3778_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_62_fu_3765_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_64_fu_3806_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_63_fu_3793_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_65_fu_3834_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_64_fu_3821_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_66_fu_3862_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_65_fu_3849_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_67_fu_3890_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_66_fu_3877_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_68_fu_3918_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_67_fu_3905_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_69_fu_3946_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_68_fu_3933_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_6_fu_1686_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_6_fu_1673_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_70_fu_3974_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_69_fu_3961_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_71_fu_4002_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_70_fu_3989_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_72_fu_4030_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_71_fu_4017_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_73_fu_4058_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_72_fu_4045_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_74_fu_4086_p2 = (($signed(grp_fu_6034_p3) < $signed(tmp_73_fu_4073_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_75_fu_4238_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_74_fu_4225_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_76_fu_4266_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_75_fu_4253_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_77_fu_4294_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_76_fu_4281_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_78_fu_4322_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_77_fu_4309_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_79_fu_4350_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_78_fu_4337_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_7_fu_1714_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_7_fu_1701_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_80_fu_4378_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_79_fu_4365_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_81_fu_4406_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_80_fu_4393_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_82_fu_4434_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_81_fu_4421_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_83_fu_4462_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_82_fu_4449_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_84_fu_4490_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_83_fu_4477_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_85_fu_4518_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_84_fu_4505_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_86_fu_4546_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_85_fu_4533_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_87_fu_4574_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_86_fu_4561_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_88_fu_4602_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_87_fu_4589_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_89_fu_4630_p2 = (($signed(grp_fu_6057_p3) < $signed(tmp_88_fu_4617_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_8_fu_1742_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_8_fu_1729_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_90_fu_4782_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_89_fu_4769_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_91_fu_4810_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_90_fu_4797_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_92_fu_4838_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_91_fu_4825_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_93_fu_4866_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_92_fu_4853_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_94_fu_4894_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_93_fu_4881_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_95_fu_4922_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_94_fu_4909_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_96_fu_4950_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_95_fu_4937_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_97_fu_4978_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_96_fu_4965_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_98_fu_5006_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_97_fu_4993_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_99_fu_5034_p2 = (($signed(grp_fu_6080_p3) < $signed(tmp_98_fu_5021_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_9_fu_1770_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_9_fu_1757_p6)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_1518_p2 = (($signed(grp_fu_5942_p3) < $signed(tmp_fu_1505_p6)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_1025_p2 = ((ap_sig_allocacmp_i_1 == 7'd120) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_6146_pp0_iter0_reg = icmp_ln249_reg_6146;

assign icmp_ln253_fu_1037_p2 = ((ap_sig_allocacmp_nf_3 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_1292_p2 = ((nf_fu_1286_p2 == 32'd4) ? 1'b1 : 1'b0);

assign local_temp_V_24_fu_1048_p1 = weights_V_TDATA[3:0];

assign nf_4_fu_1298_p3 = ((icmp_ln302_fu_1292_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_1286_p2);

assign nf_fu_1286_p2 = (ap_sig_allocacmp_nf_3 + 32'd1);

assign out_V_TDATA = {{{{{{{{result_V_15_fu_5851_p2}, {result_V_13_fu_5307_p2}}, {result_V_11_fu_4763_p2}}, {result_V_9_fu_4219_p2}}, {result_V_7_fu_3675_p2}}, {result_V_5_fu_3131_p2}}, {result_V_3_fu_2587_p2}}, {result_V_1_fu_2043_p2}};

assign r_V_2_fu_1333_p4 = {{p_Val2_s_fu_986[23:16]}};

assign r_V_fu_1319_p1 = p_Val2_s_fu_986[7:0];

assign result_V_10_fu_4243_p2 = (icmp_ln1039_75_fu_4238_p2 ^ 1'd1);

assign result_V_11_fu_4763_p2 = (add_ln840_98_fu_4757_p2 + zext_ln840_59_fu_4693_p1);

assign result_V_12_fu_4787_p2 = (icmp_ln1039_90_fu_4782_p2 ^ 1'd1);

assign result_V_13_fu_5307_p2 = (add_ln840_112_fu_5301_p2 + zext_ln840_70_fu_5237_p1);

assign result_V_14_fu_5331_p2 = (icmp_ln1039_105_fu_5326_p2 ^ 1'd1);

assign result_V_15_fu_5851_p2 = (add_ln840_126_fu_5845_p2 + zext_ln840_81_fu_5781_p1);

assign result_V_1_fu_2043_p2 = (add_ln840_28_fu_2037_p2 + zext_ln840_4_fu_1973_p1);

assign result_V_2_fu_2067_p2 = (icmp_ln1039_15_fu_2062_p2 ^ 1'd1);

assign result_V_3_fu_2587_p2 = (add_ln840_42_fu_2581_p2 + zext_ln840_15_fu_2517_p1);

assign result_V_4_fu_2611_p2 = (icmp_ln1039_30_fu_2606_p2 ^ 1'd1);

assign result_V_5_fu_3131_p2 = (add_ln840_56_fu_3125_p2 + zext_ln840_26_fu_3061_p1);

assign result_V_6_fu_3155_p2 = (icmp_ln1039_45_fu_3150_p2 ^ 1'd1);

assign result_V_7_fu_3675_p2 = (add_ln840_70_fu_3669_p2 + zext_ln840_37_fu_3605_p1);

assign result_V_8_fu_3699_p2 = (icmp_ln1039_60_fu_3694_p2 ^ 1'd1);

assign result_V_9_fu_4219_p2 = (add_ln840_84_fu_4213_p2 + zext_ln840_48_fu_4149_p1);

assign result_V_fu_1523_p2 = (icmp_ln1039_fu_1518_p2 ^ 1'd1);

assign ret_V_12_fu_1456_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_15_fu_1469_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_18_fu_1482_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_21_fu_1495_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_3_fu_1417_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_6_fu_1430_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_9_fu_1443_p0 = sext_ln1494_fu_1401_p1;

assign ret_V_fu_1404_p0 = sext_ln1494_fu_1401_p1;

assign sext_ln1494_1_fu_1374_p1 = $signed(r_V_1_reg_6402);

assign sext_ln1494_2_fu_1346_p1 = $signed(r_V_2_fu_1333_p4);

assign sext_ln1494_fu_1401_p1 = $signed(r_V_reg_6397_pp0_iter2_reg);

assign trunc_ln218_fu_1282_p1 = ap_sig_allocacmp_nf_3[1:0];

assign xor_ln1039_100_fu_5095_p2 = (icmp_ln1039_101_fu_5090_p2 ^ 1'd1);

assign xor_ln1039_101_fu_5123_p2 = (icmp_ln1039_102_fu_5118_p2 ^ 1'd1);

assign xor_ln1039_102_fu_5151_p2 = (icmp_ln1039_103_fu_5146_p2 ^ 1'd1);

assign xor_ln1039_103_fu_5179_p2 = (icmp_ln1039_104_fu_5174_p2 ^ 1'd1);

assign xor_ln1039_105_fu_5359_p2 = (icmp_ln1039_106_fu_5354_p2 ^ 1'd1);

assign xor_ln1039_106_fu_5387_p2 = (icmp_ln1039_107_fu_5382_p2 ^ 1'd1);

assign xor_ln1039_107_fu_5415_p2 = (icmp_ln1039_108_fu_5410_p2 ^ 1'd1);

assign xor_ln1039_108_fu_5443_p2 = (icmp_ln1039_109_fu_5438_p2 ^ 1'd1);

assign xor_ln1039_109_fu_5471_p2 = (icmp_ln1039_110_fu_5466_p2 ^ 1'd1);

assign xor_ln1039_10_fu_1831_p2 = (icmp_ln1039_11_fu_1826_p2 ^ 1'd1);

assign xor_ln1039_110_fu_5499_p2 = (icmp_ln1039_111_fu_5494_p2 ^ 1'd1);

assign xor_ln1039_111_fu_5527_p2 = (icmp_ln1039_112_fu_5522_p2 ^ 1'd1);

assign xor_ln1039_112_fu_5555_p2 = (icmp_ln1039_113_fu_5550_p2 ^ 1'd1);

assign xor_ln1039_113_fu_5583_p2 = (icmp_ln1039_114_fu_5578_p2 ^ 1'd1);

assign xor_ln1039_114_fu_5611_p2 = (icmp_ln1039_115_fu_5606_p2 ^ 1'd1);

assign xor_ln1039_115_fu_5639_p2 = (icmp_ln1039_116_fu_5634_p2 ^ 1'd1);

assign xor_ln1039_116_fu_5667_p2 = (icmp_ln1039_117_fu_5662_p2 ^ 1'd1);

assign xor_ln1039_117_fu_5695_p2 = (icmp_ln1039_118_fu_5690_p2 ^ 1'd1);

assign xor_ln1039_118_fu_5723_p2 = (icmp_ln1039_119_fu_5718_p2 ^ 1'd1);

assign xor_ln1039_11_fu_1859_p2 = (icmp_ln1039_12_fu_1854_p2 ^ 1'd1);

assign xor_ln1039_12_fu_1887_p2 = (icmp_ln1039_13_fu_1882_p2 ^ 1'd1);

assign xor_ln1039_13_fu_1915_p2 = (icmp_ln1039_14_fu_1910_p2 ^ 1'd1);

assign xor_ln1039_15_fu_2095_p2 = (icmp_ln1039_16_fu_2090_p2 ^ 1'd1);

assign xor_ln1039_16_fu_2123_p2 = (icmp_ln1039_17_fu_2118_p2 ^ 1'd1);

assign xor_ln1039_17_fu_2151_p2 = (icmp_ln1039_18_fu_2146_p2 ^ 1'd1);

assign xor_ln1039_18_fu_2179_p2 = (icmp_ln1039_19_fu_2174_p2 ^ 1'd1);

assign xor_ln1039_19_fu_2207_p2 = (icmp_ln1039_20_fu_2202_p2 ^ 1'd1);

assign xor_ln1039_1_fu_1579_p2 = (icmp_ln1039_2_fu_1574_p2 ^ 1'd1);

assign xor_ln1039_20_fu_2235_p2 = (icmp_ln1039_21_fu_2230_p2 ^ 1'd1);

assign xor_ln1039_21_fu_2263_p2 = (icmp_ln1039_22_fu_2258_p2 ^ 1'd1);

assign xor_ln1039_22_fu_2291_p2 = (icmp_ln1039_23_fu_2286_p2 ^ 1'd1);

assign xor_ln1039_23_fu_2319_p2 = (icmp_ln1039_24_fu_2314_p2 ^ 1'd1);

assign xor_ln1039_24_fu_2347_p2 = (icmp_ln1039_25_fu_2342_p2 ^ 1'd1);

assign xor_ln1039_25_fu_2375_p2 = (icmp_ln1039_26_fu_2370_p2 ^ 1'd1);

assign xor_ln1039_26_fu_2403_p2 = (icmp_ln1039_27_fu_2398_p2 ^ 1'd1);

assign xor_ln1039_27_fu_2431_p2 = (icmp_ln1039_28_fu_2426_p2 ^ 1'd1);

assign xor_ln1039_28_fu_2459_p2 = (icmp_ln1039_29_fu_2454_p2 ^ 1'd1);

assign xor_ln1039_2_fu_1607_p2 = (icmp_ln1039_3_fu_1602_p2 ^ 1'd1);

assign xor_ln1039_30_fu_2639_p2 = (icmp_ln1039_31_fu_2634_p2 ^ 1'd1);

assign xor_ln1039_31_fu_2667_p2 = (icmp_ln1039_32_fu_2662_p2 ^ 1'd1);

assign xor_ln1039_32_fu_2695_p2 = (icmp_ln1039_33_fu_2690_p2 ^ 1'd1);

assign xor_ln1039_33_fu_2723_p2 = (icmp_ln1039_34_fu_2718_p2 ^ 1'd1);

assign xor_ln1039_34_fu_2751_p2 = (icmp_ln1039_35_fu_2746_p2 ^ 1'd1);

assign xor_ln1039_35_fu_2779_p2 = (icmp_ln1039_36_fu_2774_p2 ^ 1'd1);

assign xor_ln1039_36_fu_2807_p2 = (icmp_ln1039_37_fu_2802_p2 ^ 1'd1);

assign xor_ln1039_37_fu_2835_p2 = (icmp_ln1039_38_fu_2830_p2 ^ 1'd1);

assign xor_ln1039_38_fu_2863_p2 = (icmp_ln1039_39_fu_2858_p2 ^ 1'd1);

assign xor_ln1039_39_fu_2891_p2 = (icmp_ln1039_40_fu_2886_p2 ^ 1'd1);

assign xor_ln1039_3_fu_1635_p2 = (icmp_ln1039_4_fu_1630_p2 ^ 1'd1);

assign xor_ln1039_40_fu_2919_p2 = (icmp_ln1039_41_fu_2914_p2 ^ 1'd1);

assign xor_ln1039_41_fu_2947_p2 = (icmp_ln1039_42_fu_2942_p2 ^ 1'd1);

assign xor_ln1039_42_fu_2975_p2 = (icmp_ln1039_43_fu_2970_p2 ^ 1'd1);

assign xor_ln1039_43_fu_3003_p2 = (icmp_ln1039_44_fu_2998_p2 ^ 1'd1);

assign xor_ln1039_45_fu_3183_p2 = (icmp_ln1039_46_fu_3178_p2 ^ 1'd1);

assign xor_ln1039_46_fu_3211_p2 = (icmp_ln1039_47_fu_3206_p2 ^ 1'd1);

assign xor_ln1039_47_fu_3239_p2 = (icmp_ln1039_48_fu_3234_p2 ^ 1'd1);

assign xor_ln1039_48_fu_3267_p2 = (icmp_ln1039_49_fu_3262_p2 ^ 1'd1);

assign xor_ln1039_49_fu_3295_p2 = (icmp_ln1039_50_fu_3290_p2 ^ 1'd1);

assign xor_ln1039_4_fu_1663_p2 = (icmp_ln1039_5_fu_1658_p2 ^ 1'd1);

assign xor_ln1039_50_fu_3323_p2 = (icmp_ln1039_51_fu_3318_p2 ^ 1'd1);

assign xor_ln1039_51_fu_3351_p2 = (icmp_ln1039_52_fu_3346_p2 ^ 1'd1);

assign xor_ln1039_52_fu_3379_p2 = (icmp_ln1039_53_fu_3374_p2 ^ 1'd1);

assign xor_ln1039_53_fu_3407_p2 = (icmp_ln1039_54_fu_3402_p2 ^ 1'd1);

assign xor_ln1039_54_fu_3435_p2 = (icmp_ln1039_55_fu_3430_p2 ^ 1'd1);

assign xor_ln1039_55_fu_3463_p2 = (icmp_ln1039_56_fu_3458_p2 ^ 1'd1);

assign xor_ln1039_56_fu_3491_p2 = (icmp_ln1039_57_fu_3486_p2 ^ 1'd1);

assign xor_ln1039_57_fu_3519_p2 = (icmp_ln1039_58_fu_3514_p2 ^ 1'd1);

assign xor_ln1039_58_fu_3547_p2 = (icmp_ln1039_59_fu_3542_p2 ^ 1'd1);

assign xor_ln1039_5_fu_1691_p2 = (icmp_ln1039_6_fu_1686_p2 ^ 1'd1);

assign xor_ln1039_60_fu_3727_p2 = (icmp_ln1039_61_fu_3722_p2 ^ 1'd1);

assign xor_ln1039_61_fu_3755_p2 = (icmp_ln1039_62_fu_3750_p2 ^ 1'd1);

assign xor_ln1039_62_fu_3783_p2 = (icmp_ln1039_63_fu_3778_p2 ^ 1'd1);

assign xor_ln1039_63_fu_3811_p2 = (icmp_ln1039_64_fu_3806_p2 ^ 1'd1);

assign xor_ln1039_64_fu_3839_p2 = (icmp_ln1039_65_fu_3834_p2 ^ 1'd1);

assign xor_ln1039_65_fu_3867_p2 = (icmp_ln1039_66_fu_3862_p2 ^ 1'd1);

assign xor_ln1039_66_fu_3895_p2 = (icmp_ln1039_67_fu_3890_p2 ^ 1'd1);

assign xor_ln1039_67_fu_3923_p2 = (icmp_ln1039_68_fu_3918_p2 ^ 1'd1);

assign xor_ln1039_68_fu_3951_p2 = (icmp_ln1039_69_fu_3946_p2 ^ 1'd1);

assign xor_ln1039_69_fu_3979_p2 = (icmp_ln1039_70_fu_3974_p2 ^ 1'd1);

assign xor_ln1039_6_fu_1719_p2 = (icmp_ln1039_7_fu_1714_p2 ^ 1'd1);

assign xor_ln1039_70_fu_4007_p2 = (icmp_ln1039_71_fu_4002_p2 ^ 1'd1);

assign xor_ln1039_71_fu_4035_p2 = (icmp_ln1039_72_fu_4030_p2 ^ 1'd1);

assign xor_ln1039_72_fu_4063_p2 = (icmp_ln1039_73_fu_4058_p2 ^ 1'd1);

assign xor_ln1039_73_fu_4091_p2 = (icmp_ln1039_74_fu_4086_p2 ^ 1'd1);

assign xor_ln1039_75_fu_4271_p2 = (icmp_ln1039_76_fu_4266_p2 ^ 1'd1);

assign xor_ln1039_76_fu_4299_p2 = (icmp_ln1039_77_fu_4294_p2 ^ 1'd1);

assign xor_ln1039_77_fu_4327_p2 = (icmp_ln1039_78_fu_4322_p2 ^ 1'd1);

assign xor_ln1039_78_fu_4355_p2 = (icmp_ln1039_79_fu_4350_p2 ^ 1'd1);

assign xor_ln1039_79_fu_4383_p2 = (icmp_ln1039_80_fu_4378_p2 ^ 1'd1);

assign xor_ln1039_7_fu_1747_p2 = (icmp_ln1039_8_fu_1742_p2 ^ 1'd1);

assign xor_ln1039_80_fu_4411_p2 = (icmp_ln1039_81_fu_4406_p2 ^ 1'd1);

assign xor_ln1039_81_fu_4439_p2 = (icmp_ln1039_82_fu_4434_p2 ^ 1'd1);

assign xor_ln1039_82_fu_4467_p2 = (icmp_ln1039_83_fu_4462_p2 ^ 1'd1);

assign xor_ln1039_83_fu_4495_p2 = (icmp_ln1039_84_fu_4490_p2 ^ 1'd1);

assign xor_ln1039_84_fu_4523_p2 = (icmp_ln1039_85_fu_4518_p2 ^ 1'd1);

assign xor_ln1039_85_fu_4551_p2 = (icmp_ln1039_86_fu_4546_p2 ^ 1'd1);

assign xor_ln1039_86_fu_4579_p2 = (icmp_ln1039_87_fu_4574_p2 ^ 1'd1);

assign xor_ln1039_87_fu_4607_p2 = (icmp_ln1039_88_fu_4602_p2 ^ 1'd1);

assign xor_ln1039_88_fu_4635_p2 = (icmp_ln1039_89_fu_4630_p2 ^ 1'd1);

assign xor_ln1039_8_fu_1775_p2 = (icmp_ln1039_9_fu_1770_p2 ^ 1'd1);

assign xor_ln1039_90_fu_4815_p2 = (icmp_ln1039_91_fu_4810_p2 ^ 1'd1);

assign xor_ln1039_91_fu_4843_p2 = (icmp_ln1039_92_fu_4838_p2 ^ 1'd1);

assign xor_ln1039_92_fu_4871_p2 = (icmp_ln1039_93_fu_4866_p2 ^ 1'd1);

assign xor_ln1039_93_fu_4899_p2 = (icmp_ln1039_94_fu_4894_p2 ^ 1'd1);

assign xor_ln1039_94_fu_4927_p2 = (icmp_ln1039_95_fu_4922_p2 ^ 1'd1);

assign xor_ln1039_95_fu_4955_p2 = (icmp_ln1039_96_fu_4950_p2 ^ 1'd1);

assign xor_ln1039_96_fu_4983_p2 = (icmp_ln1039_97_fu_4978_p2 ^ 1'd1);

assign xor_ln1039_97_fu_5011_p2 = (icmp_ln1039_98_fu_5006_p2 ^ 1'd1);

assign xor_ln1039_98_fu_5039_p2 = (icmp_ln1039_99_fu_5034_p2 ^ 1'd1);

assign xor_ln1039_99_fu_5067_p2 = (icmp_ln1039_100_fu_5062_p2 ^ 1'd1);

assign xor_ln1039_9_fu_1803_p2 = (icmp_ln1039_10_fu_1798_p2 ^ 1'd1);

assign xor_ln1039_fu_1551_p2 = (icmp_ln1039_1_fu_1546_p2 ^ 1'd1);

assign zext_ln1039_100_fu_5617_p1 = xor_ln1039_114_fu_5611_p2;

assign zext_ln1039_101_fu_5645_p1 = xor_ln1039_115_fu_5639_p2;

assign zext_ln1039_102_fu_5673_p1 = xor_ln1039_116_fu_5667_p2;

assign zext_ln1039_103_fu_5701_p1 = xor_ln1039_117_fu_5695_p2;

assign zext_ln1039_10_fu_1837_p1 = xor_ln1039_10_fu_1831_p2;

assign zext_ln1039_11_fu_1865_p1 = xor_ln1039_11_fu_1859_p2;

assign zext_ln1039_12_fu_1893_p1 = xor_ln1039_12_fu_1887_p2;

assign zext_ln1039_13_fu_2101_p1 = xor_ln1039_15_fu_2095_p2;

assign zext_ln1039_14_fu_2129_p1 = xor_ln1039_16_fu_2123_p2;

assign zext_ln1039_15_fu_2157_p1 = xor_ln1039_17_fu_2151_p2;

assign zext_ln1039_16_fu_2185_p1 = xor_ln1039_18_fu_2179_p2;

assign zext_ln1039_17_fu_2213_p1 = xor_ln1039_19_fu_2207_p2;

assign zext_ln1039_18_fu_2241_p1 = xor_ln1039_20_fu_2235_p2;

assign zext_ln1039_19_fu_2269_p1 = xor_ln1039_21_fu_2263_p2;

assign zext_ln1039_1_fu_1585_p1 = xor_ln1039_1_fu_1579_p2;

assign zext_ln1039_20_fu_2297_p1 = xor_ln1039_22_fu_2291_p2;

assign zext_ln1039_21_fu_2325_p1 = xor_ln1039_23_fu_2319_p2;

assign zext_ln1039_22_fu_2353_p1 = xor_ln1039_24_fu_2347_p2;

assign zext_ln1039_23_fu_2381_p1 = xor_ln1039_25_fu_2375_p2;

assign zext_ln1039_24_fu_2409_p1 = xor_ln1039_26_fu_2403_p2;

assign zext_ln1039_25_fu_2437_p1 = xor_ln1039_27_fu_2431_p2;

assign zext_ln1039_26_fu_2645_p1 = xor_ln1039_30_fu_2639_p2;

assign zext_ln1039_27_fu_2673_p1 = xor_ln1039_31_fu_2667_p2;

assign zext_ln1039_28_fu_2701_p1 = xor_ln1039_32_fu_2695_p2;

assign zext_ln1039_29_fu_2729_p1 = xor_ln1039_33_fu_2723_p2;

assign zext_ln1039_2_fu_1613_p1 = xor_ln1039_2_fu_1607_p2;

assign zext_ln1039_30_fu_2757_p1 = xor_ln1039_34_fu_2751_p2;

assign zext_ln1039_31_fu_2785_p1 = xor_ln1039_35_fu_2779_p2;

assign zext_ln1039_32_fu_2813_p1 = xor_ln1039_36_fu_2807_p2;

assign zext_ln1039_33_fu_2841_p1 = xor_ln1039_37_fu_2835_p2;

assign zext_ln1039_34_fu_2869_p1 = xor_ln1039_38_fu_2863_p2;

assign zext_ln1039_35_fu_2897_p1 = xor_ln1039_39_fu_2891_p2;

assign zext_ln1039_36_fu_2925_p1 = xor_ln1039_40_fu_2919_p2;

assign zext_ln1039_37_fu_2953_p1 = xor_ln1039_41_fu_2947_p2;

assign zext_ln1039_38_fu_2981_p1 = xor_ln1039_42_fu_2975_p2;

assign zext_ln1039_39_fu_3189_p1 = xor_ln1039_45_fu_3183_p2;

assign zext_ln1039_3_fu_1641_p1 = xor_ln1039_3_fu_1635_p2;

assign zext_ln1039_40_fu_3217_p1 = xor_ln1039_46_fu_3211_p2;

assign zext_ln1039_41_fu_3245_p1 = xor_ln1039_47_fu_3239_p2;

assign zext_ln1039_42_fu_3273_p1 = xor_ln1039_48_fu_3267_p2;

assign zext_ln1039_43_fu_3301_p1 = xor_ln1039_49_fu_3295_p2;

assign zext_ln1039_44_fu_3329_p1 = xor_ln1039_50_fu_3323_p2;

assign zext_ln1039_45_fu_3357_p1 = xor_ln1039_51_fu_3351_p2;

assign zext_ln1039_46_fu_3385_p1 = xor_ln1039_52_fu_3379_p2;

assign zext_ln1039_47_fu_3413_p1 = xor_ln1039_53_fu_3407_p2;

assign zext_ln1039_48_fu_3441_p1 = xor_ln1039_54_fu_3435_p2;

assign zext_ln1039_49_fu_3469_p1 = xor_ln1039_55_fu_3463_p2;

assign zext_ln1039_4_fu_1669_p1 = xor_ln1039_4_fu_1663_p2;

assign zext_ln1039_50_fu_3497_p1 = xor_ln1039_56_fu_3491_p2;

assign zext_ln1039_51_fu_3525_p1 = xor_ln1039_57_fu_3519_p2;

assign zext_ln1039_52_fu_3733_p1 = xor_ln1039_60_fu_3727_p2;

assign zext_ln1039_53_fu_3761_p1 = xor_ln1039_61_fu_3755_p2;

assign zext_ln1039_54_fu_3789_p1 = xor_ln1039_62_fu_3783_p2;

assign zext_ln1039_55_fu_3817_p1 = xor_ln1039_63_fu_3811_p2;

assign zext_ln1039_56_fu_3845_p1 = xor_ln1039_64_fu_3839_p2;

assign zext_ln1039_57_fu_3873_p1 = xor_ln1039_65_fu_3867_p2;

assign zext_ln1039_58_fu_3901_p1 = xor_ln1039_66_fu_3895_p2;

assign zext_ln1039_59_fu_3929_p1 = xor_ln1039_67_fu_3923_p2;

assign zext_ln1039_5_fu_1697_p1 = xor_ln1039_5_fu_1691_p2;

assign zext_ln1039_60_fu_3957_p1 = xor_ln1039_68_fu_3951_p2;

assign zext_ln1039_61_fu_3985_p1 = xor_ln1039_69_fu_3979_p2;

assign zext_ln1039_62_fu_4013_p1 = xor_ln1039_70_fu_4007_p2;

assign zext_ln1039_63_fu_4041_p1 = xor_ln1039_71_fu_4035_p2;

assign zext_ln1039_64_fu_4069_p1 = xor_ln1039_72_fu_4063_p2;

assign zext_ln1039_65_fu_4277_p1 = xor_ln1039_75_fu_4271_p2;

assign zext_ln1039_66_fu_4305_p1 = xor_ln1039_76_fu_4299_p2;

assign zext_ln1039_67_fu_4333_p1 = xor_ln1039_77_fu_4327_p2;

assign zext_ln1039_68_fu_4361_p1 = xor_ln1039_78_fu_4355_p2;

assign zext_ln1039_69_fu_4389_p1 = xor_ln1039_79_fu_4383_p2;

assign zext_ln1039_6_fu_1725_p1 = xor_ln1039_6_fu_1719_p2;

assign zext_ln1039_70_fu_4417_p1 = xor_ln1039_80_fu_4411_p2;

assign zext_ln1039_71_fu_4445_p1 = xor_ln1039_81_fu_4439_p2;

assign zext_ln1039_72_fu_4473_p1 = xor_ln1039_82_fu_4467_p2;

assign zext_ln1039_73_fu_4501_p1 = xor_ln1039_83_fu_4495_p2;

assign zext_ln1039_74_fu_4529_p1 = xor_ln1039_84_fu_4523_p2;

assign zext_ln1039_75_fu_4557_p1 = xor_ln1039_85_fu_4551_p2;

assign zext_ln1039_76_fu_4585_p1 = xor_ln1039_86_fu_4579_p2;

assign zext_ln1039_77_fu_4613_p1 = xor_ln1039_87_fu_4607_p2;

assign zext_ln1039_78_fu_4821_p1 = xor_ln1039_90_fu_4815_p2;

assign zext_ln1039_79_fu_4849_p1 = xor_ln1039_91_fu_4843_p2;

assign zext_ln1039_7_fu_1753_p1 = xor_ln1039_7_fu_1747_p2;

assign zext_ln1039_80_fu_4877_p1 = xor_ln1039_92_fu_4871_p2;

assign zext_ln1039_81_fu_4905_p1 = xor_ln1039_93_fu_4899_p2;

assign zext_ln1039_82_fu_4933_p1 = xor_ln1039_94_fu_4927_p2;

assign zext_ln1039_83_fu_4961_p1 = xor_ln1039_95_fu_4955_p2;

assign zext_ln1039_84_fu_4989_p1 = xor_ln1039_96_fu_4983_p2;

assign zext_ln1039_85_fu_5017_p1 = xor_ln1039_97_fu_5011_p2;

assign zext_ln1039_86_fu_5045_p1 = xor_ln1039_98_fu_5039_p2;

assign zext_ln1039_87_fu_5073_p1 = xor_ln1039_99_fu_5067_p2;

assign zext_ln1039_88_fu_5101_p1 = xor_ln1039_100_fu_5095_p2;

assign zext_ln1039_89_fu_5129_p1 = xor_ln1039_101_fu_5123_p2;

assign zext_ln1039_8_fu_1781_p1 = xor_ln1039_8_fu_1775_p2;

assign zext_ln1039_90_fu_5157_p1 = xor_ln1039_102_fu_5151_p2;

assign zext_ln1039_91_fu_5365_p1 = xor_ln1039_105_fu_5359_p2;

assign zext_ln1039_92_fu_5393_p1 = xor_ln1039_106_fu_5387_p2;

assign zext_ln1039_93_fu_5421_p1 = xor_ln1039_107_fu_5415_p2;

assign zext_ln1039_94_fu_5449_p1 = xor_ln1039_108_fu_5443_p2;

assign zext_ln1039_95_fu_5477_p1 = xor_ln1039_109_fu_5471_p2;

assign zext_ln1039_96_fu_5505_p1 = xor_ln1039_110_fu_5499_p2;

assign zext_ln1039_97_fu_5533_p1 = xor_ln1039_111_fu_5527_p2;

assign zext_ln1039_98_fu_5561_p1 = xor_ln1039_112_fu_5555_p2;

assign zext_ln1039_99_fu_5589_p1 = xor_ln1039_113_fu_5583_p2;

assign zext_ln1039_9_fu_1809_p1 = xor_ln1039_9_fu_1803_p2;

assign zext_ln1039_fu_1557_p1 = xor_ln1039_fu_1551_p2;

assign zext_ln215_1_fu_2073_p1 = result_V_2_fu_2067_p2;

assign zext_ln215_2_fu_2617_p1 = result_V_4_fu_2611_p2;

assign zext_ln215_3_fu_3161_p1 = result_V_6_fu_3155_p2;

assign zext_ln215_4_fu_3705_p1 = result_V_8_fu_3699_p2;

assign zext_ln215_5_fu_4249_p1 = result_V_10_fu_4243_p2;

assign zext_ln215_6_fu_4793_p1 = result_V_12_fu_4787_p2;

assign zext_ln215_7_fu_5337_p1 = result_V_14_fu_5331_p2;

assign zext_ln215_fu_1529_p1 = result_V_fu_1523_p2;

assign zext_ln840_10_fu_2033_p1 = add_ln840_27_fu_2027_p2;

assign zext_ln840_11_fu_2465_p1 = xor_ln1039_28_fu_2459_p2;

assign zext_ln840_12_fu_2481_p1 = add_ln840_31_fu_2475_p2;

assign zext_ln840_13_fu_2491_p1 = add_ln840_32_fu_2485_p2;

assign zext_ln840_14_fu_2501_p1 = add_ln840_33_fu_2495_p2;

assign zext_ln840_15_fu_2517_p1 = add_ln840_35_fu_2511_p2;

assign zext_ln840_16_fu_2527_p1 = add_ln840_36_fu_2521_p2;

assign zext_ln840_17_fu_2537_p1 = add_ln840_37_fu_2531_p2;

assign zext_ln840_18_fu_2547_p1 = add_ln840_38_fu_2541_p2;

assign zext_ln840_19_fu_2557_p1 = add_ln840_39_fu_2551_p2;

assign zext_ln840_1_fu_1937_p1 = add_ln840_17_fu_1931_p2;

assign zext_ln840_20_fu_2567_p1 = add_ln840_40_fu_2561_p2;

assign zext_ln840_21_fu_2577_p1 = add_ln840_41_fu_2571_p2;

assign zext_ln840_22_fu_3009_p1 = xor_ln1039_43_fu_3003_p2;

assign zext_ln840_23_fu_3025_p1 = add_ln840_45_fu_3019_p2;

assign zext_ln840_24_fu_3035_p1 = add_ln840_46_fu_3029_p2;

assign zext_ln840_25_fu_3045_p1 = add_ln840_47_fu_3039_p2;

assign zext_ln840_26_fu_3061_p1 = add_ln840_49_fu_3055_p2;

assign zext_ln840_27_fu_3071_p1 = add_ln840_50_fu_3065_p2;

assign zext_ln840_28_fu_3081_p1 = add_ln840_51_fu_3075_p2;

assign zext_ln840_29_fu_3091_p1 = add_ln840_52_fu_3085_p2;

assign zext_ln840_2_fu_1947_p1 = add_ln840_18_fu_1941_p2;

assign zext_ln840_30_fu_3101_p1 = add_ln840_53_fu_3095_p2;

assign zext_ln840_31_fu_3111_p1 = add_ln840_54_fu_3105_p2;

assign zext_ln840_32_fu_3121_p1 = add_ln840_55_fu_3115_p2;

assign zext_ln840_33_fu_3553_p1 = xor_ln1039_58_fu_3547_p2;

assign zext_ln840_34_fu_3569_p1 = add_ln840_59_fu_3563_p2;

assign zext_ln840_35_fu_3579_p1 = add_ln840_60_fu_3573_p2;

assign zext_ln840_36_fu_3589_p1 = add_ln840_61_fu_3583_p2;

assign zext_ln840_37_fu_3605_p1 = add_ln840_63_fu_3599_p2;

assign zext_ln840_38_fu_3615_p1 = add_ln840_64_fu_3609_p2;

assign zext_ln840_39_fu_3625_p1 = add_ln840_65_fu_3619_p2;

assign zext_ln840_3_fu_1957_p1 = add_ln840_19_fu_1951_p2;

assign zext_ln840_40_fu_3635_p1 = add_ln840_66_fu_3629_p2;

assign zext_ln840_41_fu_3645_p1 = add_ln840_67_fu_3639_p2;

assign zext_ln840_42_fu_3655_p1 = add_ln840_68_fu_3649_p2;

assign zext_ln840_43_fu_3665_p1 = add_ln840_69_fu_3659_p2;

assign zext_ln840_44_fu_4097_p1 = xor_ln1039_73_fu_4091_p2;

assign zext_ln840_45_fu_4113_p1 = add_ln840_73_fu_4107_p2;

assign zext_ln840_46_fu_4123_p1 = add_ln840_74_fu_4117_p2;

assign zext_ln840_47_fu_4133_p1 = add_ln840_75_fu_4127_p2;

assign zext_ln840_48_fu_4149_p1 = add_ln840_77_fu_4143_p2;

assign zext_ln840_49_fu_4159_p1 = add_ln840_78_fu_4153_p2;

assign zext_ln840_4_fu_1973_p1 = add_ln840_21_fu_1967_p2;

assign zext_ln840_50_fu_4169_p1 = add_ln840_79_fu_4163_p2;

assign zext_ln840_51_fu_4179_p1 = add_ln840_80_fu_4173_p2;

assign zext_ln840_52_fu_4189_p1 = add_ln840_81_fu_4183_p2;

assign zext_ln840_53_fu_4199_p1 = add_ln840_82_fu_4193_p2;

assign zext_ln840_54_fu_4209_p1 = add_ln840_83_fu_4203_p2;

assign zext_ln840_55_fu_4641_p1 = xor_ln1039_88_fu_4635_p2;

assign zext_ln840_56_fu_4657_p1 = add_ln840_87_fu_4651_p2;

assign zext_ln840_57_fu_4667_p1 = add_ln840_88_fu_4661_p2;

assign zext_ln840_58_fu_4677_p1 = add_ln840_89_fu_4671_p2;

assign zext_ln840_59_fu_4693_p1 = add_ln840_91_fu_4687_p2;

assign zext_ln840_5_fu_1983_p1 = add_ln840_22_fu_1977_p2;

assign zext_ln840_60_fu_4703_p1 = add_ln840_92_fu_4697_p2;

assign zext_ln840_61_fu_4713_p1 = add_ln840_93_fu_4707_p2;

assign zext_ln840_62_fu_4723_p1 = add_ln840_94_fu_4717_p2;

assign zext_ln840_63_fu_4733_p1 = add_ln840_95_fu_4727_p2;

assign zext_ln840_64_fu_4743_p1 = add_ln840_96_fu_4737_p2;

assign zext_ln840_65_fu_4753_p1 = add_ln840_97_fu_4747_p2;

assign zext_ln840_66_fu_5185_p1 = xor_ln1039_103_fu_5179_p2;

assign zext_ln840_67_fu_5201_p1 = add_ln840_101_fu_5195_p2;

assign zext_ln840_68_fu_5211_p1 = add_ln840_102_fu_5205_p2;

assign zext_ln840_69_fu_5221_p1 = add_ln840_103_fu_5215_p2;

assign zext_ln840_6_fu_1993_p1 = add_ln840_23_fu_1987_p2;

assign zext_ln840_70_fu_5237_p1 = add_ln840_105_fu_5231_p2;

assign zext_ln840_71_fu_5247_p1 = add_ln840_106_fu_5241_p2;

assign zext_ln840_72_fu_5257_p1 = add_ln840_107_fu_5251_p2;

assign zext_ln840_73_fu_5267_p1 = add_ln840_108_fu_5261_p2;

assign zext_ln840_74_fu_5277_p1 = add_ln840_109_fu_5271_p2;

assign zext_ln840_75_fu_5287_p1 = add_ln840_110_fu_5281_p2;

assign zext_ln840_76_fu_5297_p1 = add_ln840_111_fu_5291_p2;

assign zext_ln840_77_fu_5729_p1 = xor_ln1039_118_fu_5723_p2;

assign zext_ln840_78_fu_5745_p1 = add_ln840_115_fu_5739_p2;

assign zext_ln840_79_fu_5755_p1 = add_ln840_116_fu_5749_p2;

assign zext_ln840_7_fu_2003_p1 = add_ln840_24_fu_1997_p2;

assign zext_ln840_80_fu_5765_p1 = add_ln840_117_fu_5759_p2;

assign zext_ln840_81_fu_5781_p1 = add_ln840_119_fu_5775_p2;

assign zext_ln840_82_fu_5791_p1 = add_ln840_120_fu_5785_p2;

assign zext_ln840_83_fu_5801_p1 = add_ln840_121_fu_5795_p2;

assign zext_ln840_84_fu_5811_p1 = add_ln840_122_fu_5805_p2;

assign zext_ln840_85_fu_5821_p1 = add_ln840_123_fu_5815_p2;

assign zext_ln840_86_fu_5831_p1 = add_ln840_124_fu_5825_p2;

assign zext_ln840_87_fu_5841_p1 = add_ln840_125_fu_5835_p2;

assign zext_ln840_8_fu_2013_p1 = add_ln840_25_fu_2007_p2;

assign zext_ln840_9_fu_2023_p1 = add_ln840_26_fu_2017_p2;

assign zext_ln840_fu_1921_p1 = xor_ln1039_13_fu_1915_p2;

endmodule //MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch
