ncsim: 08.20-s012: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
ncsim> run
ASSERT/WARNING (time 0 FS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
0 % complete
ASSERT/WARNING (time 254040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
1 % complete
ASSERT/WARNING (time 508040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
2 % complete
ASSERT/WARNING (time 762040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
3 % complete
ASSERT/WARNING (time 1016040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
4 % complete
ASSERT/WARNING (time 1270040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
5 % complete
ASSERT/WARNING (time 1524040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
6 % complete
ASSERT/WARNING (time 1778040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
7 % complete
ASSERT/WARNING (time 2032040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
8 % complete
ASSERT/WARNING (time 2286040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
9 % complete
ASSERT/WARNING (time 2540040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
10 % complete
ASSERT/WARNING (time 2794040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
11 % complete
ASSERT/WARNING (time 3048040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
12 % complete
ASSERT/WARNING (time 3302040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
13 % complete
ASSERT/WARNING (time 3556040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
14 % complete
ASSERT/WARNING (time 3810040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
15 % complete
ASSERT/WARNING (time 4064040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
16 % complete
ASSERT/WARNING (time 4318040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
17 % complete
ASSERT/WARNING (time 4572040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
18 % complete
ASSERT/WARNING (time 4826040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
19 % complete
ASSERT/WARNING (time 5080040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
20 % complete
ASSERT/WARNING (time 5334040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
21 % complete
ASSERT/WARNING (time 5588040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
22 % complete
ASSERT/WARNING (time 5842040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
23 % complete
ASSERT/WARNING (time 6096040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
24 % complete
ASSERT/WARNING (time 6350040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
25 % complete
ASSERT/WARNING (time 6604040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
26 % complete
ASSERT/WARNING (time 6858040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
27 % complete
ASSERT/WARNING (time 7112040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
28 % complete
ASSERT/WARNING (time 7366040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
29 % complete
ASSERT/WARNING (time 7620040 NS) from process :$PROCESS_003 (architecture WORKLIB.BCH_TB:Testbench)
30 % complete
Simulation interrupted at 7764576 NS + 2
./sim.vhd:48 		buf<= '0' & buf(0 TO n-2); 	
ncsim> exit
