library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fulladder_4tb is
end fulladder_4tb;

architecture Behavioral of fulladder_4tb is
    component fulladder_4tb is
        Port ( a : in STD_LOGIC_VECTOR(3 downto 0);
               b : in STD_LOGIC_VECTOR(3 downto 0);
               Cin : in STD_LOGIC;
               s : out STD_LOGIC_VECTOR(3 downto 0);
               Cout : out STD_LOGIC);
    end component;

    signal a_tb, b_tb : STD_LOGIC_VECTOR(3 downto 0);
    signal Cin_tb : STD_LOGIC;
    signal s_tb : STD_LOGIC_VECTOR(3 downto 0);
    signal Cout_tb : STD_LOGIC;
begin
    DUT: fulladder_4tb port map (a_tb, b_tb, Cin_tb, s_tb, Cout_tb);

    -- Stimulus process
    stimulus: process
    begin
        -- Test case 1: A=0000, B=0000, Cin=0
        a_tb <= "0000";
        b_tb <= "0000";
        Cin_tb <= '0';
        wait for 10 ns;

        -- Test case 2: A=0101, B=0010, Cin=1
        a_tb <= "0101";
        b_tb <= "0010";
        Cin_tb <= '1';
        wait for 10 ns;

        -- Test case 3: A=1111, B=1111, Cin=1
        a_tb <= "1111";
        b_tb <= "1111";
        Cin_tb <= '1';
        wait for 10 ns;

        -- Add more test cases as needed...

        wait;
    end process;
end Behavioral;
