


ARM Macro Assembler    Page 1 


    1 00000000         ;****************************************************************
    2 00000000         ;EQUates
    3 00000000         ;Characters
    4 00000000 0000000D 
                       CR      EQU              0x0D
    5 00000000 0000000A 
                       LF      EQU              0x0A
    6 00000000 00000000 
                       NULL    EQU              0x00
    7 00000000         ;---------------------------------------------------------------
    8 00000000         ;PORTx_PCRn (Port x pin control register n [for pin n])
    9 00000000         ;___->10-08:Pin mux control (select 0 to 8)
   10 00000000         ;Use provided PORT_PCR_MUX_SELECT_2_MASK
   11 00000000         ;---------------------------------------------------------------
   12 00000000         ;Port B
   14 00000000         PORT_PCR_SET_PTB2_UART0_RX
                               EQU              (PORT_PCR_ISF_MASK :OR:                                    PORT_PCR_MUX
_SELECT_2_MASK)
   16 00000000         PORT_PCR_SET_PTB1_UART0_TX
                               EQU              (PORT_PCR_ISF_MASK :OR:                                    PORT_PCR_MUX
_SELECT_2_MASK)
   17 00000000         ;---------------------------------------------------------------
   18 00000000         ;SIM_SCGC4
   19 00000000         ;1->10:UART0 clock gate control (enabled)
   20 00000000         ;Use provided SIM_SCGC4_UART0_MASK
   21 00000000         ;---------------------------------------------------------------
   22 00000000         ;SIM_SCGC5
   23 00000000         ;1->10:Port B clock gate control (enabled)
   24 00000000         ;Use provided SIM_SCGC5_PORTB_MASK
   25 00000000         ;---------------------------------------------------------------
   26 00000000         ;SIM_SOPT2
   27 00000000         ;01=27-26:UART0SRC=UART0 clock source select (MCGFLLCLK)
   28 00000000         ;---------------------------------------------------------------
   30 00000000         SIM_SOPT2_UART0SRC_MCGFLLCLK
                               EQU              (1 << SIM_SOPT2_UART0SRC_SHIFT)
   31 00000000         ;---------------------------------------------------------------
   32 00000000         ;SIM_SOPT5
   33 00000000         ; 0->   16:UART0 open drain enable (disabled)
   34 00000000         ; 0->   02:UART0 receive data select (UART0_RX)
   35 00000000         ;00->01-00:UART0 transmit data select source (UART0_TX)
   39 00000000         SIM_SOPT5_UART0_EXTERN_MASK_CLEAR
                               EQU              (SIM_SOPT5_UART0ODE_MASK :OR:                                  SIM_SOPT



ARM Macro Assembler    Page 2 


5_UART0RXSRC_MASK :OR:                                  SIM_SOPT5_UART0TXSRC_MASK)
   40 00000000         ;---------------------------------------------------------------
   41 00000000         ;UART0_BDH
   42 00000000         ;    0->  7:LIN break detect IE (disabled)
   43 00000000         ;    0->  6:RxD input active edge IE (disabled)
   44 00000000         ;    0->  5:Stop bit number select (1)
   45 00000000         ;00001->4-0:SBR[12:0] (UART0CLK / [9600 * (OSR + 1)]) 
   46 00000000         ;UART0CLK is MCGFLLCLK
   47 00000000         ;MCGPLLCLK is 47972352 Hz ~=~ 48 MHz
   48 00000000         ;SBR ~=~ 48 MHz / (9600 * 16) = 312.5 --> 312 = 0x138
   49 00000000         ;SBR = 47972352 / (9600 * 16) = 312.32 --> 312 = 0x138
   50 00000000 00000001 
                       UART0_BDH_9600
                               EQU              0x01
   51 00000000         ;---------------------------------------------------------------
   52 00000000         ;UART0_BDL
   53 00000000         ;26->7-0:SBR[7:0] (UART0CLK / [9600 * (OSR + 1)])
   54 00000000         ;UART0CLK is MCGFLLCLK
   55 00000000         ;MCGPLLCLK is 47972352 Hz ~=~ 48 MHz
   56 00000000         ;SBR ~=~ 48 MHz / (9600 * 16) = 312.5 --> 312 = 0x138
   57 00000000         ;SBR = 47972352 / (9600 * 16) = 312.32 --> 312 = 0x138
   58 00000000 00000038 
                       UART0_BDL_9600
                               EQU              0x38
   59 00000000         ;---------------------------------------------------------------
   60 00000000         ;UART0_C1
   61 00000000         ;0-->7:LOOPS=loops select (normal)
   62 00000000         ;0-->6:DOZEEN=doze enable (disabled)
   63 00000000         ;0-->5:RSRC=receiver source select (internal--no effect LOOPS=0)
   64 00000000         ;0-->4:M=9- or 8-bit mode select 
   65 00000000         ;        (1 start, 8 data [lsb first], 1 stop)
   66 00000000         ;0-->3:WAKE=receiver wakeup method select (idle)
   67 00000000         ;0-->2:IDLE=idle line type select (idle begins after start bit)
   68 00000000         ;0-->1:PE=parity enable (disabled)
   69 00000000         ;0-->0:PT=parity type (even parity--no effect PE=0)
   70 00000000 00000000 
                       UART0_C1_8N1
                               EQU              0x00
   71 00000000         ;---------------------------------------------------------------
   72 00000000         ;UART0_C2
   73 00000000         ;0-->7:TIE=transmit IE for TDRE (disabled)
   74 00000000         ;0-->6:TCIE=transmission complete IE for TC (disabled)



ARM Macro Assembler    Page 3 


   75 00000000         ;0-->5:RIE=receiver IE for RDRF (disabled)
   76 00000000         ;0-->4:ILIE=idle line IE for IDLE (disabled)
   77 00000000         ;1-->3:TE=transmitter enable (enabled)
   78 00000000         ;1-->2:RE=receiver enable (enabled)
   79 00000000         ;0-->1:RWU=receiver wakeup control (normal)
   80 00000000         ;0-->0:SBK=send break (disabled, normal)
   81 00000000         UART0_C2_T_R
                               EQU              (UART0_C2_TE_MASK :OR: UART0_C2_RE_MASK)
   82 00000000         ;---------------------------------------------------------------
   83 00000000         ;UART0_C3
   84 00000000         ;0-->7:R8T9=9th data bit for receiver (not used M=0)
   85 00000000         ;           10th data bit for transmitter (not used M10=0)
   86 00000000         ;0-->6:R9T8=9th data bit for transmitter (not used M=0)
   87 00000000         ;           10th data bit for receiver (not used M10=0)
   88 00000000         ;0-->5:TXDIR=UART_TX pin direction in single-wire mode
   89 00000000         ;            (no effect LOOPS=0)
   90 00000000         ;0-->4:TXINV=transmit data inversion (not inverted)
   91 00000000         ;0-->3:ORIE=overrun IE for OR (disabled)
   92 00000000         ;0-->2:NEIE=noise error IE for NF (disabled)
   93 00000000         ;0-->1:FEIE=framing error IE for FE (disabled)
   94 00000000         ;0-->0:PEIE=parity error IE for PF (disabled)
   95 00000000 00000000 
                       UART0_C3_NO_TXINV
                               EQU              0x00
   96 00000000         ;---------------------------------------------------------------
   97 00000000         ;UART0_C4
   98 00000000         ;    0-->  7:MAEN1=match address mode enable 1 (disabled)
   99 00000000         ;    0-->  6:MAEN2=match address mode enable 2 (disabled)
  100 00000000         ;    0-->  5:M10=10-bit mode select (not selected)
  101 00000000         ;01111-->4-0:OSR=over sampling ratio (16)
  102 00000000         ;               = 1 + OSR for 3 <= OSR <= 31
  103 00000000         ;               = 16 for 0 <= OSR <= 2 (invalid values)
  104 00000000 0000000F 
                       UART0_C4_OSR_16
                               EQU              0x0F
  105 00000000 0000000F 
                       UART0_C4_NO_MATCH_OSR_16
                               EQU              UART0_C4_OSR_16
  106 00000000         ;---------------------------------------------------------------
  107 00000000         ;UART0_C5
  108 00000000         ;  0-->  7:TDMAE=transmitter DMA enable (disabled)
  109 00000000         ;  0-->  6:Reserved; read-only; always 0



ARM Macro Assembler    Page 4 


  110 00000000         ;  0-->  5:RDMAE=receiver full DMA enable (disabled)
  111 00000000         ;000-->4-2:Reserved; read-only; always 0
  112 00000000         ;  0-->  1:BOTHEDGE=both edge sampling (rising edge only)
  113 00000000         ;  0-->  0:RESYNCDIS=resynchronization disable (enabled)
  114 00000000 00000000 
                       UART0_C5_NO_DMA_SSR_SYNC
                               EQU              0x00
  115 00000000         ;---------------------------------------------------------------
  116 00000000         ;UART0_S1
  117 00000000         ;0-->7:TDRE=transmit data register empty flag; read-only
  118 00000000         ;0-->6:TC=transmission complete flag; read-only
  119 00000000         ;0-->5:RDRF=receive data register full flag; read-only
  120 00000000         ;1-->4:IDLE=idle line flag; write 1 to clear (clear)
  121 00000000         ;1-->3:OR=receiver overrun flag; write 1 to clear (clear)
  122 00000000         ;1-->2:NF=noise flag; write 1 to clear (clear)
  123 00000000         ;1-->1:FE=framing error flag; write 1 to clear (clear)
  124 00000000         ;1-->0:PF=parity error flag; write 1 to clear (clear)
  129 00000000         UART0_S1_CLEAR_FLAGS
                               EQU              (UART0_S1_IDLE_MASK :OR:                              UART0_S1_OR_MASK 
:OR:                              UART0_S1_NF_MASK :OR:                              UART0_S1_FE_MASK :OR:           
                   UART0_S1_PF_MASK)
  130 00000000         ;---------------------------------------------------------------
  131 00000000         ;UART0_S2
  132 00000000         ;1-->7:LBKDIF=LIN break detect interrupt flag (clear)
  133 00000000         ;             write 1 to clear
  134 00000000         ;1-->6:RXEDGIF=RxD pin active edge interrupt flag (clear)
  135 00000000         ;              write 1 to clear
  136 00000000         ;0-->5:(reserved); read-only; always 0
  137 00000000         ;0-->4:RXINV=receive data inversion (disabled)
  138 00000000         ;0-->3:RWUID=receive wake-up idle detect
  139 00000000         ;0-->2:BRK13=break character generation length (10)
  140 00000000         ;0-->1:LBKDE=LIN break detect enable (disabled)
  141 00000000         ;0-->0:RAF=receiver active flag; read-only
  143 00000000         UART0_S2_NO_RXINV_BRK10_NO_LBKDETECT_CLEAR_FLAGS
                               EQU              (UART0_S2_LBKDIF_MASK :OR: UART0_S2_RXEDGIF_MASK)
  144 00000000         ;---------------------------------------------------------------
                       
Command Line: --debug --length=49 --width=120 --diag_suppress=9931 --cpu=Cortex-M0+ --apcs=interwork --depend=.\objects\
exercise05_equ.d -o.\objects\exercise05_equ.o -IC:\Users\Atticus\AppData\Local\Arm\Packs\Keil\Kinetis_KLxx_DFP\1.14.0\De
vice\Include -IC:\Keil_v5\ARM\CMSIS\Include --predefine="__EVAL SETA 1" --predefine="__UVISION_VERSION SETA 531" --prede
fine="MKL05Z32xxx4 SETA 1" --list=.\listings\exercise05_equ.lst Exercise05_EQU.s
