git clone --depth 1 --no-tags https://github.com/Kyvin234/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314927055
git clone --depth 1 --no-tags https://github.com/jxj710/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314709837
git clone --depth 1 --no-tags https://github.com/RiccardoCuccu/SODS-DualVth-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315013483
git clone --depth 1 --no-tags https://github.com/Matrixpecker/Cache-Memory-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315971607
git clone --depth 1 --no-tags https://github.com/FiveLu/DE10_nano_opencl_emulator-deploy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315648900
git clone --depth 1 --no-tags https://github.com/fue19389/Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315212209
git clone --depth 1 --no-tags https://github.com/jackylotung/VLSI_HW3_CACHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315228438
git clone --depth 1 --no-tags https://github.com/leoalpa20/proyecto2Digitales2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315093925
git clone --depth 1 --no-tags https://github.com/arjun99pili/schramm-paar-aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316572136
git clone --depth 1 --no-tags https://github.com/JorgeMunozTaylor/laboratorio-7-grupo8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316622718
git clone --depth 1 --no-tags https://github.com/fabiano77/MU0_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316702461
git clone --depth 1 --no-tags https://github.com/seunghun1ee/designVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315357515
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fw-wishbone-interconnect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316334244
git clone --depth 1 --no-tags https://github.com/DoctorOctopus-Zhan/VE370-Intro-to-Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312540417
git clone --depth 1 --no-tags https://github.com/Soroosh-Bsl/DigitalSystemsDesign---Fall2017-2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312546891
git clone --depth 1 --no-tags https://github.com/Jason-Du/Chiu_HW3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312460539
git clone --depth 1 --no-tags https://github.com/Tengs-Penkwe/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314549835
git clone --depth 1 --no-tags https://github.com/is3012/VerilogCode_PISO-PIPO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314584572
git clone --depth 1 --no-tags https://github.com/lukasvozenilek/468Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314105685
git clone --depth 1 --no-tags https://github.com/IRL-QnA/20201118-Hex-to-ASCII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313981736
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313066876
git clone --depth 1 --no-tags https://github.com/emwilbanks/Four.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313071313
git clone --depth 1 --no-tags https://github.com/emwilbanks/DM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313056017
git clone --depth 1 --no-tags https://github.com/emwilbanks/RF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313065429
git clone --depth 1 --no-tags https://github.com/emwilbanks/IM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313065581
git clone --depth 1 --no-tags https://github.com/MR-Blobfish-and-friend/cpe223-goose-run.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312970145
git clone --depth 1 --no-tags https://github.com/mohammedBadawi/Transaction-layer-packet-detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313138850
git clone --depth 1 --no-tags https://github.com/JustinCalma/CECS-341-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316659997
git clone --depth 1 --no-tags https://github.com/bSchnepp/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316841452
git clone --depth 1 --no-tags https://github.com/andy420811/Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316019147
git clone --depth 1 --no-tags https://github.com/damurka5/lastlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316210149
git clone --depth 1 --no-tags https://github.com/rubblesky/multi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316219799
git clone --depth 1 --no-tags https://github.com/wnavnzxck1/SW_Digital_System_and_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315534156
git clone --depth 1 --no-tags https://github.com/dinuly23/simple_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316503874
git clone --depth 1 --no-tags https://github.com/joelsanchezmoreno/caravel_custom_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316617178
git clone --depth 1 --no-tags https://github.com/tishajha/dsd_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316542215
git clone --depth 1 --no-tags https://github.com/Nelson-da-Silva/isa_team3_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315903580
git clone --depth 1 --no-tags https://github.com/mankaichuang/verilog_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315871717
git clone --depth 1 --no-tags https://github.com/francescocorongiu/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313274632
git clone --depth 1 --no-tags https://github.com/emwilbanks/INC4_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313066618
git clone --depth 1 --no-tags https://github.com/virusxiewy/riscv-5stage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312453693
git clone --depth 1 --no-tags https://github.com/chiaradolciami/lab_isa38.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313010594
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313642674
git clone --depth 1 --no-tags https://github.com/Abdul-Vasan/Automated-cloth-cutter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314013204
git clone --depth 1 --no-tags https://github.com/zhangpeng-sh/PLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316761092
git clone --depth 1 --no-tags https://github.com/changju784/Guess-the-number-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316388306
git clone --depth 1 --no-tags https://github.com/tomasspi/arqui-comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316349873
git clone --depth 1 --no-tags https://github.com/casperx/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316629072
git clone --depth 1 --no-tags https://github.com/zeneiny/ReLu_neuron.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314168282
git clone --depth 1 --no-tags https://github.com/P6-36-216/Prefix-Adder-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314269836
git clone --depth 1 --no-tags https://github.com/TimoMRX/EDC_Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316363408
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/porsesadorFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315205313
git clone --depth 1 --no-tags https://github.com/Margareth-Vela/Proyecto_uP_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314967091
git clone --depth 1 --no-tags https://github.com/gar19421/Proyecto_Final_Microprocesador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314967411
git clone --depth 1 --no-tags https://github.com/anujbaliyan24/I2C-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314875526
git clone --depth 1 --no-tags https://github.com/youssefbeshir/DD2Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316063748
git clone --depth 1 --no-tags https://github.com/EthanSK/Hardware-Verification-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315461123
git clone --depth 1 --no-tags https://github.com/Smile834/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314829554
git clone --depth 1 --no-tags https://github.com/darrynjordan/de10-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315542496
git clone --depth 1 --no-tags https://github.com/PingchengDong/Hardware-Implementation-of-SGM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312992895
git clone --depth 1 --no-tags https://github.com/EstephanZ246/Proyecto_final_UP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313472625
git clone --depth 1 --no-tags https://github.com/dheerajVagavolu/CS4100_RISCV_Processor-Design-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312175335
git clone --depth 1 --no-tags https://github.com/LoJunKai/FPGA-Game-Struct.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312183685
git clone --depth 1 --no-tags https://github.com/SandaruJayawardana/fpga_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312914897
git clone --depth 1 --no-tags https://github.com/josephtnguyen/TramelBlaze_UART_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312914468
git clone --depth 1 --no-tags https://github.com/emwilbanks/Flopr_32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313055633
git clone --depth 1 --no-tags https://github.com/THBolle/TFE4152-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313294325
git clone --depth 1 --no-tags https://github.com/P6-36-216/DDCO-Lab-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313832943
git clone --depth 1 --no-tags https://github.com/cac19148/Electronica_Digital_1-Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315163076
git clone --depth 1 --no-tags https://github.com/kuby1412/DigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314821724
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/animation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314286643
git clone --depth 1 --no-tags https://github.com/tomieiro/equalizacao_intensidade.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315119689
git clone --depth 1 --no-tags https://github.com/vulkanbets/FIR_Filter_Time_Multiplexed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315517418
git clone --depth 1 --no-tags https://github.com/apast005/CTRL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315659686
git clone --depth 1 --no-tags https://github.com/h20190544/BITS-G540.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315861218
git clone --depth 1 --no-tags https://github.com/kilimanj4r0/control_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316262385
git clone --depth 1 --no-tags https://github.com/thiagorss/snooping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316304003
git clone --depth 1 --no-tags https://github.com/ElvisXYKun/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315864296
git clone --depth 1 --no-tags https://github.com/mol18822/Proyecto_Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316086603
git clone --depth 1 --no-tags https://github.com/anna328p/hlcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316123960
git clone --depth 1 --no-tags https://github.com/jorgevasquezutec/LABsinglecycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314615281
git clone --depth 1 --no-tags https://github.com/Priyankar1996/Superscalar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314855875
git clone --depth 1 --no-tags https://github.com/onurcayan/verilog_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316554347
git clone --depth 1 --no-tags https://github.com/pabgonzalez/Electronica3-TP3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312433325
git clone --depth 1 --no-tags https://github.com/ISAgroup26/LAB1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312821856
git clone --depth 1 --no-tags https://github.com/cmd2001/EPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/312832217
git clone --depth 1 --no-tags https://github.com/bingwaa/Low-pass-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313157148
git clone --depth 1 --no-tags https://github.com/emwilbanks/MUX2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/313061000
git clone --depth 1 --no-tags https://github.com/vid58/Lab_06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314887555
git clone --depth 1 --no-tags https://github.com/shimjaeyeong/Power_Honey_Nap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316736095
git clone --depth 1 --no-tags https://github.com/otreblan/lab8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316823519
git clone --depth 1 --no-tags https://github.com/0fajarpurnama0/Verilog-HDL-Advance-Computer-Organization-II.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315777717
git clone --depth 1 --no-tags https://github.com/mariatheresahqs/RISCV-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/315288232
git clone --depth 1 --no-tags https://github.com/kaiXlee/32-bit-RISC-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/316023018
git clone --depth 1 --no-tags https://github.com/yashichawla/DDCO-Lab-UE19CS206.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314206957
git clone --depth 1 --no-tags https://github.com/Tatev2919/Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/314291387
