// Copyright Advanced Micro Devices, Inc., or its affiliates.
// SPDX-License-Identifier: MIT

#include <rocRoller/GPUArchitecture/GPUInstructionInfo.hpp>
#include <rocRoller/Utilities/Error.hpp>
#include <rocRoller/Utilities/Settings.hpp>

namespace rocRoller
{
    bool GPUInstructionInfo::isDLOP(std::string const& opCode)
    {
        return opCode.starts_with("v_dot");
    }

    bool GPUInstructionInfo::isMFMA(std::string const& opCode)
    {
        return opCode.starts_with("v_mfma");
    }

    bool GPUInstructionInfo::isWMMA(std::string const& opCode)
    {
        return opCode.starts_with("v_wmma");
    }

    bool GPUInstructionInfo::isSWMMAC(std::string const& opCode)
    {
        return opCode.rfind("v_swmmac", 0) == 0;
    }

    bool GPUInstructionInfo::isVCMPX(std::string const& opCode)
    {
        return opCode.starts_with("v_cmpx_");
    }

    bool GPUInstructionInfo::isVCMP(std::string const& opCode)
    {
        return opCode.starts_with("v_cmp_");
    }

    bool GPUInstructionInfo::isScalar(std::string const& opCode)
    {
        return opCode.starts_with("s_");
    }

    bool GPUInstructionInfo::isSMEM(std::string const& opCode)
    {
        return opCode.starts_with("s_load") || opCode.starts_with("s_store");
    }

    bool GPUInstructionInfo::isSBarrier(std::string const& opCode)
    {
        return opCode.starts_with("s_barrier");
    }

    bool GPUInstructionInfo::isSControl(std::string const& opCode)
    {
        return isScalar(opCode)
               && (opCode.find("branch") != std::string::npos //
                   || opCode == "s_endpgm" || isSBarrier(opCode));
    }

    bool GPUInstructionInfo::isSALU(std::string const& opCode)
    {
        return isScalar(opCode) && !isSMEM(opCode) && !isSControl(opCode);
    }

    bool GPUInstructionInfo::isVector(std::string const& opCode)
    {
        return (opCode.starts_with("v_")) || isVMEM(opCode) || isFlat(opCode) || isLDS(opCode);
    }

    bool GPUInstructionInfo::isVALU(std::string const& opCode)
    {
        return isVector(opCode) && !isVMEM(opCode) && !isFlat(opCode) && !isLDS(opCode)
               && !isMFMA(opCode) && !isDLOP(opCode);
    }

    bool GPUInstructionInfo::isVALUTrans(std::string const& opCode)
    {
        return isVALU(opCode)
               && (opCode.starts_with("v_exp_f32") || opCode.starts_with("v_log_f32")
                   || opCode.starts_with("v_rcp_f32") || opCode.starts_with("v_rcp_iflag_f32")
                   || opCode.starts_with("v_rsq_f32") || opCode.starts_with("v_rcp_f64")
                   || opCode.starts_with("v_rsq_f64") || opCode.starts_with("v_sqrt_f32")
                   || opCode.starts_with("v_sqrt_f64") || opCode.starts_with("v_sin_f32")
                   || opCode.starts_with("v_cos_f32") || opCode.starts_with("v_rcp_f16")
                   || opCode.starts_with("v_sqrt_f16") || opCode.starts_with("v_rsq_f16")
                   || opCode.starts_with("v_log_f16") || opCode.starts_with("v_exp_f16")
                   || opCode.starts_with("v_sin_f16") || opCode.starts_with("v_cos_f16")
                   || opCode.starts_with("v_exp_legacy_f32")
                   || opCode.starts_with("v_log_legacy_f32"));
    }

    bool GPUInstructionInfo::isDGEMM(std::string const& opCode)
    {
        return opCode.starts_with("v_mfma_f64");
    }

    bool GPUInstructionInfo::isSGEMM(std::string const& opCode)
    {
        auto endPos = opCode.length() - 4;
        return opCode.starts_with("v_mfma_") && opCode.rfind("f32", endPos) == 0;
    }

    bool GPUInstructionInfo::isVMEM(std::string const& opCode)
    {
        return opCode.starts_with("buffer_") || opCode.starts_with("global_");
    }

    bool GPUInstructionInfo::isVMEMRead(std::string const& opCode)
    {
        return isVMEM(opCode)
               && (opCode.find("read") != std::string::npos
                   || opCode.find("load") != std::string::npos);
    }

    bool GPUInstructionInfo::isVMEMWrite(std::string const& opCode)
    {
        return isVMEM(opCode)
               && (opCode.find("write") != std::string::npos
                   || opCode.find("store") != std::string::npos);
    }

    bool GPUInstructionInfo::isFlat(std::string const& opCode)
    {
        return opCode.starts_with("flat_");
    }

    bool GPUInstructionInfo::isLDS(std::string const& opCode)
    {
        return opCode.starts_with("ds_");
    }

    bool GPUInstructionInfo::isLDSRead(std::string const& opCode)
    {
        return isLDS(opCode)
               && (opCode.find("read") != std::string::npos
                   || opCode.find("load") != std::string::npos);
    }

    bool GPUInstructionInfo::isLDSWrite(std::string const& opCode)
    {
        return isLDS(opCode)
               && (opCode.find("write") != std::string::npos
                   || opCode.find("store") != std::string::npos);
    }

    bool GPUInstructionInfo::isTensor(std::string const& opCode)
    {
        return opCode.starts_with("tensor_");
    }

    bool GPUInstructionInfo::isACCVGPRWrite(std::string const& opCode)
    {
        return opCode.starts_with("v_accvgpr_write");
    }

    bool GPUInstructionInfo::isACCVGPRRead(std::string const& opCode)
    {
        return opCode.starts_with("v_accvgpr_read");
    }

    bool GPUInstructionInfo::isIntInst(std::string const& opCode)
    {
        return opCode.find("_i32") != std::string::npos || opCode.find("_i64") != std::string::npos;
    }

    bool GPUInstructionInfo::isUIntInst(std::string const& opCode)
    {
        return opCode.find("_u32") != std::string::npos || opCode.find("_u64") != std::string::npos;
    }

    bool GPUInstructionInfo::isVAddInst(std::string const& opCode)
    {
        return opCode.starts_with("v_add");
    }

    bool GPUInstructionInfo::isVAddCarryInst(std::string const& opCode)
    {
        return opCode.starts_with("v_addc_");
    }

    bool GPUInstructionInfo::isVSubInst(std::string const& opCode)
    {
        return opCode.starts_with("v_sub");
    }

    bool GPUInstructionInfo::isVSubCarryInst(std::string const& opCode)
    {
        return opCode.starts_with("v_subb_");
    }

    bool GPUInstructionInfo::isVReadlane(std::string const& opCode)
    {
        return opCode.starts_with("v_readlane") || opCode.starts_with("v_readfirstlane");
    }

    bool GPUInstructionInfo::isVWritelane(std::string const& opCode)
    {
        return opCode.starts_with("v_writelane");
    }

    bool GPUInstructionInfo::isVPermlane(std::string const& opCode)
    {
        return opCode.starts_with("v_permlane");
    }

    bool GPUInstructionInfo::isVDivScale(std::string const& opCode)
    {
        return opCode.starts_with("v_div_scale");
    }

    bool GPUInstructionInfo::isVDivFmas(std::string const& opCode)
    {
        return opCode.starts_with("v_div_fmas_");
    }

    CoexecCategory GPUInstructionInfo::getCoexecCategory(std::string const& opCode)
    {
        if(opCode.empty())
            return CoexecCategory::NotAnInstruction;

        if(isScalar(opCode))
            return CoexecCategory::Scalar;

        if(isMFMA(opCode))
        {
            if(opCode.find("scale") != std::string::npos)
                return CoexecCategory::XDL_Scale;

            return CoexecCategory::XDL;
        }

        if(isDLOP(opCode))
            return CoexecCategory::XDL;

        if(isVALUTrans(opCode))
            return CoexecCategory::VALU_Trans;

        if(isVALU(opCode))
            return CoexecCategory::VALU;

        if(isVMEM(opCode) || isFlat(opCode))
            return CoexecCategory::VMEM;

        if(isLDS(opCode) || isTensor(opCode))
            return CoexecCategory::LDS;

        if(Settings::Get(Settings::AllowUnknownInstructions))
        {
            return CoexecCategory::NotAnInstruction;
        }
        else
        {
            Throw<FatalError>("Unknown category for ", ShowValue(opCode));
        }

        return CoexecCategory::Count;
    }

    std::string toString(CoexecCategory cat)
    {
        switch(cat)
        {
        case CoexecCategory::NotAnInstruction:
            return "NotAnInstruction";
        case CoexecCategory::Scalar:
            return "Scalar";
        case CoexecCategory::VMEM:
            return "VMEM";
        case CoexecCategory::VALU:
            return "VALU";
        case CoexecCategory::VALU_Trans:
            return "VALU_Trans";
        case CoexecCategory::XDL:
            return "XDL";
        case CoexecCategory::XDL_Scale:
            return "XDL_Scale";
        case CoexecCategory::LDS:
            return "LDS";
        case CoexecCategory::Count:
            break;
        }

        return "Invalid Category";
    }
}
