<profile>

<section name = "Vivado HLS Report for 'dense'" level="0">
<item name = "Date">Wed Jul  9 15:09:19 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">cnn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">81220, 81220, 0.812 ms, 0.812 ms, 81220, 81220, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">2352, 2352, 3, -, -, 784, no</column>
<column name="- Loop 2">78860, 78860, 7886, -, -, 10, no</column>
<column name=" + Loop 2.1">7868, 7868, 281, -, -, 28, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 28, -, -, -</column>
<column name="Expression">-, -, 0, 2157, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 256, 112, 0</column>
<column name="Multiplexer">-, -, -, 2919, -</column>
<column name="Register">-, -, 2936, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 12, 3, 9, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="top_mac_muladd_8sfYi_U206">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U207">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U208">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U209">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U210">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U211">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U212">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U213">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U214">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U215">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U216">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U217">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U218">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U219">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U220">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U221">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U222">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U223">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U224">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U225">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U226">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U227">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U228">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U229">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U230">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U231">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U232">top_mac_muladd_8sfYi, i0 + i1 * i2</column>
<column name="top_mac_muladd_8sfYi_U233">top_mac_muladd_8sfYi, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_0_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_1_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_2_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_3_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_4_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_5_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_6_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_7_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_8_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_9_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_10_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_11_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_12_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_13_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_14_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
<column name="temp_15_V_U">dense_temp_0_V, 0, 16, 7, 0, 49, 8, 1, 392</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1117_10_fu_2897_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_11_fu_2972_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_12_fu_3047_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_13_fu_3122_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_14_fu_3197_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_15_fu_3272_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_16_fu_3347_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_17_fu_3422_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_18_fu_3497_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_19_fu_3572_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_1_fu_2248_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_20_fu_3647_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_21_fu_3722_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_22_fu_3797_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_23_fu_3872_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_24_fu_3947_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_25_fu_4022_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_26_fu_4097_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_27_fu_4172_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_2_fu_2310_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_3_fu_2372_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_4_fu_2447_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_5_fu_2522_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_6_fu_2597_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_7_fu_2672_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_8_fu_2747_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_9_fu_2822_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln1117_fu_2194_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln203_fu_2180_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln21_fu_2123_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln23_10_fu_3159_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_11_fu_3234_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_12_fu_3309_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_13_fu_3384_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_14_fu_3459_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_15_fu_3534_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_16_fu_3609_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_17_fu_3684_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_18_fu_3759_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_19_fu_3834_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_1_fu_2484_p2">+, 0, 0, 14, 10, 3</column>
<column name="add_ln23_20_fu_3909_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_21_fu_3984_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_22_fu_4059_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_23_fu_4134_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_24_fu_4195_p2">+, 0, 0, 14, 10, 5</column>
<column name="add_ln23_2_fu_2559_p2">+, 0, 0, 14, 10, 3</column>
<column name="add_ln23_3_fu_2634_p2">+, 0, 0, 14, 10, 3</column>
<column name="add_ln23_4_fu_2709_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_5_fu_2784_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_6_fu_2859_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_7_fu_2934_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_8_fu_3009_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_9_fu_3084_p2">+, 0, 0, 14, 10, 4</column>
<column name="add_ln23_fu_2409_p2">+, 0, 0, 14, 10, 3</column>
<column name="add_ln25_10_fu_2869_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_11_fu_2944_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_12_fu_3019_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_13_fu_3094_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_14_fu_3169_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_15_fu_3244_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_16_fu_3319_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_17_fu_3394_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_18_fu_3469_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_19_fu_3544_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_1_fu_2233_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_20_fu_3619_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_21_fu_3694_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_22_fu_3769_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_23_fu_3844_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_24_fu_3919_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_25_fu_3994_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_26_fu_4069_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_27_fu_4144_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_28_fu_2101_p2">+, 0, 0, 17, 13, 10</column>
<column name="add_ln25_2_fu_2295_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_3_fu_2357_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_4_fu_2419_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_5_fu_2494_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_6_fu_2569_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_7_fu_2644_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_8_fu_2719_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_9_fu_2794_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln25_fu_2148_p2">+, 0, 0, 17, 13, 13</column>
<column name="c_fu_2113_p2">+, 0, 0, 13, 4, 1</column>
<column name="i_fu_2058_p2">+, 0, 0, 14, 10, 1</column>
<column name="ap_block_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1006">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1060">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_900">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_952">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_2052_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln20_fu_2107_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln23_fu_2142_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="or_ln1116_1_fu_2305_p2">or, 0, 0, 4, 4, 2</column>
<column name="or_ln1116_2_fu_2367_p2">or, 0, 0, 4, 4, 2</column>
<column name="or_ln1116_fu_2243_p2">or, 0, 0, 4, 4, 1</column>
<column name="or_ln23_1_fu_2285_p2">or, 0, 0, 10, 10, 2</column>
<column name="or_ln23_2_fu_2347_p2">or, 0, 0, 10, 10, 2</column>
<column name="or_ln23_fu_2223_p2">or, 0, 0, 10, 10, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1381, 309, 1, 309</column>
<column name="c_0_reg_1595">9, 2, 4, 8</column>
<column name="i1_0_0_reg_1629">9, 2, 10, 20</column>
<column name="i_0_reg_1584">9, 2, 10, 20</column>
<column name="input_V_blk_n_AR">9, 2, 1, 2</column>
<column name="input_V_blk_n_AW">9, 2, 1, 2</column>
<column name="input_V_blk_n_B">9, 2, 1, 2</column>
<column name="input_V_blk_n_R">9, 2, 1, 2</column>
<column name="input_V_blk_n_W">9, 2, 1, 2</column>
<column name="m_axi_input_V_ARADDR">141, 31, 32, 992</column>
<column name="m_axi_input_V_ARLEN">15, 3, 32, 96</column>
<column name="p_Val2_0_reg_1618">9, 2, 8, 16</column>
<column name="phi_ln1116_10_reg_1781">21, 4, 8, 32</column>
<column name="phi_ln1116_11_reg_1795">21, 4, 8, 32</column>
<column name="phi_ln1116_12_reg_1809">21, 4, 8, 32</column>
<column name="phi_ln1116_13_reg_1823">21, 4, 8, 32</column>
<column name="phi_ln1116_14_reg_1837">21, 4, 8, 32</column>
<column name="phi_ln1116_15_reg_1851">21, 4, 8, 32</column>
<column name="phi_ln1116_16_reg_1865">21, 4, 8, 32</column>
<column name="phi_ln1116_17_reg_1879">21, 4, 8, 32</column>
<column name="phi_ln1116_18_reg_1893">21, 4, 8, 32</column>
<column name="phi_ln1116_19_reg_1907">21, 4, 8, 32</column>
<column name="phi_ln1116_1_reg_1655">21, 4, 8, 32</column>
<column name="phi_ln1116_20_reg_1921">21, 4, 8, 32</column>
<column name="phi_ln1116_21_reg_1935">21, 4, 8, 32</column>
<column name="phi_ln1116_22_reg_1949">21, 4, 8, 32</column>
<column name="phi_ln1116_23_reg_1963">21, 4, 8, 32</column>
<column name="phi_ln1116_24_reg_1977">21, 4, 8, 32</column>
<column name="phi_ln1116_25_reg_1991">21, 4, 8, 32</column>
<column name="phi_ln1116_26_reg_2005">21, 4, 8, 32</column>
<column name="phi_ln1116_27_reg_2019">21, 4, 8, 32</column>
<column name="phi_ln1116_2_reg_1669">21, 4, 8, 32</column>
<column name="phi_ln1116_3_reg_1683">21, 4, 8, 32</column>
<column name="phi_ln1116_4_reg_1697">21, 4, 8, 32</column>
<column name="phi_ln1116_5_reg_1711">21, 4, 8, 32</column>
<column name="phi_ln1116_6_reg_1725">21, 4, 8, 32</column>
<column name="phi_ln1116_7_reg_1739">21, 4, 8, 32</column>
<column name="phi_ln1116_8_reg_1753">21, 4, 8, 32</column>
<column name="phi_ln1116_9_reg_1767">21, 4, 8, 32</column>
<column name="phi_ln1116_reg_1641">21, 4, 8, 32</column>
<column name="phi_mul_reg_1606">9, 2, 13, 26</column>
<column name="temp_0_V_address0">44, 9, 6, 54</column>
<column name="temp_10_V_address0">44, 9, 6, 54</column>
<column name="temp_11_V_address0">44, 9, 6, 54</column>
<column name="temp_12_V_address0">44, 9, 6, 54</column>
<column name="temp_13_V_address0">44, 9, 6, 54</column>
<column name="temp_14_V_address0">44, 9, 6, 54</column>
<column name="temp_15_V_address0">44, 9, 6, 54</column>
<column name="temp_1_V_address0">44, 9, 6, 54</column>
<column name="temp_2_V_address0">44, 9, 6, 54</column>
<column name="temp_3_V_address0">44, 9, 6, 54</column>
<column name="temp_4_V_address0">44, 9, 6, 54</column>
<column name="temp_5_V_address0">44, 9, 6, 54</column>
<column name="temp_6_V_address0">44, 9, 6, 54</column>
<column name="temp_7_V_address0">44, 9, 6, 54</column>
<column name="temp_8_V_address0">44, 9, 6, 54</column>
<column name="temp_9_V_address0">44, 9, 6, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1192_10_reg_5403">11, 0, 11, 0</column>
<column name="add_ln1192_11_reg_5469">11, 0, 11, 0</column>
<column name="add_ln1192_12_reg_5535">11, 0, 11, 0</column>
<column name="add_ln1192_13_reg_5601">11, 0, 11, 0</column>
<column name="add_ln1192_14_reg_5667">11, 0, 11, 0</column>
<column name="add_ln1192_15_reg_5733">11, 0, 11, 0</column>
<column name="add_ln1192_16_reg_5799">11, 0, 11, 0</column>
<column name="add_ln1192_17_reg_5865">11, 0, 11, 0</column>
<column name="add_ln1192_18_reg_5931">11, 0, 11, 0</column>
<column name="add_ln1192_19_reg_5997">11, 0, 11, 0</column>
<column name="add_ln1192_1_reg_4801">11, 0, 11, 0</column>
<column name="add_ln1192_20_reg_6063">11, 0, 11, 0</column>
<column name="add_ln1192_21_reg_6129">11, 0, 11, 0</column>
<column name="add_ln1192_22_reg_6195">11, 0, 11, 0</column>
<column name="add_ln1192_23_reg_6261">11, 0, 11, 0</column>
<column name="add_ln1192_24_reg_6327">11, 0, 11, 0</column>
<column name="add_ln1192_25_reg_6393">11, 0, 11, 0</column>
<column name="add_ln1192_26_reg_6459">11, 0, 11, 0</column>
<column name="add_ln1192_2_reg_4891">11, 0, 11, 0</column>
<column name="add_ln1192_3_reg_4941">11, 0, 11, 0</column>
<column name="add_ln1192_4_reg_5007">11, 0, 11, 0</column>
<column name="add_ln1192_5_reg_5073">11, 0, 11, 0</column>
<column name="add_ln1192_6_reg_5139">11, 0, 11, 0</column>
<column name="add_ln1192_7_reg_5205">11, 0, 11, 0</column>
<column name="add_ln1192_8_reg_5271">11, 0, 11, 0</column>
<column name="add_ln1192_9_reg_5337">11, 0, 11, 0</column>
<column name="add_ln1192_reg_4731">11, 0, 11, 0</column>
<column name="add_ln23_24_reg_6520">10, 0, 10, 0</column>
<column name="add_ln25_28_reg_4614">13, 0, 13, 0</column>
<column name="ap_CS_fsm">308, 0, 308, 0</column>
<column name="c_0_reg_1595">4, 0, 4, 0</column>
<column name="c_reg_4622">4, 0, 4, 0</column>
<column name="fcBias_V_addr_10_rea_reg_5266">8, 0, 8, 0</column>
<column name="fcBias_V_addr_10_reg_5255">32, 0, 32, 0</column>
<column name="fcBias_V_addr_11_rea_reg_5332">8, 0, 8, 0</column>
<column name="fcBias_V_addr_11_reg_5321">32, 0, 32, 0</column>
<column name="fcBias_V_addr_12_rea_reg_5398">8, 0, 8, 0</column>
<column name="fcBias_V_addr_12_reg_5387">32, 0, 32, 0</column>
<column name="fcBias_V_addr_13_rea_reg_5464">8, 0, 8, 0</column>
<column name="fcBias_V_addr_13_reg_5453">32, 0, 32, 0</column>
<column name="fcBias_V_addr_14_rea_reg_5530">8, 0, 8, 0</column>
<column name="fcBias_V_addr_14_reg_5519">32, 0, 32, 0</column>
<column name="fcBias_V_addr_15_rea_reg_5596">8, 0, 8, 0</column>
<column name="fcBias_V_addr_15_reg_5585">32, 0, 32, 0</column>
<column name="fcBias_V_addr_16_rea_reg_5662">8, 0, 8, 0</column>
<column name="fcBias_V_addr_16_reg_5651">32, 0, 32, 0</column>
<column name="fcBias_V_addr_17_rea_reg_5728">8, 0, 8, 0</column>
<column name="fcBias_V_addr_17_reg_5717">32, 0, 32, 0</column>
<column name="fcBias_V_addr_18_rea_reg_5794">8, 0, 8, 0</column>
<column name="fcBias_V_addr_18_reg_5783">32, 0, 32, 0</column>
<column name="fcBias_V_addr_19_rea_reg_5860">8, 0, 8, 0</column>
<column name="fcBias_V_addr_19_reg_5849">32, 0, 32, 0</column>
<column name="fcBias_V_addr_1_reg_4694">32, 0, 32, 0</column>
<column name="fcBias_V_addr_20_rea_reg_5926">8, 0, 8, 0</column>
<column name="fcBias_V_addr_20_reg_5915">32, 0, 32, 0</column>
<column name="fcBias_V_addr_21_rea_reg_5992">8, 0, 8, 0</column>
<column name="fcBias_V_addr_21_reg_5981">32, 0, 32, 0</column>
<column name="fcBias_V_addr_22_rea_reg_6058">8, 0, 8, 0</column>
<column name="fcBias_V_addr_22_reg_6047">32, 0, 32, 0</column>
<column name="fcBias_V_addr_23_rea_reg_6124">8, 0, 8, 0</column>
<column name="fcBias_V_addr_23_reg_6113">32, 0, 32, 0</column>
<column name="fcBias_V_addr_24_rea_reg_6190">8, 0, 8, 0</column>
<column name="fcBias_V_addr_24_reg_6179">32, 0, 32, 0</column>
<column name="fcBias_V_addr_25_rea_reg_6256">8, 0, 8, 0</column>
<column name="fcBias_V_addr_25_reg_6245">32, 0, 32, 0</column>
<column name="fcBias_V_addr_26_rea_reg_6322">8, 0, 8, 0</column>
<column name="fcBias_V_addr_26_reg_6311">32, 0, 32, 0</column>
<column name="fcBias_V_addr_27_rea_reg_6388">8, 0, 8, 0</column>
<column name="fcBias_V_addr_27_reg_6377">32, 0, 32, 0</column>
<column name="fcBias_V_addr_28_rea_reg_6454">8, 0, 8, 0</column>
<column name="fcBias_V_addr_28_reg_6443">32, 0, 32, 0</column>
<column name="fcBias_V_addr_29_rea_reg_6525">8, 0, 8, 0</column>
<column name="fcBias_V_addr_29_reg_6509">32, 0, 32, 0</column>
<column name="fcBias_V_addr_2_read_reg_4726">8, 0, 8, 0</column>
<column name="fcBias_V_addr_2_reg_4720">32, 0, 32, 0</column>
<column name="fcBias_V_addr_3_read_reg_4796">8, 0, 8, 0</column>
<column name="fcBias_V_addr_3_reg_4785">32, 0, 32, 0</column>
<column name="fcBias_V_addr_4_read_reg_4886">8, 0, 8, 0</column>
<column name="fcBias_V_addr_4_reg_4855">32, 0, 32, 0</column>
<column name="fcBias_V_addr_5_read_reg_4936">8, 0, 8, 0</column>
<column name="fcBias_V_addr_5_reg_4925">32, 0, 32, 0</column>
<column name="fcBias_V_addr_6_read_reg_5002">8, 0, 8, 0</column>
<column name="fcBias_V_addr_6_reg_4991">32, 0, 32, 0</column>
<column name="fcBias_V_addr_7_read_reg_5068">8, 0, 8, 0</column>
<column name="fcBias_V_addr_7_reg_5057">32, 0, 32, 0</column>
<column name="fcBias_V_addr_8_read_reg_5134">8, 0, 8, 0</column>
<column name="fcBias_V_addr_8_reg_5123">32, 0, 32, 0</column>
<column name="fcBias_V_addr_9_read_reg_5200">8, 0, 8, 0</column>
<column name="fcBias_V_addr_9_reg_5189">32, 0, 32, 0</column>
<column name="fcBias_V_addr_reg_4632">32, 0, 32, 0</column>
<column name="i1_0_0_reg_1629">10, 0, 10, 0</column>
<column name="i_0_reg_1584">10, 0, 10, 0</column>
<column name="i_reg_4473">10, 0, 10, 0</column>
<column name="input_V_addr_read_reg_4478">8, 0, 8, 0</column>
<column name="or_ln1116_1_reg_4811">3, 0, 4, 1</column>
<column name="or_ln1116_2_reg_4901">2, 0, 4, 2</column>
<column name="or_ln1116_reg_4741">3, 0, 4, 1</column>
<column name="p_Val2_0_reg_1618">8, 0, 8, 0</column>
<column name="phi_ln1116_10_reg_1781">8, 0, 8, 0</column>
<column name="phi_ln1116_11_reg_1795">8, 0, 8, 0</column>
<column name="phi_ln1116_12_reg_1809">8, 0, 8, 0</column>
<column name="phi_ln1116_13_reg_1823">8, 0, 8, 0</column>
<column name="phi_ln1116_14_reg_1837">8, 0, 8, 0</column>
<column name="phi_ln1116_15_reg_1851">8, 0, 8, 0</column>
<column name="phi_ln1116_16_reg_1865">8, 0, 8, 0</column>
<column name="phi_ln1116_17_reg_1879">8, 0, 8, 0</column>
<column name="phi_ln1116_18_reg_1893">8, 0, 8, 0</column>
<column name="phi_ln1116_19_reg_1907">8, 0, 8, 0</column>
<column name="phi_ln1116_1_reg_1655">8, 0, 8, 0</column>
<column name="phi_ln1116_20_reg_1921">8, 0, 8, 0</column>
<column name="phi_ln1116_21_reg_1935">8, 0, 8, 0</column>
<column name="phi_ln1116_22_reg_1949">8, 0, 8, 0</column>
<column name="phi_ln1116_23_reg_1963">8, 0, 8, 0</column>
<column name="phi_ln1116_24_reg_1977">8, 0, 8, 0</column>
<column name="phi_ln1116_25_reg_1991">8, 0, 8, 0</column>
<column name="phi_ln1116_26_reg_2005">8, 0, 8, 0</column>
<column name="phi_ln1116_27_reg_2019">8, 0, 8, 0</column>
<column name="phi_ln1116_2_reg_1669">8, 0, 8, 0</column>
<column name="phi_ln1116_3_reg_1683">8, 0, 8, 0</column>
<column name="phi_ln1116_4_reg_1697">8, 0, 8, 0</column>
<column name="phi_ln1116_5_reg_1711">8, 0, 8, 0</column>
<column name="phi_ln1116_6_reg_1725">8, 0, 8, 0</column>
<column name="phi_ln1116_7_reg_1739">8, 0, 8, 0</column>
<column name="phi_ln1116_8_reg_1753">8, 0, 8, 0</column>
<column name="phi_ln1116_9_reg_1767">8, 0, 8, 0</column>
<column name="phi_ln1116_reg_1641">8, 0, 8, 0</column>
<column name="phi_mul_reg_1606">13, 0, 13, 0</column>
<column name="sext_ln25_reg_4582">33, 0, 33, 0</column>
<column name="sext_ln5_reg_4465">33, 0, 33, 0</column>
<column name="sext_ln6_reg_4460">33, 0, 33, 0</column>
<column name="sum_V_reg_4638">8, 0, 8, 0</column>
<column name="temp_0_V_addr_reg_4502">6, 0, 6, 0</column>
<column name="temp_10_V_addr_reg_4552">6, 0, 6, 0</column>
<column name="temp_11_V_addr_1_reg_4876">6, 0, 6, 0</column>
<column name="temp_11_V_addr_reg_4557">6, 0, 6, 0</column>
<column name="temp_12_V_addr_reg_4562">6, 0, 6, 0</column>
<column name="temp_13_V_addr_reg_4567">6, 0, 6, 0</column>
<column name="temp_14_V_addr_reg_4572">6, 0, 6, 0</column>
<column name="temp_15_V_addr_1_reg_4881">6, 0, 6, 0</column>
<column name="temp_15_V_addr_reg_4577">6, 0, 6, 0</column>
<column name="temp_1_V_addr_reg_4507">6, 0, 6, 0</column>
<column name="temp_2_V_addr_reg_4512">6, 0, 6, 0</column>
<column name="temp_3_V_addr_1_reg_4866">6, 0, 6, 0</column>
<column name="temp_3_V_addr_reg_4517">6, 0, 6, 0</column>
<column name="temp_4_V_addr_reg_4522">6, 0, 6, 0</column>
<column name="temp_5_V_addr_reg_4527">6, 0, 6, 0</column>
<column name="temp_6_V_addr_reg_4532">6, 0, 6, 0</column>
<column name="temp_7_V_addr_1_reg_4871">6, 0, 6, 0</column>
<column name="temp_7_V_addr_reg_4537">6, 0, 6, 0</column>
<column name="temp_8_V_addr_reg_4542">6, 0, 6, 0</column>
<column name="temp_9_V_addr_reg_4547">6, 0, 6, 0</column>
<column name="tmp_10_reg_5525">8, 0, 8, 0</column>
<column name="tmp_11_reg_5591">8, 0, 8, 0</column>
<column name="tmp_12_reg_5657">8, 0, 8, 0</column>
<column name="tmp_13_reg_5723">8, 0, 8, 0</column>
<column name="tmp_14_reg_5789">8, 0, 8, 0</column>
<column name="tmp_15_reg_5855">8, 0, 8, 0</column>
<column name="tmp_16_reg_5921">8, 0, 8, 0</column>
<column name="tmp_17_reg_5987">8, 0, 8, 0</column>
<column name="tmp_18_reg_6053">8, 0, 8, 0</column>
<column name="tmp_19_reg_6119">8, 0, 8, 0</column>
<column name="tmp_1_reg_4861">8, 0, 8, 0</column>
<column name="tmp_20_reg_6185">8, 0, 8, 0</column>
<column name="tmp_21_reg_6251">8, 0, 8, 0</column>
<column name="tmp_22_reg_6317">8, 0, 8, 0</column>
<column name="tmp_23_reg_6383">8, 0, 8, 0</column>
<column name="tmp_24_reg_6449">8, 0, 8, 0</column>
<column name="tmp_25_reg_6515">8, 0, 8, 0</column>
<column name="tmp_2_reg_4931">8, 0, 8, 0</column>
<column name="tmp_3_reg_4997">8, 0, 8, 0</column>
<column name="tmp_4_reg_5063">8, 0, 8, 0</column>
<column name="tmp_5_reg_5129">8, 0, 8, 0</column>
<column name="tmp_6_reg_5195">8, 0, 8, 0</column>
<column name="tmp_7_reg_5261">8, 0, 8, 0</column>
<column name="tmp_8_reg_5327">8, 0, 8, 0</column>
<column name="tmp_9_reg_5393">8, 0, 8, 0</column>
<column name="tmp_reg_4791">8, 0, 8, 0</column>
<column name="tmp_s_reg_5459">8, 0, 8, 0</column>
<column name="trunc_ln1116_reg_4651">4, 0, 4, 0</column>
<column name="trunc_ln203_reg_4498">4, 0, 4, 0</column>
<column name="zext_ln1116_25_reg_4646">13, 0, 33, 20</column>
<column name="zext_ln1116_26_reg_4736">13, 0, 33, 20</column>
<column name="zext_ln1116_27_reg_4806">13, 0, 33, 20</column>
<column name="zext_ln1116_28_reg_4896">13, 0, 33, 20</column>
<column name="zext_ln1116_29_reg_4946">13, 0, 33, 20</column>
<column name="zext_ln1116_30_reg_5012">13, 0, 33, 20</column>
<column name="zext_ln1116_31_reg_5078">13, 0, 33, 20</column>
<column name="zext_ln1116_32_reg_5144">13, 0, 33, 20</column>
<column name="zext_ln1116_33_reg_5210">13, 0, 33, 20</column>
<column name="zext_ln1116_34_reg_5276">13, 0, 33, 20</column>
<column name="zext_ln1116_35_reg_5342">13, 0, 33, 20</column>
<column name="zext_ln1116_36_reg_5408">13, 0, 33, 20</column>
<column name="zext_ln1116_37_reg_5474">13, 0, 33, 20</column>
<column name="zext_ln1116_38_reg_5540">13, 0, 33, 20</column>
<column name="zext_ln1116_39_reg_5606">13, 0, 33, 20</column>
<column name="zext_ln1116_40_reg_5672">13, 0, 33, 20</column>
<column name="zext_ln1116_41_reg_5738">13, 0, 33, 20</column>
<column name="zext_ln1116_42_reg_5804">13, 0, 33, 20</column>
<column name="zext_ln1116_43_reg_5870">13, 0, 33, 20</column>
<column name="zext_ln1116_44_reg_5936">13, 0, 33, 20</column>
<column name="zext_ln1116_45_reg_6002">13, 0, 33, 20</column>
<column name="zext_ln1116_46_reg_6068">13, 0, 33, 20</column>
<column name="zext_ln1116_47_reg_6134">13, 0, 33, 20</column>
<column name="zext_ln1116_48_reg_6200">13, 0, 33, 20</column>
<column name="zext_ln1116_49_reg_6266">13, 0, 33, 20</column>
<column name="zext_ln1116_50_reg_6332">13, 0, 33, 20</column>
<column name="zext_ln1116_51_reg_6398">13, 0, 33, 20</column>
<column name="zext_ln1116_52_reg_6464">13, 0, 33, 20</column>
<column name="zext_ln1116_reg_4658">6, 0, 64, 58</column>
<column name="zext_ln21_reg_4627">4, 0, 33, 29</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense, return value</column>
<column name="m_axi_input_V_AWVALID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWREADY">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWADDR">out, 32, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWLEN">out, 32, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWSIZE">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWBURST">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWLOCK">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWCACHE">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWPROT">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWQOS">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWREGION">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_AWUSER">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WVALID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WREADY">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WDATA">out, 8, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WSTRB">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WLAST">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_WUSER">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARVALID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARREADY">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARADDR">out, 32, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARID">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARLEN">out, 32, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARSIZE">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARBURST">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARLOCK">out, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARCACHE">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARPROT">out, 3, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARQOS">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARREGION">out, 4, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_ARUSER">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RVALID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RREADY">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RDATA">in, 8, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RLAST">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RUSER">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_RRESP">in, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BVALID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BREADY">out, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BRESP">in, 2, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BID">in, 1, m_axi, input_V, pointer</column>
<column name="m_axi_input_V_BUSER">in, 1, m_axi, input_V, pointer</column>
<column name="input_V_offset">in, 32, ap_none, input_V_offset, scalar</column>
<column name="outputDense_V_offset">in, 32, ap_none, outputDense_V_offset, scalar</column>
<column name="fcWeight_V_offset">in, 32, ap_none, fcWeight_V_offset, scalar</column>
<column name="fcBias_V_offset">in, 32, ap_none, fcBias_V_offset, scalar</column>
</table>
</item>
</section>
</profile>
