#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jun 17 11:59:03 2022
# Process ID: 11372
# Current directory: D:/Xilinx/finalproject/finalproject.runs/synth_1
# Command line: vivado.exe -log HDMI_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_TOP.tcl
# Log file: D:/Xilinx/finalproject/finalproject.runs/synth_1/HDMI_TOP.vds
# Journal file: D:/Xilinx/finalproject/finalproject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source HDMI_TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top HDMI_TOP -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1061.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'HDMI_TOP' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_fifo_mm_s_0_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_fifo_mm_s_0_0' (1#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_0_0' is unconnected for instance 'axi_fifo_mm_s_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:206]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_0' of module 'design_1_axi_fifo_mm_s_0_0' has 26 connections declared, but only 24 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:206]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_fifo_mm_s_1_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_fifo_mm_s_1_0' (2#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_axi_fifo_mm_s_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'design_1_axi_fifo_mm_s_1_0' is unconnected for instance 'axi_fifo_mm_s_1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:231]
WARNING: [Synth 8-7023] instance 'axi_fifo_mm_s_1' of module 'design_1_axi_fifo_mm_s_1_0' has 32 connections declared, but only 29 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:231]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:464]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CA5Z32' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1471]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (3#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1710]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_0' is unconnected for instance 'auto_pc' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1710]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_0' has 60 connections declared, but only 58 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1710]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CA5Z32' (4#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1471]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_I4GRPB' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1771]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (5#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2010]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_auto_pc_1' is unconnected for instance 'auto_pc' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2010]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_1' has 60 connections declared, but only 58 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2010]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_I4GRPB' (6#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:1771]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1BOGR4T' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2071]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1BOGR4T' (7#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2071]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_O7FAN0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_2' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_2' (8#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2672]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_1_auto_pc_2' is unconnected for instance 'auto_pc' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2672]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_1_auto_pc_2' has 79 connections declared, but only 77 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2672]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_O7FAN0' (9#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:2357]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (10#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (11#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:464]
WARNING: [Synth 8-7071] port 'M02_AXI_araddr' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arburst' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arcache' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arlen' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arlock' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arregion' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arsize' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_arvalid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awaddr' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awburst' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awcache' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awlen' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awlock' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awregion' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awsize' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_awvalid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_bready' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_rready' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_wdata' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_wlast' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'M02_AXI_wvalid' of module 'design_1_axi_interconnect_0_0' is unconnected for instance 'axi_interconnect_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7023] instance 'axi_interconnect_0' of module 'design_1_axi_interconnect_0_0' has 121 connections declared, but only 93 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:261]
INFO: [Synth 8-6157] synthesizing module 'design_1_myI2STx_v1_0_0_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_myI2STx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myI2STx_v1_0_0_0' (12#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_myI2STx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_myPrescaler_0_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myPrescaler_0_0' (13#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_myPrescaler_1_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myPrescaler_1_0' (14#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_myPrescaler_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mySPIRxTx_v1_0_0_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_mySPIRxTx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mySPIRxTx_v1_0_0_0' (15#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_mySPIRxTx_v1_0_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (16#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:390]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:390]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:390]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:390]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (17#1) [D:/Xilinx/finalproject/finalproject.runs/synth_1/.Xil/Vivado-11372-DESKTOP-D4Q528Q/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:398]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'design_1_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:398]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 65 connections declared, but only 63 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:398]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-6104] Input port 'DDR_addr' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:59]
WARNING: [Synth 8-6104] Input port 'DDR_ba' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:60]
WARNING: [Synth 8-6104] Input port 'DDR_cas_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:61]
WARNING: [Synth 8-6104] Input port 'DDR_ck_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:62]
WARNING: [Synth 8-6104] Input port 'DDR_ck_p' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:63]
WARNING: [Synth 8-6104] Input port 'DDR_cke' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:64]
WARNING: [Synth 8-6104] Input port 'DDR_cs_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:65]
WARNING: [Synth 8-6104] Input port 'DDR_dm' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:66]
WARNING: [Synth 8-6104] Input port 'DDR_dq' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:67]
WARNING: [Synth 8-6104] Input port 'DDR_dqs_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:68]
WARNING: [Synth 8-6104] Input port 'DDR_dqs_p' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:69]
WARNING: [Synth 8-6104] Input port 'DDR_odt' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:70]
WARNING: [Synth 8-6104] Input port 'DDR_ras_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:71]
WARNING: [Synth 8-6104] Input port 'DDR_reset_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:72]
WARNING: [Synth 8-6104] Input port 'DDR_we_n' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:73]
WARNING: [Synth 8-6104] Input port 'FIXED_IO_ddr_vrn' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:74]
WARNING: [Synth 8-6104] Input port 'FIXED_IO_ddr_vrp' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:75]
WARNING: [Synth 8-6104] Input port 'FIXED_IO_mio' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:76]
WARNING: [Synth 8-6104] Input port 'FIXED_IO_ps_clk' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:77]
WARNING: [Synth 8-6104] Input port 'FIXED_IO_ps_porb' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:78]
WARNING: [Synth 8-6104] Input port 'FIXED_IO_ps_srstb' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:79]
WARNING: [Synth 8-6104] Input port 'bclk' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:80]
WARNING: [Synth 8-6104] Input port 'lrclk' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:81]
WARNING: [Synth 8-6104] Input port 'mclk' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:82]
WARNING: [Synth 8-6104] Input port 'mosi' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:84]
WARNING: [Synth 8-6104] Input port 'sclk' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:85]
WARNING: [Synth 8-6104] Input port 'sdata' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:86]
WARNING: [Synth 8-6104] Input port 'ss' has an internal driver [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:87]
WARNING: [Synth 8-7071] port 'led' of module 'design_1_wrapper' is unconnected for instance 'design_1_wrapper_i' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:58]
WARNING: [Synth 8-7023] instance 'design_1_wrapper_i' of module 'design_1_wrapper' has 30 connections declared, but only 29 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:58]
INFO: [Synth 8-6157] synthesizing module 'display_clocks' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/display_clocks.v:5]
	Parameter MULT_MASTER bound to: 37.125000 - type: double 
	Parameter DIV_MASTER bound to: 5 - type: integer 
	Parameter DIV_5X bound to: 2.000000 - type: double 
	Parameter DIV_1X bound to: 10 - type: integer 
	Parameter IN_PERIOD bound to: 10.000000 - type: double 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:40114]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (20#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:40114]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (21#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'display_clocks' (22#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/display_clocks.v:5]
INFO: [Synth 8-6157] synthesizing module 'display_timings' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/display_timings.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter V_RES bound to: 720 - type: integer 
	Parameter H_FP bound to: 110 - type: integer 
	Parameter H_SYNC bound to: 40 - type: integer 
	Parameter H_BP bound to: 220 - type: integer 
	Parameter V_FP bound to: 5 - type: integer 
	Parameter V_SYNC bound to: 5 - type: integer 
	Parameter V_BP bound to: 20 - type: integer 
	Parameter H_POL bound to: 1 - type: integer 
	Parameter V_POL bound to: 1 - type: integer 
	Parameter H_STA bound to: 32'sb11111111111111111111111010001110 
	Parameter HS_STA bound to: 32'sb11111111111111111111111011111100 
	Parameter HS_END bound to: 32'sb11111111111111111111111100100100 
	Parameter HA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter HA_END bound to: 32'sb00000000000000000000010011111111 
	Parameter V_STA bound to: 32'sb11111111111111111111111111100010 
	Parameter VS_STA bound to: 32'sb11111111111111111111111111100111 
	Parameter VS_END bound to: 32'sb11111111111111111111111111101100 
	Parameter VA_STA bound to: 32'sb00000000000000000000000000000000 
	Parameter VA_END bound to: 32'sb00000000000000000000001011001111 
INFO: [Synth 8-6155] done synthesizing module 'display_timings' (23#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/display_timings.v:5]
INFO: [Synth 8-6157] synthesizing module 'gfx' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/gfx_inst.v:4]
INFO: [Synth 8-6157] synthesizing module 'numberdisplay' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/numberdisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'number1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number1.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000001000100010001000000000000000000000000000000000000000000000001000100010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number1' (24#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number1.sv:5]
WARNING: [Synth 8-7071] port 'i_number' of module 'number1' is unconnected for instance 'num1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/numberdisplay.v:74]
WARNING: [Synth 8-7023] instance 'num1' of module 'number1' has 10 connections declared, but only 9 given [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/numberdisplay.v:74]
INFO: [Synth 8-6157] synthesizing module 'number2' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number2.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000100010001000000000000000000000000000000000000000000000000000000010001000100010001000100010000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number2' (25#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number2.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number3' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number3.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000000000000010001000100010001000100010000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000010001000100000000000000000000000000000000000000000000000000000001000100010000000000000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000010001000000000000000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number3' (26#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number3.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number4' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number4.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000000000001000100000000000000000000000000000000000000010001000000000000000100010000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000100010000000000000001000100000000000000000000000000000000000000010001000000000000000100010000000000000000000000000000000000000001000100000000000000010001000000000000000000000000000000000000000100010001000100010001000100010001000100000000000000000000000000010001000100010001000100010001000100010000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number4' (27#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number4.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number5' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number5.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100000000000000000000000000000000000000010001000100010001000100010000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000100010000000000000001000100000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000000000100010001000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number5' (28#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number5.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number6' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number6.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000000100010000000000000000000100010000000000000000000000000000000000010001000000000000000000010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number6' (29#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number6.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number7' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number7.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000001000100000000000000000000000000000000000000000000000000000000000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number7' (30#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number7.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number8' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number8.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010000000000000000000100010000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000000000100010001000100010001000000000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000010001000000000000000000010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number8' (31#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number8.sv:5]
INFO: [Synth 8-6157] synthesizing module 'number9' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number9.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010001000100000000000000000000000000000000000000010001000100010001000100010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010000000000000000000100010000000000000000000000000000000000010001000000000000000000010001000000000000000000000000000000000001000100010001000100010001000100000000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000010001000000000000000000000000000000000001000100000000000000000001000100000000000000000000000000000000000100010001000100010001000100010000000000000000000000000000000000000001000100010001000100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'number9' (32#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/number9.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'numberdisplay' (33#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/numberdisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'test_card_simple' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/test_card_simple.v:5]
	Parameter H_RES bound to: 1280 - type: integer 
	Parameter HW bound to: 160 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'test_card_simple' (34#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/test_card_simple.v:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_compositor' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/sprite_compositor.v:5]
	Parameter palette_colors bound to: 168'b000000000000000000000000111111110000000000000000111111111111111111111111001000010010000111111111111111110000000000000000000000001111111100000000000000000000000011111111 
	Parameter palette_colors_second bound to: 96'b000000000000000000000000111111110000000000000000000000001111111100000000000000000000000011111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000011001100110000000000000000000000000000000000000000000000000000001100110011000000000000000000000000000000000000000000010000000000110011001100000000000100000000000000000000000000000001000000000011001100110000000000010000000000000000000000000000001100000011001100110011001100000011000000000000000000010000000000110010001100110011001100110010001100000000000100000001000000000011001000110011001100110011001000110000000000010000001100000000001100110011000100110001001100110011000000000011000000110000000000110011001100010011000100110011001100000000001100000011000000110011001100110011001100110011001100110011000000110000001100110011001100110001001100110011000100110011001100110011000000110011001100000001000100110011001100010001000000110011001100000011001100000000000100010000001100000001000100000000001100110000001100000000000000000000000000110000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'sprite_compositor' (35#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/sprite_compositor.v:5]
INFO: [Synth 8-6157] synthesizing module 'projectile' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/projectile.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111111111111111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 196'b0000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 
INFO: [Synth 8-6155] done synthesizing module 'projectile' (36#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/projectile.sv:5]
INFO: [Synth 8-6157] synthesizing module 'sprite_compositor_2' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/sprite_compositor_2.v:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111111111111100000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001000100010000000000000000000000000000000000000001000100010001000100010001000100010001000000000000000000000001000100010010001000010001000100010010001000010000000000000000000100010010001000100010000100010010001000100010000000000000000000010001001000100011001100010001001000100011001100000000000000010001000100100010001100110001000100100010001100110001000000000001000100010001001000100001000100010001001000100001000100000000000100010001000100010001000100010001000100010001000100010000000000010001000100010001000100010001000100010001000100010001000000000001000100010001000100010001000100010001000100010001000100000000000100010001000100010001000100010001000100010001000100010000000000010001000000010001000100000000000100010001000000010001000000000001000000000000000100010000000000010001000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'sprite_compositor_2' (37#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/sprite_compositor_2.v:5]
INFO: [Synth 8-6157] synthesizing module 'enemy_projectile' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/enemy_projectile.sv:5]
	Parameter palette_colors bound to: 96'b000000000000000000000000111111110010000100000000111111111111111111111111001000010010000111111111 
	Parameter sprite_data bound to: 196'b0000000000000000000000000000000000000000000000000000000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001 
INFO: [Synth 8-6155] done synthesizing module 'enemy_projectile' (38#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/enemy_projectile.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'gfx' (39#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/gfx_inst.v:4]
INFO: [Synth 8-6157] synthesizing module 'HDMI_generator' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_HDMI' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/tmds_encoder_dvi.v:6]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A1 [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/tmds_encoder_dvi.v:69]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, A0 [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/tmds_encoder_dvi.v:74]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B1 [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/tmds_encoder_dvi.v:81]
INFO: [Synth 8-251] 	x 9'bxxxxxxxxx x, x, B0 [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/tmds_encoder_dvi.v:87]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_HDMI' (40#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/tmds_encoder_dvi.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/async_reset.v:6]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (41#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/async_reset.v:6]
INFO: [Synth 8-6157] synthesizing module 'serializer_10to1' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/serializer_10to1.v:6]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (42#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (42#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:50391]
INFO: [Synth 8-6155] done synthesizing module 'serializer_10to1' (43#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/serializer_10to1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_generator' (44#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/dvi_generator.v:6]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (45#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:46328]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_TOP' (46#1) [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.445 ; gain = 14.723
---------------------------------------------------------------------------------
Warning: net DDR_addr has 1 drive pin and 1 bidir pins
Warning: net DDR_ba has 1 drive pin and 1 bidir pins
Warning: net DDR_cas_n has 1 drive pin and 1 bidir pins
Warning: net DDR_ck_n has 1 drive pin and 1 bidir pins
Warning: net DDR_ck_p has 1 drive pin and 1 bidir pins
Warning: net DDR_cke has 1 drive pin and 1 bidir pins
Warning: net DDR_cs_n has 1 drive pin and 1 bidir pins
Warning: net DDR_dm has 1 drive pin and 1 bidir pins
Warning: net DDR_dq has 1 drive pin and 1 bidir pins
Warning: net DDR_dqs_n has 1 drive pin and 1 bidir pins
Warning: net DDR_dqs_p has 1 drive pin and 1 bidir pins
Warning: net DDR_odt has 1 drive pin and 1 bidir pins
Warning: net DDR_ras_n has 1 drive pin and 1 bidir pins
Warning: net DDR_reset_n has 1 drive pin and 1 bidir pins
Warning: net DDR_we_n has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ddr_vrn has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ddr_vrp has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_mio has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ps_clk has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ps_porb has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ps_srstb has 1 drive pin and 1 bidir pins
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bclk with 1st driver pin 'design_1_wrapper_i/design_1_i/myI2STx_v1_0_0/bclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:355]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin bclk with 2nd driver pin 'bclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin lrclk with 1st driver pin 'design_1_wrapper_i/design_1_i/myI2STx_v1_0_0/lrclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:355]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin lrclk with 2nd driver pin 'lrclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mclk with 1st driver pin 'design_1_wrapper_i/design_1_i/myPrescaler_0/prescale' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:367]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mclk with 2nd driver pin 'mclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mosi with 1st driver pin 'design_1_wrapper_i/design_1_i/mySPIRxTx_v1_0_0/mosi' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:373]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin mosi with 2nd driver pin 'mosi' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sclk with 1st driver pin 'design_1_wrapper_i/design_1_i/mySPIRxTx_v1_0_0/sclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:373]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sclk with 2nd driver pin 'sclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sdata with 1st driver pin 'design_1_wrapper_i/design_1_i/myI2STx_v1_0_0/sdata' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:355]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin sdata with 2nd driver pin 'sdata' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss with 1st driver pin 'design_1_wrapper_i/design_1_i/mySPIRxTx_v1_0_0/ss' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/synth/design_1.v:373]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin ss with 2nd driver pin 'ss' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        7|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.445 ; gain = 14.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.445 ; gain = 14.723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1076.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0'
WARNING: [Vivado 12-584] No ports matched ''. [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc:2]
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/processing_system7_0'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/proc_sys_reset_0'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/myPrescaler_0'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0/design_1_myPrescaler_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/myPrescaler_0'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0/design_1_axi_fifo_mm_s_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0/design_1_axi_fifo_mm_s_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/myI2STx_v1_0_0'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0/design_1_myI2STx_v1_0_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/myI2STx_v1_0_0'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/mySPIRxTx_v1_0_0'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0/design_1_mySPIRxTx_v1_0_0_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/mySPIRxTx_v1_0_0'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/myPrescaler_1'
Finished Parsing XDC File [d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0/design_1_myPrescaler_1_0_in_context.xdc] for cell 'design_1_wrapper_i/design_1_i/myPrescaler_1'
Parsing XDC File [C:/Users/soongyu/Downloads/13  /xdc.xdc]
Finished Parsing XDC File [C:/Users/soongyu/Downloads/13  /xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/soongyu/Downloads/13  /xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/HDMI_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/HDMI_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Xilinx/finalproject/finalproject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx/finalproject/finalproject.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1197.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.094 ; gain = 135.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.094 ; gain = 135.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/myPrescaler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_fifo_mm_s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_fifo_mm_s_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/myI2STx_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/mySPIRxTx_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_wrapper_i/design_1_i/myPrescaler_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.094 ; gain = 135.371
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'enemy_2_enable_reg' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/gfx_inst.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'enemy_3_enable_reg' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/gfx_inst.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'enemy_1_enable_reg' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/gfx_inst.v:218]
WARNING: [Synth 8-327] inferring latch for variable 'player_attacked_reg' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/gfx_inst.v:120]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1197.094 ; gain = 135.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 30    
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 6     
	   3 Input   16 Bit       Adders := 30    
	   3 Input    8 Bit       Adders := 3     
	   8 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	  10 Input    5 Bit       Adders := 3     
	  12 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 12    
	  16 Input    2 Bit        Muxes := 31    
	   2 Input    2 Bit        Muxes := 4     
	  16 Input    1 Bit        Muxes := 61    
	   2 Input    1 Bit        Muxes := 27    
	   7 Input    1 Bit        Muxes := 4     
	  13 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1197.094 ; gain = 135.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1197.094 ; gain = 135.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1311.715 ; gain = 249.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5753] loadless multi-driven net bclk with 1st driver pin 'bclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_0 with 2nd driver pin 'design_1_wrapper_i/design_1_i/bclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
WARNING: [Synth 8-5753] loadless multi-driven net lrclk with 1st driver pin 'lrclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_2 with 2nd driver pin 'design_1_wrapper_i/design_1_i/lrclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
WARNING: [Synth 8-5753] loadless multi-driven net mclk with 1st driver pin 'mclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_3 with 2nd driver pin 'design_1_wrapper_i/design_1_i/mclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
WARNING: [Synth 8-5753] loadless multi-driven net mosi with 1st driver pin 'mosi' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_4 with 2nd driver pin 'design_1_wrapper_i/design_1_i/mosi' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
WARNING: [Synth 8-5753] loadless multi-driven net sclk with 1st driver pin 'sclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_5 with 2nd driver pin 'design_1_wrapper_i/design_1_i/sclk' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
WARNING: [Synth 8-5753] loadless multi-driven net sdata with 1st driver pin 'sdata' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_6 with 2nd driver pin 'design_1_wrapper_i/design_1_i/sdata' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
WARNING: [Synth 8-5753] loadless multi-driven net ss with 1st driver pin 'ss' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/new/HDMI_TOP.v:4]
WARNING: [Synth 8-5753] loadless multi-driven net design_1_wrapper_i/design_1_i_n_7 with 2nd driver pin 'design_1_wrapper_i/design_1_i/ss' [D:/Xilinx/finalproject/finalproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:105]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
Warning: net DDR_addr has 1 drive pin and 1 bidir pins
Warning: net DDR_ba has 1 drive pin and 1 bidir pins
Warning: net DDR_cas_n has 1 drive pin and 1 bidir pins
Warning: net DDR_ck_n has 1 drive pin and 1 bidir pins
Warning: net DDR_ck_p has 1 drive pin and 1 bidir pins
Warning: net DDR_cke has 1 drive pin and 1 bidir pins
Warning: net DDR_cs_n has 1 drive pin and 1 bidir pins
Warning: net DDR_dm has 1 drive pin and 1 bidir pins
Warning: net DDR_dq has 1 drive pin and 1 bidir pins
Warning: net DDR_dqs_n has 1 drive pin and 1 bidir pins
Warning: net DDR_dqs_p has 1 drive pin and 1 bidir pins
Warning: net DDR_odt has 1 drive pin and 1 bidir pins
Warning: net DDR_ras_n has 1 drive pin and 1 bidir pins
Warning: net DDR_reset_n has 1 drive pin and 1 bidir pins
Warning: net DDR_we_n has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ddr_vrn has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ddr_vrp has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_mio has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ps_clk has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ps_porb has 1 drive pin and 1 bidir pins
Warning: net FIXED_IO_ps_srstb has 1 drive pin and 1 bidir pins
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_xbar_0                 |         1|
|2     |design_1_auto_pc_0              |         1|
|3     |design_1_auto_pc_1              |         1|
|4     |design_1_auto_pc_2              |         1|
|5     |design_1_axi_fifo_mm_s_0_0      |         1|
|6     |design_1_axi_fifo_mm_s_1_0      |         1|
|7     |design_1_myI2STx_v1_0_0_0       |         1|
|8     |design_1_myPrescaler_0_0        |         1|
|9     |design_1_myPrescaler_1_0        |         1|
|10    |design_1_mySPIRxTx_v1_0_0_0     |         1|
|11    |design_1_proc_sys_reset_0_0     |         1|
|12    |design_1_processing_system7_0_0 |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_auto_pc              |     3|
|4     |design_1_axi_fifo_mm_s_0      |     1|
|5     |design_1_axi_fifo_mm_s_1      |     1|
|6     |design_1_myI2STx_v1_0_0       |     1|
|7     |design_1_myPrescaler_0        |     1|
|8     |design_1_myPrescaler_1        |     1|
|9     |design_1_mySPIRxTx_v1_0_0     |     1|
|10    |design_1_proc_sys_reset_0     |     1|
|11    |design_1_processing_system7_0 |     1|
|12    |design_1_xbar                 |     1|
|13    |BUFG                          |     3|
|14    |CARRY4                        |   309|
|15    |LUT1                          |   376|
|16    |LUT2                          |   821|
|17    |LUT3                          |    61|
|18    |LUT4                          |   382|
|19    |LUT5                          |    55|
|20    |LUT6                          |   253|
|21    |MMCME2_BASE                   |     1|
|22    |MUXF7                         |    26|
|23    |MUXF8                         |    10|
|24    |OSERDESE2                     |     8|
|26    |FDPE                          |     3|
|27    |FDRE                          |   249|
|28    |FDSE                          |    48|
|29    |LD                            |     4|
|30    |IBUF                          |     6|
|31    |OBUF                          |     4|
|32    |OBUFDS                        |     4|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.812 ; gain = 268.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1329.812 ; gain = 147.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.812 ; gain = 268.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1329.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 354 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 103 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1329.812 ; gain = 268.090
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/finalproject/finalproject.runs/synth_1/HDMI_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_TOP_utilization_synth.rpt -pb HDMI_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 17 11:59:45 2022...
