// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _blendOpt_480_640_s_HH_
#define _blendOpt_480_640_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "blendOpt_Block_proc.h"
#include "blendOpt_Loop_1_proc.h"
#include "xFPyrDownGaussianBlu_1.h"
#include "blendOpt_Loop_2_proc.h"
#include "fifo_w9_d2_A.h"
#include "fifo_w10_d2_A_x.h"
#include "fifo_w8_d2_A_x.h"
#include "start_for_xFPyrDoGfk.h"
#include "start_for_blendOpHfu.h"

namespace ap_rtl {

struct blendOpt_480_640_s : public sc_module {
    // Port declarations 22
    sc_in< sc_lv<9> > imageA_rows_dout;
    sc_in< sc_logic > imageA_rows_empty_n;
    sc_out< sc_logic > imageA_rows_read;
    sc_in< sc_lv<10> > imageA_cols_dout;
    sc_in< sc_logic > imageA_cols_empty_n;
    sc_out< sc_logic > imageA_cols_read;
    sc_in< sc_lv<8> > imageA_data_V_dout;
    sc_in< sc_logic > imageA_data_V_empty_n;
    sc_out< sc_logic > imageA_data_V_read;
    sc_in< sc_lv<8> > imageB_data_V_dout;
    sc_in< sc_logic > imageB_data_V_empty_n;
    sc_out< sc_logic > imageB_data_V_read;
    sc_out< sc_lv<8> > imageS_data_V_din;
    sc_in< sc_logic > imageS_data_V_full_n;
    sc_out< sc_logic > imageS_data_V_write;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    blendOpt_480_640_s(sc_module_name name);
    SC_HAS_PROCESS(blendOpt_480_640_s);

    ~blendOpt_480_640_s();

    sc_trace_file* mVcdFile;

    blendOpt_Block_proc* blendOpt_Block_proc_U0;
    blendOpt_Loop_1_proc* blendOpt_Loop_1_proc_U0;
    xFPyrDownGaussianBlu_1* xFPyrDownGaussianBlu_1_U0;
    blendOpt_Loop_2_proc* blendOpt_Loop_2_proc_U0;
    fifo_w9_d2_A* imageA_rows_load3_lo_4_U;
    fifo_w10_d2_A_x* imageA_cols_load4_lo_4_U;
    fifo_w8_d2_A_x* p_imageA_in_V_V_U;
    fifo_w8_d2_A_x* p_imageB_in_V_V_U;
    fifo_w9_d2_A* imageA_rows_load3_lo_3_U;
    fifo_w10_d2_A_x* imageA_cols_load4_lo_3_U;
    fifo_w8_d2_A_x* p_imageS_out_V_V_U;
    fifo_w9_d2_A* imageA_rows_load3_lo_U;
    fifo_w10_d2_A_x* imageA_cols_load4_lo_U;
    start_for_xFPyrDoGfk* start_for_xFPyrDoGfk_U;
    start_for_blendOpHfu* start_for_blendOpHfu_U;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_ap_start;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_ap_done;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_ap_continue;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_ap_idle;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_ap_ready;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_imageA_rows_read;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_imageA_cols_read;
    sc_signal< sc_lv<9> > blendOpt_Block_proc_U0_imageA_rows_load3_out_out_din;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_imageA_rows_load3_out_out_write;
    sc_signal< sc_lv<10> > blendOpt_Block_proc_U0_imageA_cols_load4_out_out_din;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_imageA_cols_load4_out_out_write;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_ap_start;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_ap_done;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_ap_continue;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_ap_idle;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_start_out;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_start_write;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_imageA_rows_load3_loc_read;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_imageA_cols_load4_loc_read;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_imageA_data_V_read;
    sc_signal< sc_lv<8> > blendOpt_Loop_1_proc_U0_p_imageA_in_V_V_din;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_p_imageA_in_V_V_write;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_imageB_data_V_read;
    sc_signal< sc_lv<8> > blendOpt_Loop_1_proc_U0_p_imageB_in_V_V_din;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_p_imageB_in_V_V_write;
    sc_signal< sc_lv<9> > blendOpt_Loop_1_proc_U0_imageA_rows_load3_loc_out_din;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_imageA_rows_load3_loc_out_write;
    sc_signal< sc_lv<10> > blendOpt_Loop_1_proc_U0_imageA_cols_load4_loc_out_din;
    sc_signal< sc_logic > blendOpt_Loop_1_proc_U0_imageA_cols_load4_loc_out_write;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_ap_start;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_ap_done;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_ap_continue;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_ap_idle;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_ap_ready;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_start_out;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_start_write;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_p_src_A_V_V_read;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_p_src_B_V_V_read;
    sc_signal< sc_lv<8> > xFPyrDownGaussianBlu_1_U0_p_dst_V_V_din;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_p_dst_V_V_write;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_imageA_rows_load3_loc_read;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_imageA_cols_load4_loc_read;
    sc_signal< sc_lv<9> > xFPyrDownGaussianBlu_1_U0_imageA_rows_load3_loc_out_din;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_imageA_rows_load3_loc_out_write;
    sc_signal< sc_lv<10> > xFPyrDownGaussianBlu_1_U0_imageA_cols_load4_loc_out_din;
    sc_signal< sc_logic > xFPyrDownGaussianBlu_1_U0_imageA_cols_load4_loc_out_write;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_ap_start;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_ap_done;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_ap_continue;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_ap_idle;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_ap_ready;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_imageA_rows_load3_loc_read;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_imageA_cols_load4_loc_read;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_p_imageS_out_V_V_read;
    sc_signal< sc_lv<8> > blendOpt_Loop_2_proc_U0_imageS_data_V_din;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_imageS_data_V_write;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > imageA_rows_load3_lo_4_full_n;
    sc_signal< sc_lv<9> > imageA_rows_load3_lo_4_dout;
    sc_signal< sc_logic > imageA_rows_load3_lo_4_empty_n;
    sc_signal< sc_logic > imageA_cols_load4_lo_4_full_n;
    sc_signal< sc_lv<10> > imageA_cols_load4_lo_4_dout;
    sc_signal< sc_logic > imageA_cols_load4_lo_4_empty_n;
    sc_signal< sc_logic > p_imageA_in_V_V_full_n;
    sc_signal< sc_lv<8> > p_imageA_in_V_V_dout;
    sc_signal< sc_logic > p_imageA_in_V_V_empty_n;
    sc_signal< sc_logic > p_imageB_in_V_V_full_n;
    sc_signal< sc_lv<8> > p_imageB_in_V_V_dout;
    sc_signal< sc_logic > p_imageB_in_V_V_empty_n;
    sc_signal< sc_logic > imageA_rows_load3_lo_3_full_n;
    sc_signal< sc_lv<9> > imageA_rows_load3_lo_3_dout;
    sc_signal< sc_logic > imageA_rows_load3_lo_3_empty_n;
    sc_signal< sc_logic > imageA_cols_load4_lo_3_full_n;
    sc_signal< sc_lv<10> > imageA_cols_load4_lo_3_dout;
    sc_signal< sc_logic > imageA_cols_load4_lo_3_empty_n;
    sc_signal< sc_logic > p_imageS_out_V_V_full_n;
    sc_signal< sc_lv<8> > p_imageS_out_V_V_dout;
    sc_signal< sc_logic > p_imageS_out_V_V_empty_n;
    sc_signal< sc_logic > imageA_rows_load3_lo_full_n;
    sc_signal< sc_lv<9> > imageA_rows_load3_lo_dout;
    sc_signal< sc_logic > imageA_rows_load3_lo_empty_n;
    sc_signal< sc_logic > imageA_cols_load4_lo_full_n;
    sc_signal< sc_lv<10> > imageA_cols_load4_lo_dout;
    sc_signal< sc_logic > imageA_cols_load4_lo_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_blendOpt_Block_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_blendOpt_Block_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > blendOpt_Block_proc_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_blendOpt_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_blendOpt_Loop_1_proc_U0_ap_ready;
    sc_signal< sc_lv<2> > blendOpt_Loop_1_proc_U0_ap_ready_count;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_start_full_n;
    sc_signal< sc_logic > blendOpt_Block_proc_U0_start_write;
    sc_signal< sc_lv<1> > start_for_xFPyrDownGaussianBlu_1_U0_din;
    sc_signal< sc_logic > start_for_xFPyrDownGaussianBlu_1_U0_full_n;
    sc_signal< sc_lv<1> > start_for_xFPyrDownGaussianBlu_1_U0_dout;
    sc_signal< sc_logic > start_for_xFPyrDownGaussianBlu_1_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_blendOpt_Loop_2_proc_U0_din;
    sc_signal< sc_logic > start_for_blendOpt_Loop_2_proc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_blendOpt_Loop_2_proc_U0_dout;
    sc_signal< sc_logic > start_for_blendOpt_Loop_2_proc_U0_empty_n;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_start_full_n;
    sc_signal< sc_logic > blendOpt_Loop_2_proc_U0_start_write;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_blendOpt_Block_proc_U0_ap_ready();
    void thread_ap_sync_blendOpt_Loop_1_proc_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_blendOpt_Block_proc_U0_ap_continue();
    void thread_blendOpt_Block_proc_U0_ap_start();
    void thread_blendOpt_Block_proc_U0_start_full_n();
    void thread_blendOpt_Block_proc_U0_start_write();
    void thread_blendOpt_Loop_1_proc_U0_ap_continue();
    void thread_blendOpt_Loop_1_proc_U0_ap_start();
    void thread_blendOpt_Loop_2_proc_U0_ap_continue();
    void thread_blendOpt_Loop_2_proc_U0_ap_start();
    void thread_blendOpt_Loop_2_proc_U0_start_full_n();
    void thread_blendOpt_Loop_2_proc_U0_start_write();
    void thread_imageA_cols_read();
    void thread_imageA_data_V_read();
    void thread_imageA_rows_read();
    void thread_imageB_data_V_read();
    void thread_imageS_data_V_din();
    void thread_imageS_data_V_write();
    void thread_start_for_blendOpt_Loop_2_proc_U0_din();
    void thread_start_for_xFPyrDownGaussianBlu_1_U0_din();
    void thread_xFPyrDownGaussianBlu_1_U0_ap_continue();
    void thread_xFPyrDownGaussianBlu_1_U0_ap_start();
};

}

using namespace ap_rtl;

#endif
