
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/prescaler.v; read_verilog ../hdl/loopback_7ch/loopback_7ch.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:79.4-158.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/prescaler.v
Parsing Verilog input from `../../common/hdl/prescaler.v' to AST representation.
Generating RTLIL representation for module `\prescaler'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/loopback_7ch/loopback_7ch.v
Parsing Verilog input from `../hdl/loopback_7ch/loopback_7ch.v' to AST representation.
Generating RTLIL representation for module `\loopback_7ch'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top loopback_7ch; write_json output/loopback_7ch/loopback_7ch.json' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4

11.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

11.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

11.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

11.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

11.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

11.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

11.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

11.2.9. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo
Used module:             $paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

11.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Found cached RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Found cached RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Found cached RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Found cached RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Found cached RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Found cached RTLIL representation for module `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

11.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 7
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

11.2.12. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \prescaler
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

11.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12

11.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo'.

11.2.15. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo
Used module:             $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo
Used module:         $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler

11.2.16. Analyzing design hierarchy..
Top module:  \loopback_7ch
Used module:     $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc
Used module:         $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp
Used module:             $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo
Used module:             $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo
Used module:         $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \prescaler
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Removing unused module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Removing unused module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removed 11 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
Cleaned up 2 empty switches.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1484 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1477 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1473 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1466 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1463 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1460 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1457 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1454 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1446 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1439 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1435 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1428 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1425 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1422 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1419 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1416 in module SB_DFFSR.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/prescaler.v:14$1238 in module prescaler.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:108$2798 in module $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2794 in module $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:70$2790 in module $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.
Marked 80 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:388$2289 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:350$2219 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:312$2194 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:243$3473 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:174$3401 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:87$3389 in module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:232$3372 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:184$3351 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:114$3341 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:96$3316 in module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:532$3034 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 87 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:532$3034 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:476$2995 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:460$2988 in module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:99$2863 in module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:367$1699 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 16 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:266$1671 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:246$1669 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:188$1657 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:165$1652 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:132$1647 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:108$1638 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:95$1628 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:79$1626 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:61$12 in module phy_tx.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 19 redundant assignments.
Promoted 148 assignments to connections.

11.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1487'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1483'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1472'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1465'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1462'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1459'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1453'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1451'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1449'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1445'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1438'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1434'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1427'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1424'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1421'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1415'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1413'.
  Set init value: \Q = 1'0

11.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1484'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1473'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1463'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1457'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1446'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1435'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1425'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1419'.
Found async reset \rstn_i in `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found async reset \rstn in `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2794'.
Found async reset \rstn_i in `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2790'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
Found async reset \app_rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
Found async reset \rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
Found async reset \rstn_i in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3389'.
Found async reset \app_rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3372'.
Found async reset \rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
Found async reset \rstn_i in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
Found async reset \rstn in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
Found async reset \rstn_i in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2988'.
Found async reset \rstn in `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2863'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1647'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1638'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1626'.
Found async reset \rstn_i in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.

11.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~331 debug messages>

11.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1487'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1484'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1483'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1477'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1473'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1472'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1466'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1465'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1463'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1462'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1460'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1459'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1457'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1454'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1453'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1452'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1451'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1450'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1449'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1446'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1445'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1439'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1438'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1435'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1434'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1428'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1427'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1425'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1424'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1422'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1421'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1419'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1416'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1415'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1414'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1413'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1412'.
Creating decoders for process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
     1/1: $0\prescaler_cnt[3:0]
Creating decoders for process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
     1/21: $7\sie2i_out_nak[0:0]
     2/21: $7\sie2i_in_valid[0:0]
     3/21: $7\sie2i_in_data[7:0]
     4/21: $6\sie2i_out_nak[0:0]
     5/21: $6\sie2i_in_valid[0:0]
     6/21: $6\sie2i_in_data[7:0]
     7/21: $5\sie2i_out_nak[0:0]
     8/21: $5\sie2i_in_valid[0:0]
     9/21: $5\sie2i_in_data[7:0]
    10/21: $4\sie2i_out_nak[0:0]
    11/21: $4\sie2i_in_valid[0:0]
    12/21: $4\sie2i_in_data[7:0]
    13/21: $3\sie2i_out_nak[0:0]
    14/21: $3\sie2i_in_valid[0:0]
    15/21: $3\sie2i_in_data[7:0]
    16/21: $2\sie2i_out_nak[0:0]
    17/21: $2\sie2i_in_valid[0:0]
    18/21: $2\sie2i_in_data[7:0]
    19/21: $1\sie2i_out_nak[0:0]
    20/21: $1\sie2i_in_valid[0:0]
    21/21: $1\sie2i_in_data[7:0]
Creating decoders for process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2794'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2790'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
     1/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [7]
     2/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [6]
     3/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [5]
     4/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [4]
     5/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [3]
     6/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [2]
     7/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [1]
     8/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2417 [0]
     9/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [7]
    10/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [4]
    11/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [3]
    12/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [2]
    13/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [1]
    14/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [0]
    15/342: $2\out_toggle_d[15:0] [15:1]
    16/342: $2\out_toggle_d[15:0] [0]
    17/342: $9\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2776
    18/342: $8\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2772
    19/342: $7\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2768
    20/342: $6\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2764
    21/342: $5\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2760
    22/342: $4\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2756
    23/342: $3\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2752
    24/342: $28\phy_state_d[3:0]
    25/342: $8\in_ready[0:0]
    26/342: $3\in_zlp_d[15:0]
    27/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:610$2176[15:0]$2738
    28/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:610$2175[15:0]$2737
    29/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:610$2177[3:0]$2739
    30/342: $27\phy_state_d[3:0]
    31/342: $7\in_ready[0:0]
    32/342: $2\in_toggle_d[15:0] [0]
    33/342: $6\in_ready[0:0]
    34/342: $8\tx_data[7:0]
    35/342: $13\pid_d[3:0]
    36/342: $7\tx_data[7:0]
    37/342: $12\pid_d[3:0]
    38/342: $7\tx_valid[0:0]
    39/342: $25\phy_state_d[3:0]
    40/342: $6\tx_valid[0:0]
    41/342: $6\tx_data[7:0]
    42/342: $11\pid_d[3:0]
    43/342: $5\in_ready[0:0]
    44/342: $5\tx_data[7:0]
    45/342: $10\pid_d[3:0]
    46/342: $5\tx_valid[0:0]
    47/342: $24\phy_state_d[3:0]
    48/342: $4\tx_valid[0:0]
    49/342: $4\tx_data[7:0]
    50/342: $9\pid_d[3:0]
    51/342: $4\in_ready[0:0]
    52/342: $23\phy_state_d[3:0]
    53/342: $3\tx_valid[0:0]
    54/342: $3\in_ready[0:0]
    55/342: $3\tx_data[7:0]
    56/342: $8\pid_d[3:0]
    57/342: $2\data_d[15:0] [15:8]
    58/342: $9\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2685
    59/342: $8\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2681
    60/342: $7\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2677
    61/342: $6\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2673
    62/342: $5\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2669
    63/342: $4\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2665
    64/342: $3\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2661
    65/342: $7\pid_d[3:0]
    66/342: $13\out_toggle_d[15:0]
    67/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:545$2169[15:0]$2646
    68/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168[15:0]$2645
    69/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170[3:0]$2647
    70/342: $6\pid_d[3:0]
    71/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170[3:0]$2643
    72/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:545$2169[15:0]$2642
    73/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168[15:0]$2641
    74/342: $12\out_toggle_d[15:0]
    75/342: $22\phy_state_d[3:0]
    76/342: $11\out_eop[0:0]
    77/342: $11\out_toggle_d[15:0]
    78/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:533$2166[15:0]$2623
    79/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:533$2165[15:0]$2622
    80/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:533$2167[3:0]$2624
    81/342: $5\out_err[0:0]
    82/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170[3:0]$2613
    83/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:545$2169[15:0]$2612
    84/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168[15:0]$2611
    85/342: $10\out_toggle_d[15:0]
    86/342: $5\pid_d[3:0]
    87/342: $21\phy_state_d[3:0]
    88/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:533$2167[3:0]$2610
    89/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:533$2166[15:0]$2609
    90/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:533$2165[15:0]$2608
    91/342: $10\out_eop[0:0]
    92/342: $4\out_err[0:0]
    93/342: $11\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2605
    94/342: $10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601
    95/342: $9\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2597
    96/342: $8\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2593
    97/342: $7\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2589
    98/342: $6\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2585
    99/342: $5\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2581
   100/342: $4\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2577
   101/342: $3\out_valid[0:0]
   102/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170[3:0]$2574
   103/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:545$2169[15:0]$2573
   104/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168[15:0]$2572
   105/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:533$2167[3:0]$2571
   106/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:533$2166[15:0]$2570
   107/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:533$2165[15:0]$2569
   108/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2164.i[31:0]$2568
   109/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2164.crc[15:0]$2567
   110/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2164.data[7:0]$2566
   111/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2565
   112/342: $9\out_eop[0:0]
   113/342: $3\out_err[0:0]
   114/342: $9\out_toggle_d[15:0]
   115/342: $4\pid_d[3:0]
   116/342: $20\phy_state_d[3:0]
   117/342: $7\in_data_ack[0:0]
   118/342: $9\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2558
   119/342: $8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554
   120/342: $7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550
   121/342: $6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546
   122/342: $5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542
   123/342: $4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538
   124/342: $3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534
   125/342: $19\phy_state_d[3:0]
   126/342: $26\phy_state_d[3:0]
   127/342: $8\out_toggle_d[0:0]
   128/342: $12\in_toggle_d[0:0]
   129/342: $7\in_req[0:0]
   130/342: $18\phy_state_d[3:0]
   131/342: $7\out_eop[0:0]
   132/342: $7\out_toggle_d[0:0]
   133/342: $11\in_toggle_d[0:0]
   134/342: $6\in_req[0:0]
   135/342: $6\out_eop[0:0]
   136/342: $6\out_toggle_d[0:0]
   137/342: $10\in_toggle_d[0:0]
   138/342: $17\phy_state_d[3:0]
   139/342: $5\frame_d[10:0]
   140/342: $5\in_req[0:0]
   141/342: $5\out_eop[0:0]
   142/342: $5\out_toggle_d[0:0]
   143/342: $9\in_toggle_d[0:0]
   144/342: $5\endp_d[3:0]
   145/342: $5\addr_d[6:0]
   146/342: $16\phy_state_d[3:0]
   147/342: $4\in_req[0:0]
   148/342: $4\out_eop[0:0]
   149/342: $4\out_toggle_d[0:0]
   150/342: $8\in_toggle_d[0:0]
   151/342: $4\frame_d[10:0]
   152/342: $4\endp_d[3:0]
   153/342: $4\addr_d[6:0]
   154/342: $15\phy_state_d[3:0]
   155/342: $14\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2523
   156/342: $13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519
   157/342: $12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515
   158/342: $11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511
   159/342: $10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507
   160/342: $9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503
   161/342: $8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499
   162/342: $7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495
   163/342: $6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491
   164/342: $5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487
   165/342: $4\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2483
   166/342: $3\in_req[0:0]
   167/342: $3\out_eop[0:0]
   168/342: $3\out_toggle_d[0:0]
   169/342: $7\in_toggle_d[0:0]
   170/342: $3\frame_d[10:0]
   171/342: $3\endp_d[3:0]
   172/342: $3\addr_d[6:0]
   173/342: $14\phy_state_d[3:0]
   174/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.i[31:0]$2480
   175/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2478 [3]
   176/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2478 [2]
   177/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2478 [1]
   178/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2478 [0]
   179/342: $8\out_eop[0:0]
   180/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.data[4:0]$2479
   181/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2161.i[31:0]$2477
   182/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2475
   183/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2161.data[10:0]$2476
   184/342: $2\data_d[15:0] [7:0]
   185/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [5]
   186/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2478 [4]
   187/342: $10\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2689
   188/342: $13\phy_state_d[3:0]
   189/342: $11\phy_state_d[3:0]
   190/342: $6\in_data_ack[0:0]
   191/342: $6\in_toggle_d[15:0]
   192/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:461$2159[15:0]$2455
   193/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158[15:0]$2454
   194/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160[3:0]$2456
   195/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160[3:0]$2447
   196/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:461$2159[15:0]$2446
   197/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158[15:0]$2445
   198/342: $5\in_data_ack[0:0]
   199/342: $5\in_toggle_d[15:0]
   200/342: $10\phy_state_d[3:0]
   201/342: $9\phy_state_d[3:0]
   202/342: $8\phy_state_d[3:0]
   203/342: $7\phy_state_d[3:0]
   204/342: $6\phy_state_d[3:0]
   205/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160[3:0]$2429
   206/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:461$2159[15:0]$2428
   207/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158[15:0]$2427
   208/342: $4\in_data_ack[0:0]
   209/342: $4\in_toggle_d[15:0]
   210/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160[3:0]$2426
   211/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:461$2159[15:0]$2425
   212/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158[15:0]$2424
   213/342: $3\in_data_ack[0:0]
   214/342: $3\in_toggle_d[15:0]
   215/342: $5\phy_state_d[3:0]
   216/342: $3\pid_d[3:0]
   217/342: $4\phy_state_d[3:0]
   218/342: $3\phy_state_d[3:0]
   219/342: $2\phy_state_d[3:0]
   220/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.i[31:0]$2419
   221/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2180.data[7:0]$2418
   222/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2414 [6]
   223/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.i[31:0]$2416
   224/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2179.data[7:0]$2415
   225/342: $2\in_toggle_d[15:0] [15:1]
   226/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2178.i[31:0]$2413
   227/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2178.crc[15:0]$2412
   228/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2178.data[7:0]$2411
   229/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2410
   230/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:610$2177[3:0]$2409
   231/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:610$2176[15:0]$2408
   232/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:610$2175[15:0]$2407
   233/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:601$2174[3:0]$2406
   234/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:601$2173[15:0]$2405
   235/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:601$2172[15:0]$2404
   236/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2171.i[31:0]$2403
   237/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2171.crc[15:0]$2402
   238/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2171.data[7:0]$2401
   239/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2400
   240/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170[3:0]$2399
   241/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:545$2169[15:0]$2398
   242/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168[15:0]$2397
   243/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:533$2167[3:0]$2396
   244/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:533$2166[15:0]$2395
   245/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:533$2165[15:0]$2394
   246/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2164.i[31:0]$2393
   247/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2164.crc[15:0]$2392
   248/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2164.data[7:0]$2391
   249/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2390
   250/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2163.i[31:0]$2389
   251/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2163.crc[15:0]$2388
   252/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2163.data[7:0]$2387
   253/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2386
   254/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2162.i[31:0]$2385
   255/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2162.data[4:0]$2384
   256/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2383
   257/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2161.i[31:0]$2382
   258/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2161.data[10:0]$2381
   259/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2380
   260/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160[3:0]$2379
   261/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:461$2159[15:0]$2378
   262/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158[15:0]$2377
   263/342: $2\in_req[0:0]
   264/342: $2\in_ready[0:0]
   265/342: $2\tx_valid[0:0]
   266/342: $2\tx_data[7:0]
   267/342: $2\in_data_ack[0:0]
   268/342: $2\out_eop[0:0]
   269/342: $2\out_err[0:0]
   270/342: $2\out_valid[0:0]
   271/342: $2\in_byte_d[3:0]
   272/342: $2\in_zlp_d[15:0]
   273/342: $10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562
   274/342: $10\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2780
   275/342: $2\crc16_d[15:0]
   276/342: $2\frame_d[10:0]
   277/342: $2\endp_d[3:0]
   278/342: $2\addr_d[6:0]
   279/342: $2\pid_d[3:0]
   280/342: $12\phy_state_d[3:0]
   281/342: $1\out_err[0:0]
   282/342: $1\phy_state_d[3:0]
   283/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2180.i[31:0]$2376
   284/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2180.data[7:0]$2375
   285/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2180.$result[7:0]$2374
   286/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2179.i[31:0]$2373
   287/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2179.data[7:0]$2372
   288/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2179.$result[7:0]$2371
   289/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2178.i[31:0]$2370
   290/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2178.crc[15:0]$2369
   291/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2178.data[7:0]$2368
   292/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2178.$result[15:0]$2367
   293/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:610$2177[3:0]$2366
   294/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:610$2176[15:0]$2365
   295/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:610$2175[15:0]$2364
   296/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:601$2174[3:0]$2363
   297/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:601$2173[15:0]$2362
   298/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:601$2172[15:0]$2361
   299/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2171.i[31:0]$2360
   300/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2171.crc[15:0]$2359
   301/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2171.data[7:0]$2358
   302/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2171.$result[15:0]$2357
   303/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170[3:0]$2356
   304/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:545$2169[15:0]$2355
   305/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168[15:0]$2354
   306/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:533$2167[3:0]$2353
   307/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:533$2166[15:0]$2352
   308/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:533$2165[15:0]$2351
   309/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2164.i[31:0]$2350
   310/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2164.crc[15:0]$2349
   311/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2164.data[7:0]$2348
   312/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2347
   313/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2163.i[31:0]$2346
   314/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2163.crc[15:0]$2345
   315/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2163.data[7:0]$2344
   316/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2343
   317/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2162.i[31:0]$2342
   318/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2162.data[4:0]$2341
   319/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2162.$result[4:0]$2340
   320/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2161.i[31:0]$2339
   321/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2161.data[10:0]$2338
   322/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2337
   323/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160[3:0]$2336
   324/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:461$2159[15:0]$2335
   325/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158[15:0]$2334
   326/342: $1\in_req[0:0]
   327/342: $1\in_ready[0:0]
   328/342: $1\tx_valid[0:0]
   329/342: $1\tx_data[7:0]
   330/342: $1\in_data_ack[0:0]
   331/342: $1\out_eop[0:0]
   332/342: $1\out_valid[0:0]
   333/342: $1\in_byte_d[3:0]
   334/342: $1\in_zlp_d[15:0]
   335/342: $1\out_toggle_d[15:0]
   336/342: $1\in_toggle_d[15:0]
   337/342: $1\crc16_d[15:0]
   338/342: $1\frame_d[10:0]
   339/342: $1\endp_d[3:0]
   340/342: $1\addr_d[6:0]
   341/342: $1\pid_d[3:0]
   342/342: $1\data_d[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
     1/43: $0\out_toggle_q[15:0] [15]
     2/43: $0\out_toggle_q[15:0] [14]
     3/43: $0\in_toggle_q[15:0] [14]
     4/43: $0\out_toggle_q[15:0] [13]
     5/43: $0\in_toggle_q[15:0] [13]
     6/43: $0\out_toggle_q[15:0] [12]
     7/43: $0\in_toggle_q[15:0] [12]
     8/43: $0\out_toggle_q[15:0] [11]
     9/43: $0\in_toggle_q[15:0] [11]
    10/43: $0\out_toggle_q[15:0] [10]
    11/43: $0\in_toggle_q[15:0] [10]
    12/43: $0\out_toggle_q[15:0] [9]
    13/43: $0\in_toggle_q[15:0] [9]
    14/43: $0\out_toggle_q[15:0] [8]
    15/43: $0\in_toggle_q[15:0] [8]
    16/43: $0\out_toggle_q[15:0] [7]
    17/43: $0\in_toggle_q[15:0] [7]
    18/43: $0\out_toggle_q[15:0] [6]
    19/43: $0\in_toggle_q[15:0] [6]
    20/43: $0\out_toggle_q[15:0] [5]
    21/43: $0\in_toggle_q[15:0] [5]
    22/43: $0\out_toggle_q[15:0] [4]
    23/43: $0\in_toggle_q[15:0] [4]
    24/43: $0\out_toggle_q[15:0] [3]
    25/43: $0\in_toggle_q[15:0] [3]
    26/43: $0\out_toggle_q[15:0] [2]
    27/43: $0\in_toggle_q[15:0] [2]
    28/43: $0\out_toggle_q[15:0] [1]
    29/43: $0\in_toggle_q[15:0] [1]
    30/43: $0\out_toggle_q[15:0] [0]
    31/43: $0\in_toggle_q[15:0] [0]
    32/43: $1\i[31:0]
    33/43: $0\in_byte_q[3:0]
    34/43: $0\in_zlp_q[15:0]
    35/43: $0\in_toggle_q[15:0] [15]
    36/43: $2\i[31:0]
    37/43: $0\crc16_q[15:0]
    38/43: $0\frame_q[10:0]
    39/43: $0\endp_q[3:0]
    40/43: $0\addr_q[6:0]
    41/43: $0\pid_q[3:0]
    42/43: $0\phy_state_q[3:0]
    43/43: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
     1/5: $0\in_data_ack_q[0:0]
     2/5: $0\in_req_q[0:0]
     3/5: $0\out_eop_q[0:0]
     4/5: $0\out_err_q[0:0]
     5/5: $0\delay_cnt_q[2:0]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
     1/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [1]
     2/5: $0\genblk1.u_lte12mhz_async_data.app_in_valid_q[1:0] [0]
     3/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [7:0]
     4/5: $0\genblk1.u_lte12mhz_async_data.app_in_first_q[0:0]
     5/5: $0\genblk1.u_lte12mhz_async_data.app_in_data_q[15:0] [15:8]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
     1/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [1]
     2/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_q[1:0] [0]
     3/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [0]
     4/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [0]
     5/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3380[71:0]$3434
     6/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3379[71:0]$3433
     7/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3381[31:0]$3435
     8/34: $3$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3384[31:0]$3438
     9/34: $3$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3383[71:0]$3437
    10/34: $3$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3382[71:0]$3436
    11/34: $2$lookahead\in_fifo_q$3400[71:0]$3431
    12/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3384[31:0]$3430
    13/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3383[71:0]$3429
    14/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3382[71:0]$3428
    15/34: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3381[31:0]$3427
    16/34: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3380[71:0]$3426
    17/34: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3379[71:0]$3425
    18/34: $1$lookahead\in_fifo_q$3400[71:0]$3416
    19/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3384[31:0]$3415
    20/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3383[71:0]$3414
    21/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3382[71:0]$3413
    22/34: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3381[31:0]$3412
    23/34: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3380[71:0]$3411
    24/34: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3379[71:0]$3410
    25/34: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
    26/34: $0\genblk1.u_lte12mhz_async_data.app_in_ready_q[0:0]
    27/34: $0\genblk1.u_lte12mhz_async_data.app_in_consumed_qq[1:0]
    28/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qqq[1:0] [1]
    29/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qqq[0:0]
    30/34: $0\genblk1.u_lte12mhz_async_data.app_in_first_qq[0:0]
    31/34: $0\genblk1.u_lte12mhz_async_data.app_in_valid_qq[1:0] [1]
    32/34: $3$lookahead\in_fifo_q$3400[71:0]$3439
    33/34: $0\in_last_qq[3:0]
    34/34: $0\in_last_q[3:0]
Creating decoders for process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3389'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3372'.
     1/1: $0\genblk1.u_lte12mhz_async_data.app_out_consumed_q[0:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
     1/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [1]
     2/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_q[1:0] [0]
     3/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [7:0]
     4/7: $0\genblk1.u_lte12mhz_async_data.app_out_valid_qq[0:0]
     5/7: $0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0] [15:8]
     6/7: $0\genblk1.u_lte12mhz_async_data.app_clk_sq[2:0]
     7/7: $0\out_first_q[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3341'.
     1/11: $5\out_last_dd[3:0]
     2/11: $3\out_nak_d[0:0]
     3/11: $4\out_last_dd[3:0]
     4/11: $3\out_last_dd[3:0]
     5/11: $3\out_last_d[3:0]
     6/11: $2\out_last_dd[3:0]
     7/11: $2\out_last_d[3:0]
     8/11: $2\out_nak_d[0:0]
     9/11: $1\out_last_dd[3:0]
    10/11: $1\out_nak_d[0:0]
    11/11: $1\out_last_d[3:0]
Creating decoders for process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
     1/11: $2$lookahead\out_fifo_q$3315[71:0]$3329
     2/11: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3308[71:0]$3327
     3/11: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3307[71:0]$3326
     4/11: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3309[31:0]$3328
     5/11: $1$lookahead\out_fifo_q$3315[71:0]$3325
     6/11: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3309[31:0]$3324
     7/11: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3308[71:0]$3323
     8/11: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3307[71:0]$3322
     9/11: $0\out_nak_q[0:0]
    10/11: $0\out_last_qq[3:0]
    11/11: $0\out_last_q[3:0]
Creating decoders for process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
     1/169: $11\state_d[2:0]
     2/169: $3\in_toggle_reset[15:0]
     3/169: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2979[15:0]$3276
     4/169: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2978[15:0]$3275
     5/169: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2980[3:0]$3277
     6/169: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2983[3:0]$3280
     7/169: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2982[15:0]$3279
     8/169: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2981[15:0]$3278
     9/169: $3\out_toggle_reset[15:0]
    10/169: $3\dev_state_dd[1:0]
    11/169: $2\dev_state_dd[1:0]
    12/169: $2\addr_dd[6:0]
    13/169: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2983[3:0]$3272
    14/169: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2982[15:0]$3271
    15/169: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2981[15:0]$3270
    16/169: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2980[3:0]$3269
    17/169: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2979[15:0]$3268
    18/169: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2978[15:0]$3267
    19/169: $2\out_toggle_reset[15:0]
    20/169: $2\in_toggle_reset[15:0]
    21/169: $10\state_d[2:0]
    22/169: $10\in_valid[0:0]
    23/169: $10\in_data[7:0]
    24/169: $9\in_valid[0:0]
    25/169: $9\in_data[7:0]
    26/169: $8\in_valid[0:0]
    27/169: $8\in_data[7:0]
    28/169: $7\in_valid[0:0]
    29/169: $7\in_data[7:0]
    30/169: $6\in_valid[0:0]
    31/169: $6\in_data[7:0]
    32/169: $5\in_valid[0:0]
    33/169: $5\in_data[7:0]
    34/169: $4\in_valid[0:0]
    35/169: $4\in_data[7:0]
    36/169: $3\in_valid[0:0]
    37/169: $3\in_data[7:0]
    38/169: $4\byte_cnt_d[8:0]
    39/169: $9\state_d[2:0]
    40/169: $8\state_d[2:0]
    41/169: $7\state_d[2:0]
    42/169: $2\in_valid[0:0]
    43/169: $2\in_data[7:0]
    44/169: $3\byte_cnt_d[8:0]
    45/169: $6\state_d[2:0]
    46/169: $5\state_d[2:0]
    47/169: $4\state_d[2:0]
    48/169: $3\state_d[2:0]
    49/169: $65\req_d[3:0]
    50/169: $64\req_d[3:0]
    51/169: $63\req_d[3:0]
    52/169: $62\req_d[3:0]
    53/169: $8\max_length_d[8:0]
    54/169: $61\req_d[3:0]
    55/169: $60\req_d[3:0]
    56/169: $59\req_d[3:0]
    57/169: $7\max_length_d[8:0]
    58/169: $6\max_length_d[8:8]
    59/169: $58\req_d[3:0]
    60/169: $57\req_d[3:0]
    61/169: $56\req_d[3:0]
    62/169: $55\req_d[3:0]
    63/169: $5\max_length_d[8:0]
    64/169: $54\req_d[3:0]
    65/169: $53\req_d[3:0]
    66/169: $52\req_d[3:0]
    67/169: $4\max_length_d[8:0]
    68/169: $51\req_d[3:0]
    69/169: $50\req_d[3:0]
    70/169: $49\req_d[3:0]
    71/169: $48\req_d[3:0]
    72/169: $47\req_d[3:0]
    73/169: $46\req_d[3:0]
    74/169: $45\req_d[3:0]
    75/169: $44\req_d[3:0]
    76/169: $43\req_d[3:0]
    77/169: $42\req_d[3:0]
    78/169: $41\req_d[3:0]
    79/169: $40\req_d[3:0]
    80/169: $39\req_d[3:0]
    81/169: $38\req_d[3:0]
    82/169: $37\req_d[3:0]
    83/169: $36\req_d[3:0]
    84/169: $35\req_d[3:0]
    85/169: $34\req_d[3:0]
    86/169: $33\req_d[3:0]
    87/169: $32\req_d[3:0]
    88/169: $31\req_d[3:0]
    89/169: $30\req_d[3:0]
    90/169: $29\req_d[3:0]
    91/169: $28\req_d[3:0]
    92/169: $27\req_d[3:0]
    93/169: $26\req_d[3:0]
    94/169: $6\dev_state_d[1:0]
    95/169: $25\req_d[3:0]
    96/169: $5\dev_state_d[1:0]
    97/169: $24\req_d[3:0]
    98/169: $5\addr_d[6:0]
    99/169: $23\req_d[3:0]
   100/169: $22\req_d[3:0]
   101/169: $21\req_d[3:0]
   102/169: $20\req_d[3:0]
   103/169: $5\string_index_d[7:0]
   104/169: $19\req_d[3:0]
   105/169: $18\req_d[3:0]
   106/169: $17\req_d[3:0]
   107/169: $16\req_d[3:0]
   108/169: $4\dev_state_d[1:0]
   109/169: $4\string_index_d[7:0]
   110/169: $4\addr_d[6:0]
   111/169: $15\req_d[3:0]
   112/169: $14\req_d[3:0]
   113/169: $13\req_d[3:0]
   114/169: $12\req_d[3:0]
   115/169: $11\req_d[3:0]
   116/169: $10\req_d[3:0]
   117/169: $9\req_d[3:0]
   118/169: $8\req_d[3:0]
   119/169: $7\req_d[3:0]
   120/169: $6\req_d[3:0]
   121/169: $5\req_d[3:0]
   122/169: $4\req_d[3:0]
   123/169: $3\req_d[3:0]
   124/169: $3\rec_d[1:0]
   125/169: $3\class_d[0:0]
   126/169: $3\in_dir_d[0:0]
   127/169: $3\in_endp_d[0:0]
   128/169: $3\dev_state_d[1:0]
   129/169: $3\string_index_d[7:0]
   130/169: $3\max_length_d[8:0]
   131/169: $3\endp_d[3:0]
   132/169: $3\addr_d[6:0]
   133/169: $2\in_endp_d[0:0]
   134/169: $2\dev_state_d[1:0]
   135/169: $2\string_index_d[7:0]
   136/169: $2\req_d[3:0]
   137/169: $2\rec_d[1:0]
   138/169: $2\class_d[0:0]
   139/169: $2\in_dir_d[0:0]
   140/169: $2\max_length_d[8:0]
   141/169: $2\endp_d[3:0]
   142/169: $2\addr_d[6:0]
   143/169: $2\byte_cnt_d[8:0]
   144/169: $2\state_d[2:0]
   145/169: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2983[3:0]$3046
   146/169: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2982[15:0]$3045
   147/169: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2981[15:0]$3044
   148/169: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2980[3:0]$3043
   149/169: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2979[15:0]$3042
   150/169: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2978[15:0]$3041
   151/169: $1\out_toggle_reset[15:0]
   152/169: $1\in_toggle_reset[15:0]
   153/169: $1\in_valid[0:0]
   154/169: $1\in_zlp[0:0]
   155/169: $1\in_data[7:0]
   156/169: $1\in_endp_d[0:0]
   157/169: $1\addr_dd[6:0]
   158/169: $1\dev_state_dd[1:0]
   159/169: $1\dev_state_d[1:0]
   160/169: $1\string_index_d[7:0]
   161/169: $1\req_d[3:0]
   162/169: $1\rec_d[1:0]
   163/169: $1\class_d[0:0]
   164/169: $1\in_dir_d[0:0]
   165/169: $1\max_length_d[8:0]
   166/169: $1\byte_cnt_d[8:0]
   167/169: $1\endp_d[3:0]
   168/169: $1\addr_d[6:0]
   169/169: $1\state_d[2:0]
Creating decoders for process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
     1/13: $0\in_endp_q[0:0]
     2/13: $0\addr_qq[6:0]
     3/13: $0\dev_state_q[1:0]
     4/13: $0\string_index_q[7:0]
     5/13: $0\req_q[3:0]
     6/13: $0\rec_q[1:0]
     7/13: $0\class_q[0:0]
     8/13: $0\in_dir_q[0:0]
     9/13: $0\max_length_q[8:0]
    10/13: $0\byte_cnt_q[8:0]
    11/13: $0\endp_q[3:0]
    12/13: $0\addr_q[6:0]
    13/13: $0\state_q[2:0]
Creating decoders for process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2988'.
     1/1: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2863'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
     1/6: $0\rx_eop_qq[0:0]
     2/6: $0\rx_eop_q[0:0]
     3/6: $0\rx_err_qq[0:0]
     4/6: $0\rx_err_q[0:0]
     5/6: $0\rx_valid_qq[0:0]
     6/6: $0\rx_valid_q[0:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
     1/61: $3\rx_eop[0:0]
     2/61: $14\rx_state_d[2:0]
     3/61: $9\rx_valid[0:0]
     4/61: $9\rx_data_d[7:0]
     5/61: $13\shift_register_d[7:0]
     6/61: $10\stuffing_cnt_d[2:0]
     7/61: $12\shift_register_d[8:8]
     8/61: $10\shift_register_d[8:0] [8]
     9/61: $10\shift_register_d[8:0] [7:0]
    10/61: $11\shift_register_d[8:0]
    11/61: $13\rx_state_d[2:0]
    12/61: $12\rx_state_d[2:0]
    13/61: $8\rx_valid[0:0]
    14/61: $8\rx_data_d[7:0]
    15/61: $9\stuffing_cnt_d[2:0]
    16/61: $11\rx_state_d[2:0]
    17/61: $7\rx_valid[0:0]
    18/61: $7\rx_data_d[7:0]
    19/61: $9\shift_register_d[8:0]
    20/61: $8\stuffing_cnt_d[2:0]
    21/61: $6\rx_valid[0:0]
    22/61: $6\rx_data_d[7:0]
    23/61: $8\shift_register_d[8:0]
    24/61: $10\rx_state_d[2:0]
    25/61: $9\rx_state_d[2:0]
    26/61: $5\rx_valid[0:0]
    27/61: $5\rx_data_d[7:0]
    28/61: $7\shift_register_d[8:0]
    29/61: $4\rx_valid[0:0]
    30/61: $4\rx_data_d[7:0]
    31/61: $6\shift_register_d[8:0]
    32/61: $8\rx_state_d[2:0]
    33/61: $7\stuffing_cnt_d[2:0]
    34/61: $7\rx_state_d[2:0]
    35/61: $3\rx_valid[0:0]
    36/61: $3\rx_data_d[7:0]
    37/61: $5\shift_register_d[8:0]
    38/61: $6\stuffing_cnt_d[2:0]
    39/61: $5\stuffing_cnt_d[2:0]
    40/61: $6\rx_state_d[2:0]
    41/61: $5\rx_state_d[2:0]
    42/61: $4\stuffing_cnt_d[2:0]
    43/61: $4\shift_register_d[8:0]
    44/61: $4\rx_state_d[2:0]
    45/61: $3\shift_register_d[8:0]
    46/61: $3\stuffing_cnt_d[2:0]
    47/61: $3\rx_state_d[2:0]
    48/61: $2\rx_state_d[2:0]
    49/61: $2\rx_eop[0:0]
    50/61: $2\rx_err[0:0]
    51/61: $2\rx_valid[0:0]
    52/61: $2\rx_data_d[7:0]
    53/61: $2\shift_register_d[8:0]
    54/61: $2\stuffing_cnt_d[2:0]
    55/61: $1\rx_state_d[2:0]
    56/61: $1\rx_eop[0:0]
    57/61: $1\rx_err[0:0]
    58/61: $1\rx_valid[0:0]
    59/61: $1\rx_data_d[7:0]
    60/61: $1\shift_register_d[8:0]
    61/61: $1\stuffing_cnt_d[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
     1/4: $0\rx_data_q[7:0]
     2/4: $0\shift_register_q[8:0]
     3/4: $0\rx_state_q[2:0]
     4/4: $0\stuffing_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
     1/14: $5\state_d[2:0]
     2/14: $4\bus_reset_d[0:0]
     3/14: $3\bus_reset_d[0:0]
     4/14: $3\cnt_d[17:0]
     5/14: $4\state_d[2:0]
     6/14: $3\state_d[2:0]
     7/14: $2\state_d[2:0]
     8/14: $2\bus_reset_d[0:0]
     9/14: $2\dp_pu_d[0:0]
    10/14: $2\cnt_d[17:0]
    11/14: $1\state_d[2:0]
    12/14: $1\bus_reset_d[0:0]
    13/14: $1\dp_pu_d[0:0]
    14/14: $1\cnt_d[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
     1/5: $0\rx_en_q[0:0]
     2/5: $0\bus_reset_q[0:0]
     3/5: $0\dp_pu_q[0:0]
     4/5: $0\state_q[2:0]
     5/5: $0\cnt_q[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1647'.
     1/2: $0\se0_q[0:0]
     2/2: $0\nrzi_q[3:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1638'.
     1/1: $0\sample_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1628'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1626'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
     1/5: $0\nrzi_q[0:0]
     2/5: $0\stuffing_cnt_q[2:0]
     3/5: $0\data_q[7:0]
     4/5: $0\bit_cnt_q[2:0]
     5/5: $0\tx_state_q[1:0]

11.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.\sie2i_in_data' from process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
No latch inferred for signal `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.\sie2i_in_valid' from process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
No latch inferred for signal `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.\sie2i_out_nak' from process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
No latch inferred for signal `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.\u_mux.j' from process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:461$2158' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:461$2159' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:461$2160' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2161.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2161.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2161.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2162.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2162.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2162.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2163.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2163.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2163.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2163.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2164.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2164.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2164.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2164.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:533$2165' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:533$2166' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:533$2167' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:545$2168' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:545$2169' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:545$2170' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2171.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2171.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2171.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2171.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:601$2172' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:601$2173' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:601$2174' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:610$2175' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:610$2176' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:610$2177' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2178.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2178.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2178.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2178.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2179.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2179.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2179.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2180.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2180.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2180.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_d' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3341'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_dd' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3341'.
No latch inferred for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_nak_d' from process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3341'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\state_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\endp_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\byte_cnt_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\max_length_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_dir_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\class_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\rec_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\req_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\string_index_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_dd' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_dd' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_endp_d' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_data' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_zlp' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_valid' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_toggle_reset' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\out_toggle_reset' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2978' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2979' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2980' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2981' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2982' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2983' from process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1628'.
No latch inferred for signal `\phy_tx.\tx_state_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\bit_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\data_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\stuffing_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\nrzi_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\tx_ready' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.

11.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1484'.
  created $adff cell `$procdff$13625' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1477'.
  created $dff cell `$procdff$13626' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1473'.
  created $adff cell `$procdff$13627' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1466'.
  created $dff cell `$procdff$13628' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1463'.
  created $adff cell `$procdff$13629' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1460'.
  created $dff cell `$procdff$13630' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1457'.
  created $adff cell `$procdff$13631' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1454'.
  created $dff cell `$procdff$13632' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1452'.
  created $dff cell `$procdff$13633' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1450'.
  created $dff cell `$procdff$13634' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1446'.
  created $adff cell `$procdff$13635' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1439'.
  created $dff cell `$procdff$13636' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1435'.
  created $adff cell `$procdff$13637' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1428'.
  created $dff cell `$procdff$13638' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1425'.
  created $adff cell `$procdff$13639' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1422'.
  created $dff cell `$procdff$13640' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1419'.
  created $adff cell `$procdff$13641' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1416'.
  created $dff cell `$procdff$13642' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1414'.
  created $dff cell `$procdff$13643' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1412'.
  created $dff cell `$procdff$13644' with positive edge clock.
Creating register for signal `\prescaler.\prescaler_cnt' using process `\prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
  created $adff cell `$procdff$13645' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.\clk_cnt_q' using process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2794'.
  created $adff cell `$procdff$13646' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.\rstn_sq' using process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2790'.
  created $adff cell `$procdff$13647' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13648' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13649' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13650' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13651' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13652' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13653' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13654' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13655' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13656' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13657' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $adff cell `$procdff$13658' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\i' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
  created $dff cell `$procdff$13661' with positive edge clock.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
  created $adff cell `$procdff$13662' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
  created $adff cell `$procdff$13663' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
  created $adff cell `$procdff$13664' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
  created $adff cell `$procdff$13665' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
  created $adff cell `$procdff$13666' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_data_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
  created $adff cell `$procdff$13667' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
  created $adff cell `$procdff$13668' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
  created $adff cell `$procdff$13669' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_last_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13670' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_last_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13671' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_fifo_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13672' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13673' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13674' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_valid_qqq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13675' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13676' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_first_qqq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13677' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_consumed_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\genblk1.u_lte12mhz_async_data.app_in_ready_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:201$3379' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:201$3380' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:201$3381' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:203$3382' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13684' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:203$3383' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13685' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:203$3384' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13686' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$lookahead\in_fifo_q$3400' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
  created $adff cell `$procdff$13687' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_first_q' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3389'.
  created $adff cell `$procdff$13688' with positive edge clock and negative level reset.
Creating register for signal `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.\in_first_qq' using process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3389'.
  created $adff cell `$procdff$13689' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_consumed_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3372'.
  created $adff cell `$procdff$13690' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_first_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
  created $adff cell `$procdff$13691' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_data_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
  created $adff cell `$procdff$13692' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
  created $adff cell `$procdff$13693' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_out_valid_qq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
  created $adff cell `$procdff$13694' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\genblk1.u_lte12mhz_async_data.app_clk_sq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
  created $adff cell `$procdff$13695' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_fifo_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13696' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13697' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_last_qq' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13698' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.\out_nak_q' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13699' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3307' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13700' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3308' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13701' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3309' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13702' with positive edge clock and negative level reset.
Creating register for signal `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$lookahead\out_fifo_q$3315' using process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
  created $adff cell `$procdff$13703' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\state_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13704' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13705' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\endp_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13706' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\byte_cnt_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13707' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\max_length_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13708' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_dir_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13709' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\class_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13710' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\rec_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13711' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\req_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13712' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\string_index_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13713' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13714' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\addr_qq' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13715' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\in_endp_q' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
  created $adff cell `$procdff$13716' with positive edge clock and negative level reset.
Creating register for signal `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.\dev_state_qq' using process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2988'.
  created $adff cell `$procdff$13717' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2863'.
  created $adff cell `$procdff$13718' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
  created $adff cell `$procdff$13719' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
  created $adff cell `$procdff$13720' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
  created $adff cell `$procdff$13721' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
  created $adff cell `$procdff$13722' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
  created $adff cell `$procdff$13723' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
  created $adff cell `$procdff$13724' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
  created $adff cell `$procdff$13725' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
  created $adff cell `$procdff$13726' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
  created $adff cell `$procdff$13727' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
  created $adff cell `$procdff$13728' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
  created $adff cell `$procdff$13729' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
  created $adff cell `$procdff$13730' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
  created $adff cell `$procdff$13731' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
  created $adff cell `$procdff$13732' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
  created $adff cell `$procdff$13733' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1647'.
  created $adff cell `$procdff$13734' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\se0_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1647'.
  created $adff cell `$procdff$13735' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\sample_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1638'.
  created $adff cell `$procdff$13736' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1626'.
  created $adff cell `$procdff$13737' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1626'.
  created $adff cell `$procdff$13738' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\tx_state_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13739' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\bit_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13740' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\data_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13741' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\stuffing_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13742' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\nrzi_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13743' with positive edge clock and negative level reset.

11.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1487'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1484'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1484'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1483'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1477'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1477'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1473'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1473'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1472'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1466'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1466'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1465'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1463'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1462'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1460'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1460'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1459'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1457'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1454'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1454'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1453'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1452'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1452'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1451'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1450'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1449'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1446'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1446'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1445'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1439'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1439'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1438'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1435'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1435'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1434'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1428'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1428'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1427'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1425'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1424'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1422'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1422'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1421'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1419'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1418'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1416'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1416'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1415'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1414'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1414'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1413'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1412'.
Removing empty process `prescaler.$proc$../../common/hdl/prescaler.v:14$1238'.
Found and cleaned up 7 empty switches in `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
Removing empty process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2798'.
Found and cleaned up 1 empty switch in `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2794'.
Removing empty process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2794'.
Removing empty process `$paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2790'.
Found and cleaned up 80 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2289'.
Found and cleaned up 34 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2219'.
Found and cleaned up 5 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2194'.
Found and cleaned up 4 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:243$3473'.
Found and cleaned up 12 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:174$3401'.
Found and cleaned up 5 empty switches in `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3389'.
Removing empty process `$paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3389'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:232$3372'.
Found and cleaned up 9 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:184$3351'.
Found and cleaned up 5 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3341'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3341'.
Found and cleaned up 2 empty switches in `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
Removing empty process `$paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3316'.
Found and cleaned up 87 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
Removing empty process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$3034'.
Found and cleaned up 6 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
Removing empty process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2995'.
Found and cleaned up 3 empty switches in `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2988'.
Removing empty process `$paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2988'.
Removing empty process `$paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2863'.
Found and cleaned up 8 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1699'.
Found and cleaned up 16 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1671'.
Found and cleaned up 1 empty switch in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1669'.
Found and cleaned up 7 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1657'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1652'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1647'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1647'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1638'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1638'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1628'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1628'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1626'.
Found and cleaned up 9 empty switches in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Found and cleaned up 1 empty switch in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Cleaned up 331 empty switches.

11.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
Optimizing module prescaler.
Optimizing module $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~223 debug messages>
Optimizing module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
<suppressed ~25 debug messages>
Optimizing module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
<suppressed ~19 debug messages>
Optimizing module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
<suppressed ~135 debug messages>
Optimizing module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~82 debug messages>
Optimizing module phy_tx.
<suppressed ~21 debug messages>

11.4. Executing FLATTEN pass (flatten design).
Deleting now unused module prescaler.
Deleting now unused module $paramod$4d8c432698706581a15b5ed31cba4c68b0791048\usb_cdc.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$9cb636672bef5ff5371ad9de3e50a225945166a2\in_fifo.
Deleting now unused module $paramod$a3a928f8cacd30bbede49a6490ac902b1aaa8a19\out_fifo.
Deleting now unused module $paramod$6a0810d2a0a7d1d4e5ed21cd77abce04e082dd83\ctrl_endp.
Deleting now unused module $paramod$3ca5b839c2f7fc1fea8e1ff3fb4bad450cd80046\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module phy_tx.
<suppressed ~15 debug messages>

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~165 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 946 unused cells and 5657 unused wires.
<suppressed ~1053 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
Checking module loopback_7ch...
Found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3771 debug messages>
Removed a total of 1257 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10026.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10048.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10123.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10127.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10178.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10182.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10202.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10222.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10245.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10251.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10321.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10378.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10503.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10505.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10532.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10540.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10566.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10591.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10593.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10595.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10597.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10625.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10680.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10701.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10703.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10707.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10728.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10752.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10826.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11025.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11056.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11075.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11100.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11102.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11124.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11126.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11146.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11152.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11175.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11177.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11207.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11215.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11240.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11242.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11248.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11276.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11309.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11319.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11353.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11445.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11574.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11608.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11626.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11656.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11706.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11746.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11756.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11776.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11796.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8974.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9072.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9128.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9136.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9150.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9157.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9162.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9183.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9186.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9188.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9201.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9209.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9227.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9229.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9249.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9267.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9322.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9331.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9354.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9397.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9422.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9529.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9541.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9546.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9565.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9568.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9581.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9586.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9616.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9636.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9655.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9702.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9704.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9724.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9726.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9751.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9753.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9770.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9772.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9792.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9794.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9821.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9823.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9911.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9986.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3699.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3711.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3797.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3799.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3802.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3816.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3879.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3896.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3906.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3909.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3914.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3927.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3930.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3933.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3935.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3956.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3959.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3990.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3993.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3996.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$3998.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4011.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4019.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4022.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4035.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4037.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4053.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4055.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4068.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4091.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4094.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4107.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4109.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4125.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4130.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4138.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4145.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4148.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4156.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4161.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4176.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4208.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4223.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4236.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4241.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4253.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4262.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4265.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4286.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4301.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4425.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4430.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4448.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4455.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4539.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4619.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4622.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4639.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4662.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4667.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4767.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4835.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4866.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4869.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4932.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4937.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4949.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4951.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5255.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5283.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5440.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5461.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5464.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5483.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5486.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5492.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5495.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5514.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5521.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5523.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5542.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5547.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5549.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5554.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5573.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5598.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5603.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5605.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5607.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5626.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5631.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5635.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5638.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5659.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5663.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5666.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5684.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5686.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5688.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5713.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5716.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5734.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5738.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5741.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5757.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5784.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5786.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5788.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5808.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5810.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5813.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5828.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5832.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5835.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5857.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5876.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5879.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5894.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5896.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5898.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5901.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5916.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5920.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5938.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5942.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5960.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5962.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5967.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5981.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5983.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5986.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6000.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6002.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6019.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6021.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6040.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6043.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6059.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6062.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6076.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6078.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6100.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6114.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6116.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6119.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6341.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6360.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6408.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6421.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6555.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6564.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6640.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6694.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$6711.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$6711.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$6711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6717.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6720.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6740.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6742.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6747.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6765.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6767.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6769.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6771.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6774.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6946.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6948.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6972.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6996.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7018.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7020.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7024.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7045.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7071.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7073.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7075.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7078.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7098.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7101.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7180.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7201.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7203.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7206.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7275.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7311.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7332.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7348.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7351.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7368.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7387.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7435.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7856.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7892.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7904.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7915.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7934.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7955.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7966.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7981.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7994.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8007.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8031.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8047.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8049.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8052.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12223.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12245.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12248.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12268.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12282.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12297.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12300.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12305.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12314.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12320.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12337.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12340.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12343.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12346.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12363.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12366.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12371.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12383.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12400.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12406.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12409.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12423.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12426.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12432.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12449.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12452.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12457.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12466.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12486.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12489.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12506.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12509.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12517.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12526.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12546.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12560.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12563.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12577.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12594.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12614.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12617.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12622.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12632.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12634.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12637.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12642.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12654.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12657.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12662.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12674.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12682.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12708.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12716.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12725.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12750.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12759.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12764.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12778.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12792.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12801.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12806.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12815.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12820.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12831.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12839.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12853.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12861.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12864.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12885.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12888.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12903.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12906.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12921.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12926.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12936.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12951.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12956.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12965.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12977.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13002.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13005.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8865.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8868.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8871.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13015.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13022.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13028.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13036.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13097.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8898.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13120.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13130.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8904.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13141.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13153.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8907.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8919.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8925.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13234.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13237.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13243.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13254.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13259.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13262.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13267.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13270.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13279.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13289.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13294.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13303.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13306.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8730.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13324.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13333.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13336.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13375.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13377.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13387.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13400.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13415.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13438.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13458.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13461.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13481.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13491.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13502.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13510.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13513.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13521.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13532.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13535.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13543.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13551.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13559.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13567.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13583.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13589.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13595.
Removed 1223 multiplexer ports.
<suppressed ~518 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11846: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13747 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13749 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11862: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13751 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11870: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13753 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11878: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $auto$opt_reduce.cc:134:opt_pmux$13755 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11886: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13757 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11894: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13759 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11902: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13761 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11910: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13763 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11918: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13765 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11926: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13767 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11934: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13769 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11942: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13771 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11950: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13773 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11958: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13775 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11966: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $auto$opt_reduce.cc:134:opt_pmux$13777 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11974: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13779 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11982: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $auto$opt_reduce.cc:134:opt_pmux$13781 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$4309: $auto$opt_reduce.cc:134:opt_pmux$13783
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$6636: $auto$opt_reduce.cc:134:opt_pmux$13785
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7868: { $flatten\u_usb_cdc.\u_sie.$procmux$3915_CMP $auto$opt_reduce.cc:134:opt_pmux$13787 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7974: { $flatten\u_usb_cdc.\u_sie.$procmux$4311_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2202_Y $auto$opt_reduce.cc:134:opt_pmux$13789 $flatten\u_usb_cdc.\u_sie.$procmux$3720_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13159: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13154_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13142_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1655_Y $auto$opt_reduce.cc:134:opt_pmux$13791 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13177: $auto$opt_reduce.cc:134:opt_pmux$13793
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13185: { $auto$opt_reduce.cc:134:opt_pmux$13795 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1655_Y }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13537: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13365_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP $auto$opt_reduce.cc:134:opt_pmux$13797 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13577: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13365_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP $auto$opt_reduce.cc:134:opt_pmux$13799 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13778: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13780: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13746: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13748: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13750: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13752: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13754: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13756: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13758: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13760: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13762: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13764: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13766: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13768: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13770: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13772: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13774: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13776: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
  Optimizing cells in module \loopback_7ch.
Performed a total of 48 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~438 debug messages>
Removed a total of 146 cells.

11.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 2588 unused wires.
<suppressed ~1 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~542 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10194: $auto$opt_reduce.cc:134:opt_pmux$13801
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10397: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP $auto$opt_reduce.cc:134:opt_pmux$13803 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10668: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535_CMP $auto$opt_reduce.cc:134:opt_pmux$13805 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11046: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535_CMP $auto$opt_reduce.cc:134:opt_pmux$13807 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9763: $auto$opt_reduce.cc:134:opt_pmux$13809
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9979: { $auto$opt_reduce.cc:134:opt_pmux$13813 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP $auto$opt_reduce.cc:134:opt_pmux$13811 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7092: { $flatten\u_usb_cdc.\u_sie.$procmux$6714_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6713_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13561: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2787_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP $auto$opt_reduce.cc:134:opt_pmux$13815 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13577: { $auto$opt_reduce.cc:134:opt_pmux$13817 $auto$opt_reduce.cc:134:opt_pmux$13797 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13800: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3226_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3222_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13802: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3226_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3222_Y }
  Optimizing cells in module \loopback_7ch.
Performed a total of 11 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.13. Executing OPT_DFF pass (perform DFF optimizations).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~542 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.10.20. Executing OPT_DFF pass (perform DFF optimizations).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.10.23. Finished OPT passes. (There is nothing left to do.)

11.11. Executing FSM pass (extract and optimize FSM).

11.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking loopback_7ch.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register loopback_7ch.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_ctrl_endp.state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.u_phy_rx.state_q.
Found FSM state register loopback_7ch.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

11.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13712
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2990_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2998_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3000_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3033_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13757
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3229_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10429_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10704_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11151_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11493_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13805
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3098_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13811
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13813
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3196_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3191_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13801
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13803
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3169_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3148_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3142_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3117_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3121_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:677$3122_Y
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13807
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3108_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3109_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:631$3099_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3095_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3054_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11176_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11310_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3082_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3077_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3074_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3071_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3061_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3063_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3058_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3091_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3053_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3054_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3217_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3222_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3226_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3230_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13801 $auto$opt_reduce.cc:134:opt_pmux$13803 $auto$opt_reduce.cc:134:opt_pmux$13805 $auto$opt_reduce.cc:134:opt_pmux$13807 $auto$opt_reduce.cc:134:opt_pmux$13811 $auto$opt_reduce.cc:134:opt_pmux$13757 $auto$opt_reduce.cc:134:opt_pmux$13813 \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11493_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11310_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11176_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11151_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10704_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10429_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3229_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3196_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3191_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3169_Y $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3148_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3142_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:677$3122_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3121_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3117_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3109_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3108_Y $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:631$3099_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3098_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3095_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3091_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3082_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3077_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3074_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3071_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3063_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3061_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3058_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3053_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3033_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3000_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2998_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2990_Y \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3230_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3226_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3222_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3217_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3054_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 51'-------0------------------------------------------- ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1----------------------------------------0-- ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 51'-------1------------------------------------01001-0 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1-00-----000000----------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1---000001-------------00------------0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1--------1-------------1-----------0-0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1--------1-------------1-----------1-0100101 ->     4'0001 16'0000000000010001
  transition:     4'0000 51'-------1---1----1-----------------------0---0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1---1----1-----------------------1---0100101 ->     4'0010 16'0000000000010010
  transition:     4'0000 51'-------1----1---1------------------------0--0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1----1---1------------------------1--0100101 ->     4'0011 16'0000000000010011
  transition:     4'0000 51'-------1-----1--1----------------------0----0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1-----1--1----------------------1----0100101 ->     4'0111 16'0000000000010111
  transition:     4'0000 51'-------1--------1--------------1------0-----0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1--------1--------------1------1-----0100101 ->     4'1000 16'0000000000011000
  transition:     4'0000 51'-------1------1-1--------------------0------0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1------1-1--------------------1------0100101 ->     4'1001 16'0000000000011001
  transition:     4'0000 51'-------1-------11-------------------0-------0100101 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1-------11-------------------1-------0100101 ->     4'1010 16'0000000000011010
  transition:     4'0000 51'-------1--------1------------------0--------0100111 ->     4'1100 16'0000000000011100
  transition:     4'0000 51'-------1--------1------------------1--------0100111 ->     4'1011 16'0000000000011011
  transition:     4'0000 51'-------1---------1--------------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1----------1-------------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1-------------1----------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1-----------1------------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1------------1-----------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1-1----------------------------------01001-1 ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-----1-1------------------------------------0-001-- ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1------------------------------------1-001-- ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1--------------------------------------101-- ->     4'0000 16'0000000000010000
  transition:     4'0000 51'-------1---------------------------------------11-- ->     4'0000 16'0000000000010000
  transition:     4'1000 51'-------0------------------------------------------- ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1----------------------------------------0-- ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'1000 51'-------1------------------------------------01001-0 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1-00-----000000----------------------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000100000000000
  transition:     4'1000 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1---------1---------------0----------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1---------1---------------1----------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1----------1--------------0----------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1----------1--------------1----------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1-------------1--0-------------------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1-------------1--1-------------------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1-----------1-------------0----------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1------------1-0---------------------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1------------1-1---------------------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-------1-1-----------------------0----------01001-1 ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1-1-----------------------1----------01001-1 ->     4'1100 16'0000100000001100
  transition:     4'1000 51'-----1-1------------------------------------0-001-- ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1------------------------------------1-001-- ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1--------------------------------------101-- ->     4'1000 16'0000100000001000
  transition:     4'1000 51'-------1---------------------------------------11-- ->     4'1000 16'0000100000001000
  transition:     4'0100 51'-------0------------------------------------------- ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1----------------------------------------0-- ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 51'-------1------------------------------------01001-0 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1-00-----000000----------------------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000000001000000
  transition:     4'0100 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 51'-------1---------1--------------------------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1----------1-------------------------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1-------------1-----------0----------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1-------------1-----------1----------01001-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 51'-------1-----------1-------------0----------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0000000001001100
  transition:     4'0100 51'-------1------------1-----------------------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1-1----------------------------------01001-1 ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-----1-1------------------------------------0-001-- ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1------------------------------------1-001-- ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1--------------------------------------101-- ->     4'0100 16'0000000001000100
  transition:     4'0100 51'-------1---------------------------------------11-- ->     4'0100 16'0000000001000100
  transition:     4'1100 51'-------0------------------------------------------- ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1----------------------------------------0-- ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 51'-------1------------------------------------01001-0 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1-00-----000000----------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000000000100000
  transition:     4'1100 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1---------1--------------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1----------1-------------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1-------------1----------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1-----------1------------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1------------1-----------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1-1----------------------------------01001-1 ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-----1-1------------------------------------0-001-- ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1------------------------------------1-001-- ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1--------------------------------------101-- ->     4'1100 16'0000000000101100
  transition:     4'1100 51'-------1---------------------------------------11-- ->     4'1100 16'0000000000101100
  transition:     4'0010 51'-------0------------------------------------------- ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1----------------------------------------0-- ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'0010 51'-------1------------------------------------01001-0 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1-00-----000000----------------------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0010000000000000
  transition:     4'0010 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1---------1---------------0----------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1---------1---------------1----------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1----------1--------------0----------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1----------1--------------1----------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1-------------1-----------0----------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1-------------1-----------1----------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1-----------1-------------0----------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1------------1--0--------------------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1------------1--1--------------------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-------1-1-----------------------0----------01001-1 ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1-1-----------------------1----------01001-1 ->     4'1100 16'0010000000001100
  transition:     4'0010 51'-----1-1------------------------------------0-001-- ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1------------------------------------1-001-- ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1--------------------------------------101-- ->     4'0010 16'0010000000000010
  transition:     4'0010 51'-------1---------------------------------------11-- ->     4'0010 16'0010000000000010
  transition:     4'1010 51'-------0------------------------------------------- ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1----------------------------------------0-- ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1010 51'-------1------------------------------------01001-0 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1-00-----000000----------------------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000001000000000
  transition:     4'1010 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-------1---------1------------00------------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-------1---------1------------1-------------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1---------1-------------1------------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1----------1--------------0----------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1----------1--------------1----------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-------1-------------1-----------0----------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1-------------1-----------1----------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-------1-----------1-------------0----------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'------01------------1------------0----------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'------01------------1------------1----------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-------1-1-----------------------0----------01001-1 ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1-1-----------------------1----------01001-1 ->     4'1100 16'0000001000001100
  transition:     4'1010 51'-----1-1------------------------------------0-001-- ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1------------------------------------1-001-- ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1--------------------------------------101-- ->     4'1010 16'0000001000001010
  transition:     4'1010 51'-------1---------------------------------------11-- ->     4'1010 16'0000001000001010
  transition:     4'0110 51'-------0------------------------------------------- ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1----------------------------------------0-- ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000010000xxxx  <ignored invalid transition!>
  transition:     4'0110 51'-------1------------------------------------01001-0 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1-00-----000000----------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000000100000000
  transition:     4'0110 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000000100001100
  transition:     4'0110 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000000100001100
  transition:     4'0110 51'-------1---------1--------------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1----------1-------------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1-------------1----------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1-----------1------------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1------------1-----------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1-1----------------------------------01001-1 ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-----1-1------------------------------------0-001-- ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1------------------------------------1-001-- ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1--------------------------------------101-- ->     4'0110 16'0000000100000110
  transition:     4'0110 51'-------1---------------------------------------11-- ->     4'0110 16'0000000100000110
  transition:     4'0001 51'-------0------------------------------------------- ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1----------------------------------------0-- ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 51'-------1------------------------------------01001-0 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1-00-----000000----------------------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0100000000000000
  transition:     4'0001 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-------1---------1----------------0---------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-------1---------1----------------1---------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1----------1--------------0----------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1----------1--------------1----------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-------1-------------1----0-----------------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-------1-------------1----1-----------------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1-----------1-------------0----------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'------01------------1------------0----------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'------01------------1------------1----------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-------1-1-----------------------0----------01001-1 ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1-1-----------------------1----------01001-1 ->     4'1100 16'0100000000001100
  transition:     4'0001 51'-----1-1------------------------------------0-001-- ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1------------------------------------1-001-- ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1--------------------------------------101-- ->     4'0001 16'0100000000000001
  transition:     4'0001 51'-------1---------------------------------------11-- ->     4'0001 16'0100000000000001
  transition:     4'1001 51'-------0------------------------------------------- ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1----------------------------------------0-- ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1001 51'-------1------------------------------------01001-0 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1-00-----000000----------------------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000010000000000
  transition:     4'1001 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-------10--------1--------------------------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------11--------1--------------------------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-------1----------1--------------0----------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1----------1--------------1----------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-------1-------------1-----------0----------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1-------------1-----------1----------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-------1-----------1-------------0----------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'------01------------1------------0----------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'------01------------1------------1----------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-------1-1-----------------------0----------01001-1 ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1-1-----------------------1----------01001-1 ->     4'1100 16'0000010000001100
  transition:     4'1001 51'-----1-1------------------------------------0-001-- ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1------------------------------------1-001-- ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1--------------------------------------101-- ->     4'1001 16'0000010000001001
  transition:     4'1001 51'-------1---------------------------------------11-- ->     4'1001 16'0000010000001001
  transition:     4'0101 51'-------0------------------------------------------- ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1----------------------------------------0-- ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 51'-------1------------------------------------01001-0 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1-00-----000000----------------------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000000010000000
  transition:     4'0101 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 51'-------1---------1--------------------------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1----------1-------------------------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1-------------1-----------0----------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1-------------1-----------1----------01001-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 51'-------1-----------1-------------0----------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0000000010001100
  transition:     4'0101 51'-------1------------1-----------------------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1-1----------------------------------01001-1 ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-----1-1------------------------------------0-001-- ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1------------------------------------1-001-- ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1--------------------------------------101-- ->     4'0101 16'0000000010000101
  transition:     4'0101 51'-------1---------------------------------------11-- ->     4'0101 16'0000000010000101
  transition:     4'0011 51'-------0------------------------------------------- ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1----------------------------------------0-- ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 51'-------1------------------------------------01001-0 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1-00-----000000----------------------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1--1--------------------------------001001-1 ->     4'0000 16'1000000000000000
  transition:     4'0011 51'-------1--1--------------------------------101001-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 51'-------1--------1---------------------------01001-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 51'-------1---------1--------------00----------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1---------1--------------01----------01001-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 51'-------1---------1--------------1-----------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1----------1--------000--------------01001-1 ->     4'1100 16'1000000000001100
  transition:     4'0011 51'-------1----------1--------100--------------01001-1 ->     4'0110 16'1000000000000110
  transition:     4'0011 51'-------1----------1---------10--------------01001-1 ->     4'0101 16'1000000000000101
  transition:     4'0011 51'-------1----------1----------1--------------01001-1 ->     4'0100 16'1000000000000100
  transition:     4'0011 51'-------1-------------1----------------------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1-----------1------------------------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1------------1-----------------------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1-1----------------------------------01001-1 ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-----1-1------------------------------------0-001-- ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1------------------------------------1-001-- ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1--------------------------------------101-- ->     4'0011 16'1000000000000011
  transition:     4'0011 51'-------1---------------------------------------11-- ->     4'0011 16'1000000000000011
  transition:     4'1011 51'-------0------------------------------------------- ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1----------------------------------------0-- ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 51'-------1------------------------------------01001-0 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1-00-----000000----------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0000000000000000
  transition:     4'1011 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0000000000001100
  transition:     4'1011 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0000000000001100
  transition:     4'1011 51'-------1---------1--------------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1----------1-------------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1-------------1----------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1-----------1------------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1------------1-----------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1-1----------------------------------01001-1 ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-----1-1------------------------------------0-001-- ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1------------------------------------1-001-- ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1--------------------------------------101-- ->     4'1011 16'0000000000001011
  transition:     4'1011 51'-------1---------------------------------------11-- ->     4'1011 16'0000000000001011
  transition:     4'0111 51'-------0------------------------------------------- ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1----------------------------------------0-- ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-----0-1------------------------------------00001-- -> INVALID_STATE(4'x) 16'000100000000xxxx  <ignored invalid transition!>
  transition:     4'0111 51'-------1------------------------------------01001-0 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1-00-----000000----------------------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1--1--------------------------------001001-1 ->     4'0000 16'0001000000000000
  transition:     4'0111 51'-------1--1--------------------------------101001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1--------1---------------------------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1---------1---------------0----------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1---------1---------------1----------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1----------1--------------0----------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1----------1--------------1----------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1-------------1---0------------------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1-------------1---1------------------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1-----------1-------------0----------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1-----------1-------------1----------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1------------1--0--------------------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1------------1--1--------------------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-------1-1-----------------------0----------01001-1 ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1-1-----------------------1----------01001-1 ->     4'1100 16'0001000000001100
  transition:     4'0111 51'-----1-1------------------------------------0-001-- ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1------------------------------------1-001-- ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1--------------------------------------101-- ->     4'0111 16'0001000000000111
  transition:     4'0111 51'-------1---------------------------------------11-- ->     4'0111 16'0001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13704
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2990_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2998_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3000_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3033_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CTRL
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3248_Y
  found state code: 3'110
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3244_Y
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found state code: 3'111
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3216_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3217_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3219_Y
  found state code: 3'100
  found state code: 3'101
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2999_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2999_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0]
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.in_data_ack_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3248_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3244_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3219_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3217_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3216_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3033_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3000_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2998_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2990_Y \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2999_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y }
  transition:      3'000 15'0-------------- ->      3'000 12'100000010000
  transition:      3'000 15'1----------0--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------0001--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------1001--- ->      3'001 12'100000010010
  transition:      3'000 15'1--------101--- ->      3'010 12'100000010100
  transition:      3'000 15'1---------11--- ->      3'000 12'100000010000
  transition:      3'100 15'0-------------- ->      3'100 12'000001011000
  transition:      3'100 15'1----------0--- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-0- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-1- ->      3'110 12'000001011100
  transition:      3'100 15'1-------1001--- ->      3'001 12'000001010010
  transition:      3'100 15'1--------101--- ->      3'010 12'000001010100
  transition:      3'100 15'1---------11--- ->      3'000 12'000001010000
  transition:      3'010 15'0-------------- ->      3'010 12'000000110100
  transition:      3'010 15'1----------0--- ->      3'010 12'000000110100
  transition:      3'010 15'1------00001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1----00100010-0 ->      3'100 12'000000111000
  transition:      3'010 15'1----10100010-0 ->      3'101 12'000000111010
  transition:      3'010 15'1-----0100011-0 ->      3'011 12'000000110110
  transition:      3'010 15'1-----110001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1-------0001--1 ->      3'010 12'000000110100
  transition:      3'010 15'1-------1001--- ->      3'001 12'000000110010
  transition:      3'010 15'1--------101--- ->      3'010 12'000000110100
  transition:      3'010 15'1---------11--- ->      3'000 12'000000110000
  transition:      3'110 15'0-------------- ->      3'110 12'000100011100
  transition:      3'110 15'1----------0--- ->      3'110 12'000100011100
  transition:      3'110 15'1-------0001--- ->      3'000 12'000100010000
  transition:      3'110 15'1-------1001--- ->      3'001 12'000100010010
  transition:      3'110 15'1--------101--- ->      3'010 12'000100010100
  transition:      3'110 15'1---------11--- ->      3'000 12'000100010000
  transition:      3'001 15'0-------------- ->      3'001 12'000000000011
  transition:      3'001 15'1----------0--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------0001--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------1001--- ->      3'001 12'000000000011
  transition:      3'001 15'1--------101--- ->      3'010 12'000000000101
  transition:      3'001 15'1---------11--- ->      3'001 12'000000000011
  transition:      3'101 15'0-------------- ->      3'101 12'000010011010
  transition:      3'101 15'1----------0--- ->      3'101 12'000010011010
  transition:      3'101 15'1-------0001--- ->      3'110 12'000010011100
  transition:      3'101 15'1-------1001--- ->      3'001 12'000010010010
  transition:      3'101 15'1--------101--- ->      3'010 12'000010010100
  transition:      3'101 15'1---------11--- ->      3'000 12'000010010000
  transition:      3'011 15'0-------------- ->      3'011 12'010000010110
  transition:      3'011 15'1----------0--- ->      3'011 12'010000010110
  transition:      3'011 15'1---0---0001--- ->      3'011 12'010000010110
  transition:      3'011 15'10--1---0001-0- ->      3'001 12'010000010010
  transition:      3'011 15'10--1---0001-1- ->      3'011 12'010000010110
  transition:      3'011 15'11--1---0001--- ->      3'111 12'010000011110
  transition:      3'011 15'1-------1001--- ->      3'001 12'010000010010
  transition:      3'011 15'1--------101--- ->      3'010 12'010000010100
  transition:      3'011 15'1---------11--- ->      3'000 12'010000010000
  transition:      3'111 15'0-------------- ->      3'111 12'001000011110
  transition:      3'111 15'1----------0--- ->      3'111 12'001000011110
  transition:      3'111 15'1--0----0001--- ->      3'111 12'001000011110
  transition:      3'111 15'1--1----0001--- ->      3'000 12'001000010000
  transition:      3'111 15'1-------1001--- ->      3'001 12'001000010010
  transition:      3'111 15'1--------101--- ->      3'010 12'001000010100
  transition:      3'111 15'1---------11--- ->      3'000 12'001000010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$13649
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2197_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7376_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3720_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$3915_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2202_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4311_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2200_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4312_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2199_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7349_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7369_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2736_Y
  found ctrl input: \u_usb_cdc.u_sie.in_valid_i
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2452_Y
  found ctrl input: \u_usb_cdc.sie2i_stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2702_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2709_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2607_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2442_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2526_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2527_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2528_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2529_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2423_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6713_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$6714_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2443_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2199_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2200_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2202_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3720_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$3915_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4311_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4312_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5321_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7349_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7369_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7376_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7873_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.sie2i_stall \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq $flatten\u_usb_cdc.\u_sie.$procmux$6714_CMP $flatten\u_usb_cdc.\u_sie.$procmux$6713_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2736_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2709_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2702_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2607_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2529_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2528_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2527_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2526_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2452_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2443_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2442_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2423_Y $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2197_Y \u_usb_cdc.u_sie.in_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$7873_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7376_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7369_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7349_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5321_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4312_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4311_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3915_CMP $flatten\u_usb_cdc.\u_sie.$procmux$3720_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2202_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2200_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2199_Y }
  transition:     4'0000 20'0------------------- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-00--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-10--------------1- ->     4'0001 16'0001000000001000
  transition:     4'0000 20'1--1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 20'0------------------- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1-----------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1--0----------0---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'10-0---00-----1---1- ->     4'1001 16'0000000101001000
  transition:     4'1000 20'10-0---10-----1---1- ->     4'1010 16'0000000101010000
  transition:     4'1000 20'10-0----1-----1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'11-0----------1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'1--1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 20'0------------------- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-----------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-00--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 20'1-10--------------1- ->     4'0101 16'0000001000101000
  transition:     4'0100 20'1--1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 20'0------------------- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-----------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-00--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 20'1-10--------------1- ->     4'0011 16'0000010000011000
  transition:     4'0010 20'1--1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'0------------------- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1-----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1--0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 20'1--1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 20'0------------------- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-00--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 20'1-10--------------1- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1--1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 20'0------------------- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-00-------------01- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-------------01- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-0000-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-1000-----------11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-001------------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-101------------11- ->     4'0010 16'0000000000010001
  transition:     4'0001 20'1-00-1-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-1---------0-11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-10-1---------1-11- ->     4'0100 16'0000000000100001
  transition:     4'0001 20'1--1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 20'0------------------- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1-----------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--0-----------10 ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--0--0-----------11 ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--1-----------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 20'0------------------- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-00-----0--------1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------0-1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------1-1- ->     4'0111 16'0000000000111100
  transition:     4'0101 20'1-10--------------1- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1--1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 20'0------------------- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-00---------0----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00-------001----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------0101----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------1101----1- ->     4'1000 16'0000000001000010
  transition:     4'0011 20'1-00--------11----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-10--------------1- ->     4'0110 16'0000000000110010
  transition:     4'0011 20'1--1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 20'0------------------- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1-----------------0- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1--0--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'1--1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'0111 20'0------------------- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1-----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1--0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 20'1--1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13726
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.sample_clk
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13009_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12224_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12257_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12891_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13003_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1696_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1676_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1650_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1649_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1691_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1679_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1686_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1689_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1678_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1682_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1675_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13009_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13003_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12891_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12257_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12224_CMP
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.sample_clk \u_usb_cdc.u_sie.u_phy_rx.rx_en_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1649_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1650_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1675_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1676_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1678_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1679_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1682_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1686_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1689_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1691_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1696_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12224_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12257_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12891_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13003_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13009_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000010
  transition:      3'000 13'10----------- ->      3'000 8'00000010
  transition:      3'000 13'11--0-------- ->      3'000 8'00000010
  transition:      3'000 13'11--1-------- ->      3'001 8'00100010
  transition:      3'100 13'0------------ ->      3'100 8'10000001
  transition:      3'100 13'10----------- ->      3'000 8'00000001
  transition:      3'100 13'11----------- ->      3'000 8'00000001
  transition:      3'010 13'0------------ ->      3'010 8'01001000
  transition:      3'010 13'10----------- ->      3'000 8'00001000
  transition:      3'010 13'1100-0-----0- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-0---1- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-1---1- ->      3'100 8'10001000
  transition:      3'010 13'1110-0------- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---00-- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---01-- ->      3'010 8'01001000
  transition:      3'010 13'11-1-0---1--- ->      3'011 8'01101000
  transition:      3'010 13'11---1------- ->      3'100 8'10001000
  transition:      3'001 13'0------------ ->      3'001 8'00100100
  transition:      3'001 13'10----------- ->      3'000 8'00000100
  transition:      3'001 13'11----00----- ->      3'001 8'00100100
  transition:      3'001 13'11----010---- ->      3'000 8'00000100
  transition:      3'001 13'11----011---- ->      3'010 8'01000100
  transition:      3'001 13'11----1------ ->      3'000 8'00000100
  transition:      3'011 13'0------------ ->      3'011 8'01110000
  transition:      3'011 13'10----------- ->      3'000 8'00010000
  transition:      3'011 13'11----------0 ->      3'100 8'10010000
  transition:      3'011 13'11----------1 ->      3'000 8'00010000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13730
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13791
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1655_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13142_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13154_CMP
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1664_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1662_Y
  found state code: 3'010
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13164_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13154_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13142_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13098_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1655_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13791 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1662_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1664_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1655_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13098_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13142_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13154_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13164_CMP }
  transition:      3'000 4'-0-- ->      3'000 8'00000001
  transition:      3'000 4'-1-- ->      3'001 8'00100001
  transition:      3'010 4'-0-- ->      3'010 8'01000100
  transition:      3'010 4'-1-0 ->      3'010 8'01000100
  transition:      3'010 4'-1-1 ->      3'011 8'01100100
  transition:      3'001 4'-0-- ->      3'001 8'00100010
  transition:      3'001 4'-10- ->      3'001 8'00100010
  transition:      3'001 4'-11- ->      3'010 8'01000010
  transition:      3'011 4'-0-- ->      3'011 8'01110000
  transition:      3'011 4'-1-- ->      3'011 8'01110000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\loopback_7ch'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13739
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13365_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2787_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
  found ctrl input: \u_usb_cdc.u_sie.tx_valid
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2787_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13365_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  ctrl inputs: { \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y \u_usb_cdc.u_sie.tx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13365_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2787_Y }
  transition:       2'00 4'0--- ->       2'00 6'000001
  transition:       2'00 4'10-0 ->       2'00 6'000001
  transition:       2'00 4'10-1 ->       2'01 6'001001
  transition:       2'00 4'11-- ->       2'00 6'000001
  transition:       2'10 4'0--- ->       2'10 6'010100
  transition:       2'10 4'100- ->       2'10 6'010100
  transition:       2'10 4'1010 ->       2'11 6'011100
  transition:       2'10 4'1011 ->       2'10 6'010100
  transition:       2'10 4'11-- ->       2'10 6'010100
  transition:       2'01 4'0--- ->       2'01 6'001010
  transition:       2'01 4'100- ->       2'01 6'001010
  transition:       2'01 4'1010 ->       2'00 6'000010
  transition:       2'01 4'1011 ->       2'10 6'010010
  transition:       2'01 4'11-- ->       2'01 6'001010
  transition:       2'11 4'0--- ->       2'11 6'111000
  transition:       2'11 4'100- ->       2'11 6'111000
  transition:       2'11 4'101- ->       2'00 6'100000
  transition:       2'11 4'11-- ->       2'11 6'111000

11.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13871' from module `\loopback_7ch'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13864' from module `\loopback_7ch'.
  Merging pattern 4'-0-- and 4'-1-- from group (3 3 8'01110000).
  Merging pattern 4'-1-- and 4'-0-- from group (3 3 8'01110000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13791.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13857' from module `\loopback_7ch'.
  Merging pattern 13'10----------- and 13'11----------- from group (1 0 8'00000001).
  Merging pattern 13'11----------- and 13'10----------- from group (1 0 8'00000001).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13843' from module `\loopback_7ch'.
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13832' from module `\loopback_7ch'.
  Merging pattern 15'1-------0001--- and 15'1-------1001--- from group (4 4 12'000000000011).
  Merging pattern 15'1-------1001--- and 15'1-------0001--- from group (4 4 12'000000000011).
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13818' from module `\loopback_7ch'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13801.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13803.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13805.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13807.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13811.

11.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 173 unused cells and 173 unused wires.
<suppressed ~180 debug messages>

11.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13818' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$3054_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10072_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13832' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2999_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13843' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$7349_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$7369_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13857' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13003_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13864' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13164_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13871' from module `\loopback_7ch'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

11.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13818' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ------------1
  1000 -> -----------1-
  0100 -> ----------1--
  1100 -> ---------1---
  0010 -> --------1----
  1010 -> -------1-----
  0110 -> ------1------
  0001 -> -----1-------
  1001 -> ----1--------
  0101 -> ---1---------
  0011 -> --1----------
  1011 -> -1-----------
  0111 -> 1------------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13832' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13843' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13857' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13864' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13871' from module `\loopback_7ch' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

11.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13818' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$13818 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   46
  Number of output signals:  10
  Number of state bits:      13

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2990_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2998_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3000_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3033_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$3053_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$3058_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3061_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$3063_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$3071_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$3074_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$3077_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3082_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3091_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3095_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3098_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:631$3099_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3108_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3109_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3117_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3121_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:677$3122_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3142_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3148_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3169_Y
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3191_Y
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3196_Y
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3229_Y
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10429_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10704_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11151_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11176_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11310_CMP
   39: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346_CMP
   40: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11493_CMP
   41: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506_CMP
   42: \u_usb_cdc.u_sie.data_q [15]
   43: \u_usb_cdc.clk_gate
   44: $auto$opt_reduce.cc:134:opt_pmux$13813
   45: $auto$opt_reduce.cc:134:opt_pmux$13757

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3217_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3222_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3226_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3230_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10027_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10049_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10096_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10149_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10177_CMP
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10535_CMP

  State encoding:
    0: 13'------------1  <RESET STATE>
    1: 13'-----------1-
    2: 13'----------1--
    3: 13'---------1---
    4: 13'--------1----
    5: 13'-------1-----
    6: 13'------1------
    7: 13'-----1-------
    8: 13'----1--------
    9: 13'---1---------
   10: 13'--1----------
   11: 13'-1-----------
   12: 13'1------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 46'--1------------------------------------01001-0   ->     0 10'0000000000
      1:     0 46'--1--1--------------------------------001001-1   ->     0 10'0000000000
      2:     0 46'--1-00-----000000----------------------01001-1   ->     0 10'0000000000
      3:     0 46'--1-------------1----------------------01001-1   ->     0 10'0000000000
      4:     0 46'--1------------1-----------------------01001-1   ->     0 10'0000000000
      5:     0 46'--1-----------1------------------------01001-1   ->     0 10'0000000000
      6:     0 46'--1----------1-------------------------01001-1   ->     0 10'0000000000
      7:     0 46'--1---------1--------------------------01001-1   ->     0 10'0000000000
      8:     0 46'--1-1----------------------------------01001-1   ->     0 10'0000000000
      9:     0 46'--1----------------------------------------0--   ->     0 10'0000000000
     10:     0 46'1-1------------------------------------0-001--   ->     0 10'0000000000
     11:     0 46'--1------------------------------------1-001--   ->     0 10'0000000000
     12:     0 46'--1--------------------------------------101--   ->     0 10'0000000000
     13:     0 46'--1---------------------------------------11--   ->     0 10'0000000000
     14:     0 46'--0-------------------------------------------   ->     0 10'0000000000
     15:     0 46'--1--------1--------------1------1-----0100101   ->     1 10'0000000000
     16:     0 46'--1--------1-------------1-----------0-0100101   ->     3 10'0000000000
     17:     0 46'--1----1---1------------------------0--0100101   ->     3 10'0000000000
     18:     0 46'--1---1----1-----------------------0---0100101   ->     3 10'0000000000
     19:     0 46'--1-----1--1----------------------0----0100101   ->     3 10'0000000000
     20:     0 46'--1--------1--------------1------0-----0100101   ->     3 10'0000000000
     21:     0 46'--1------1-1--------------------0------0100101   ->     3 10'0000000000
     22:     0 46'--1-------11-------------------0-------0100101   ->     3 10'0000000000
     23:     0 46'--1---000001-------------00------------0100101   ->     3 10'0000000000
     24:     0 46'--1--------1------------------0--------0100111   ->     3 10'0000000000
     25:     0 46'--1--1--------------------------------101001-1   ->     3 10'0000000000
     26:     0 46'--1---1----1-----------------------1---0100101   ->     4 10'0000000000
     27:     0 46'--1-------11-------------------1-------0100101   ->     5 10'0000000000
     28:     0 46'--1--------1-------------1-----------1-0100101   ->     7 10'0000000000
     29:     0 46'--1------1-1--------------------1------0100101   ->     8 10'0000000000
     30:     0 46'--1----1---1------------------------1--0100101   ->    10 10'0000000000
     31:     0 46'--1--------1------------------1--------0100111   ->    11 10'0000000000
     32:     0 46'--1-----1--1----------------------1----0100101   ->    12 10'0000000000
     33:     1 46'--1--1--------------------------------001001-1   ->     0 10'0000000000
     34:     1 46'--1------------------------------------01001-0   ->     1 10'0000000000
     35:     1 46'--1-----------1-------------0----------01001-1   ->     1 10'0000000000
     36:     1 46'--1----------1--------------0----------01001-1   ->     1 10'0000000000
     37:     1 46'--1---------1---------------0----------01001-1   ->     1 10'0000000000
     38:     1 46'--1-1-----------------------0----------01001-1   ->     1 10'0000000000
     39:     1 46'--1-------------1--1-------------------01001-1   ->     1 10'0000000000
     40:     1 46'--1------------1-0---------------------01001-1   ->     1 10'0000000000
     41:     1 46'--1-00-----000000----------------------01001-1   ->     1 10'0000000000
     42:     1 46'--1----------------------------------------0--   ->     1 10'0000000000
     43:     1 46'1-1------------------------------------0-001--   ->     1 10'0000000000
     44:     1 46'--1------------------------------------1-001--   ->     1 10'0000000000
     45:     1 46'--1--------------------------------------101--   ->     1 10'0000000000
     46:     1 46'--1---------------------------------------11--   ->     1 10'0000000000
     47:     1 46'--0-------------------------------------------   ->     1 10'0000000000
     48:     1 46'--1--1--------------------------------101001-1   ->     3 10'0000000000
     49:     1 46'--1-----------1-------------1----------01001-1   ->     3 10'0000000000
     50:     1 46'--1----------1--------------1----------01001-1   ->     3 10'0000000000
     51:     1 46'--1---------1---------------1----------01001-1   ->     3 10'0000000000
     52:     1 46'--1-1-----------------------1----------01001-1   ->     3 10'0000000000
     53:     1 46'--1-------------1--0-------------------01001-1   ->     3 10'0000000000
     54:     1 46'--1------------1-1---------------------01001-1   ->     3 10'0000000000
     55:     1 46'--1--------1---------------------------01001-1   ->     3 10'0000000000
     56:     2 46'--1--1--------------------------------001001-1   ->     0 10'0000000010
     57:     2 46'--1------------------------------------01001-0   ->     2 10'0000000010
     58:     2 46'--1-------------1-----------0----------01001-1   ->     2 10'0000000010
     59:     2 46'--1-----------1-------------0----------01001-1   ->     2 10'0000000010
     60:     2 46'--1-00-----000000----------------------01001-1   ->     2 10'0000000010
     61:     2 46'--1------------1-----------------------01001-1   ->     2 10'0000000010
     62:     2 46'--1----------1-------------------------01001-1   ->     2 10'0000000010
     63:     2 46'--1---------1--------------------------01001-1   ->     2 10'0000000010
     64:     2 46'--1-1----------------------------------01001-1   ->     2 10'0000000010
     65:     2 46'--1----------------------------------------0--   ->     2 10'0000000010
     66:     2 46'1-1------------------------------------0-001--   ->     2 10'0000000010
     67:     2 46'--1------------------------------------1-001--   ->     2 10'0000000010
     68:     2 46'--1--------------------------------------101--   ->     2 10'0000000010
     69:     2 46'--1---------------------------------------11--   ->     2 10'0000000010
     70:     2 46'--0-------------------------------------------   ->     2 10'0000000010
     71:     2 46'--1--1--------------------------------101001-1   ->     3 10'0000000010
     72:     2 46'--1-------------1-----------1----------01001-1   ->     3 10'0000000010
     73:     2 46'--1-----------1-------------1----------01001-1   ->     3 10'0000000010
     74:     2 46'--1--------1---------------------------01001-1   ->     3 10'0000000010
     75:     3 46'--1--1--------------------------------001001-1   ->     0 10'0000000001
     76:     3 46'--1------------------------------------01001-0   ->     3 10'0000000001
     77:     3 46'--1--1--------------------------------101001-1   ->     3 10'0000000001
     78:     3 46'--1-00-----000000----------------------01001-1   ->     3 10'0000000001
     79:     3 46'--1-------------1----------------------01001-1   ->     3 10'0000000001
     80:     3 46'--1------------1-----------------------01001-1   ->     3 10'0000000001
     81:     3 46'--1-----------1------------------------01001-1   ->     3 10'0000000001
     82:     3 46'--1----------1-------------------------01001-1   ->     3 10'0000000001
     83:     3 46'--1---------1--------------------------01001-1   ->     3 10'0000000001
     84:     3 46'--1--------1---------------------------01001-1   ->     3 10'0000000001
     85:     3 46'--1-1----------------------------------01001-1   ->     3 10'0000000001
     86:     3 46'--1----------------------------------------0--   ->     3 10'0000000001
     87:     3 46'1-1------------------------------------0-001--   ->     3 10'0000000001
     88:     3 46'--1------------------------------------1-001--   ->     3 10'0000000001
     89:     3 46'--1--------------------------------------101--   ->     3 10'0000000001
     90:     3 46'--1---------------------------------------11--   ->     3 10'0000000001
     91:     3 46'--0-------------------------------------------   ->     3 10'0000000001
     92:     4 46'--1--1--------------------------------001001-1   ->     0 10'0010000000
     93:     4 46'--1--1--------------------------------101001-1   ->     3 10'0010000000
     94:     4 46'--1-------------1-----------1----------01001-1   ->     3 10'0010000000
     95:     4 46'--1-----------1-------------1----------01001-1   ->     3 10'0010000000
     96:     4 46'--1----------1--------------1----------01001-1   ->     3 10'0010000000
     97:     4 46'--1---------1---------------1----------01001-1   ->     3 10'0010000000
     98:     4 46'--1-1-----------------------1----------01001-1   ->     3 10'0010000000
     99:     4 46'--1------------1--1--------------------01001-1   ->     3 10'0010000000
    100:     4 46'--1--------1---------------------------01001-1   ->     3 10'0010000000
    101:     4 46'--1------------------------------------01001-0   ->     4 10'0010000000
    102:     4 46'--1-------------1-----------0----------01001-1   ->     4 10'0010000000
    103:     4 46'--1-----------1-------------0----------01001-1   ->     4 10'0010000000
    104:     4 46'--1----------1--------------0----------01001-1   ->     4 10'0010000000
    105:     4 46'--1---------1---------------0----------01001-1   ->     4 10'0010000000
    106:     4 46'--1-1-----------------------0----------01001-1   ->     4 10'0010000000
    107:     4 46'--1------------1--0--------------------01001-1   ->     4 10'0010000000
    108:     4 46'--1-00-----000000----------------------01001-1   ->     4 10'0010000000
    109:     4 46'--1----------------------------------------0--   ->     4 10'0010000000
    110:     4 46'1-1------------------------------------0-001--   ->     4 10'0010000000
    111:     4 46'--1------------------------------------1-001--   ->     4 10'0010000000
    112:     4 46'--1--------------------------------------101--   ->     4 10'0010000000
    113:     4 46'--1---------------------------------------11--   ->     4 10'0010000000
    114:     4 46'--0-------------------------------------------   ->     4 10'0010000000
    115:     5 46'--1--1--------------------------------001001-1   ->     0 10'0000010000
    116:     5 46'--1--1--------------------------------101001-1   ->     3 10'0000010000
    117:     5 46'--1-------------1-----------1----------01001-1   ->     3 10'0000010000
    118:     5 46'-01------------1------------1----------01001-1   ->     3 10'0000010000
    119:     5 46'--1-----------1-------------1----------01001-1   ->     3 10'0000010000
    120:     5 46'--1----------1--------------1----------01001-1   ->     3 10'0000010000
    121:     5 46'--1-1-----------------------1----------01001-1   ->     3 10'0000010000
    122:     5 46'--1---------1------------00------------01001-1   ->     3 10'0000010000
    123:     5 46'--1--------1---------------------------01001-1   ->     3 10'0000010000
    124:     5 46'--1------------------------------------01001-0   ->     5 10'0000010000
    125:     5 46'--1-------------1-----------0----------01001-1   ->     5 10'0000010000
    126:     5 46'-01------------1------------0----------01001-1   ->     5 10'0000010000
    127:     5 46'--1-----------1-------------0----------01001-1   ->     5 10'0000010000
    128:     5 46'--1----------1--------------0----------01001-1   ->     5 10'0000010000
    129:     5 46'--1-1-----------------------0----------01001-1   ->     5 10'0000010000
    130:     5 46'--1---------1-------------1------------01001-1   ->     5 10'0000010000
    131:     5 46'--1---------1------------1-------------01001-1   ->     5 10'0000010000
    132:     5 46'--1-00-----000000----------------------01001-1   ->     5 10'0000010000
    133:     5 46'--1----------------------------------------0--   ->     5 10'0000010000
    134:     5 46'1-1------------------------------------0-001--   ->     5 10'0000010000
    135:     5 46'--1------------------------------------1-001--   ->     5 10'0000010000
    136:     5 46'--1--------------------------------------101--   ->     5 10'0000010000
    137:     5 46'--1---------------------------------------11--   ->     5 10'0000010000
    138:     5 46'--0-------------------------------------------   ->     5 10'0000010000
    139:     6 46'--1--1--------------------------------001001-1   ->     0 10'0000001000
    140:     6 46'--1--1--------------------------------101001-1   ->     3 10'0000001000
    141:     6 46'--1--------1---------------------------01001-1   ->     3 10'0000001000
    142:     6 46'--1------------------------------------01001-0   ->     6 10'0000001000
    143:     6 46'--1-00-----000000----------------------01001-1   ->     6 10'0000001000
    144:     6 46'--1-------------1----------------------01001-1   ->     6 10'0000001000
    145:     6 46'--1------------1-----------------------01001-1   ->     6 10'0000001000
    146:     6 46'--1-----------1------------------------01001-1   ->     6 10'0000001000
    147:     6 46'--1----------1-------------------------01001-1   ->     6 10'0000001000
    148:     6 46'--1---------1--------------------------01001-1   ->     6 10'0000001000
    149:     6 46'--1-1----------------------------------01001-1   ->     6 10'0000001000
    150:     6 46'--1----------------------------------------0--   ->     6 10'0000001000
    151:     6 46'1-1------------------------------------0-001--   ->     6 10'0000001000
    152:     6 46'--1------------------------------------1-001--   ->     6 10'0000001000
    153:     6 46'--1--------------------------------------101--   ->     6 10'0000001000
    154:     6 46'--1---------------------------------------11--   ->     6 10'0000001000
    155:     6 46'--0-------------------------------------------   ->     6 10'0000001000
    156:     7 46'--1--1--------------------------------001001-1   ->     0 10'0100000000
    157:     7 46'--1--1--------------------------------101001-1   ->     3 10'0100000000
    158:     7 46'--1---------1----------------0---------01001-1   ->     3 10'0100000000
    159:     7 46'-01------------1------------1----------01001-1   ->     3 10'0100000000
    160:     7 46'--1-----------1-------------1----------01001-1   ->     3 10'0100000000
    161:     7 46'--1----------1--------------1----------01001-1   ->     3 10'0100000000
    162:     7 46'--1-1-----------------------1----------01001-1   ->     3 10'0100000000
    163:     7 46'--1-------------1----0-----------------01001-1   ->     3 10'0100000000
    164:     7 46'--1--------1---------------------------01001-1   ->     3 10'0100000000
    165:     7 46'--1------------------------------------01001-0   ->     7 10'0100000000
    166:     7 46'--1---------1----------------1---------01001-1   ->     7 10'0100000000
    167:     7 46'-01------------1------------0----------01001-1   ->     7 10'0100000000
    168:     7 46'--1-----------1-------------0----------01001-1   ->     7 10'0100000000
    169:     7 46'--1----------1--------------0----------01001-1   ->     7 10'0100000000
    170:     7 46'--1-1-----------------------0----------01001-1   ->     7 10'0100000000
    171:     7 46'--1-------------1----1-----------------01001-1   ->     7 10'0100000000
    172:     7 46'--1-00-----000000----------------------01001-1   ->     7 10'0100000000
    173:     7 46'--1----------------------------------------0--   ->     7 10'0100000000
    174:     7 46'1-1------------------------------------0-001--   ->     7 10'0100000000
    175:     7 46'--1------------------------------------1-001--   ->     7 10'0100000000
    176:     7 46'--1--------------------------------------101--   ->     7 10'0100000000
    177:     7 46'--1---------------------------------------11--   ->     7 10'0100000000
    178:     7 46'--0-------------------------------------------   ->     7 10'0100000000
    179:     8 46'--1--1--------------------------------001001-1   ->     0 10'0000100000
    180:     8 46'--1--1--------------------------------101001-1   ->     3 10'0000100000
    181:     8 46'--1-------------1-----------1----------01001-1   ->     3 10'0000100000
    182:     8 46'-01------------1------------1----------01001-1   ->     3 10'0000100000
    183:     8 46'--1-----------1-------------1----------01001-1   ->     3 10'0000100000
    184:     8 46'--1----------1--------------1----------01001-1   ->     3 10'0000100000
    185:     8 46'--1-1-----------------------1----------01001-1   ->     3 10'0000100000
    186:     8 46'--11--------1--------------------------01001-1   ->     3 10'0000100000
    187:     8 46'--1--------1---------------------------01001-1   ->     3 10'0000100000
    188:     8 46'--1------------------------------------01001-0   ->     8 10'0000100000
    189:     8 46'--1-------------1-----------0----------01001-1   ->     8 10'0000100000
    190:     8 46'-01------------1------------0----------01001-1   ->     8 10'0000100000
    191:     8 46'--1-----------1-------------0----------01001-1   ->     8 10'0000100000
    192:     8 46'--1----------1--------------0----------01001-1   ->     8 10'0000100000
    193:     8 46'--1-1-----------------------0----------01001-1   ->     8 10'0000100000
    194:     8 46'--1-00-----000000----------------------01001-1   ->     8 10'0000100000
    195:     8 46'--10--------1--------------------------01001-1   ->     8 10'0000100000
    196:     8 46'--1----------------------------------------0--   ->     8 10'0000100000
    197:     8 46'1-1------------------------------------0-001--   ->     8 10'0000100000
    198:     8 46'--1------------------------------------1-001--   ->     8 10'0000100000
    199:     8 46'--1--------------------------------------101--   ->     8 10'0000100000
    200:     8 46'--1---------------------------------------11--   ->     8 10'0000100000
    201:     8 46'--0-------------------------------------------   ->     8 10'0000100000
    202:     9 46'--1--1--------------------------------001001-1   ->     0 10'0000000100
    203:     9 46'--1--1--------------------------------101001-1   ->     3 10'0000000100
    204:     9 46'--1-------------1-----------1----------01001-1   ->     3 10'0000000100
    205:     9 46'--1-----------1-------------1----------01001-1   ->     3 10'0000000100
    206:     9 46'--1--------1---------------------------01001-1   ->     3 10'0000000100
    207:     9 46'--1------------------------------------01001-0   ->     9 10'0000000100
    208:     9 46'--1-------------1-----------0----------01001-1   ->     9 10'0000000100
    209:     9 46'--1-----------1-------------0----------01001-1   ->     9 10'0000000100
    210:     9 46'--1-00-----000000----------------------01001-1   ->     9 10'0000000100
    211:     9 46'--1------------1-----------------------01001-1   ->     9 10'0000000100
    212:     9 46'--1----------1-------------------------01001-1   ->     9 10'0000000100
    213:     9 46'--1---------1--------------------------01001-1   ->     9 10'0000000100
    214:     9 46'--1-1----------------------------------01001-1   ->     9 10'0000000100
    215:     9 46'--1----------------------------------------0--   ->     9 10'0000000100
    216:     9 46'1-1------------------------------------0-001--   ->     9 10'0000000100
    217:     9 46'--1------------------------------------1-001--   ->     9 10'0000000100
    218:     9 46'--1--------------------------------------101--   ->     9 10'0000000100
    219:     9 46'--1---------------------------------------11--   ->     9 10'0000000100
    220:     9 46'--0-------------------------------------------   ->     9 10'0000000100
    221:    10 46'--1--1--------------------------------001001-1   ->     0 10'1000000000
    222:    10 46'--1----------1----------1--------------01001-1   ->     2 10'1000000000
    223:    10 46'--1--1--------------------------------101001-1   ->     3 10'1000000000
    224:    10 46'--1---------1--------------01----------01001-1   ->     3 10'1000000000
    225:    10 46'--1----------1--------000--------------01001-1   ->     3 10'1000000000
    226:    10 46'--1--------1---------------------------01001-1   ->     3 10'1000000000
    227:    10 46'--1----------1--------100--------------01001-1   ->     6 10'1000000000
    228:    10 46'--1----------1---------10--------------01001-1   ->     9 10'1000000000
    229:    10 46'--1------------------------------------01001-0   ->    10 10'1000000000
    230:    10 46'--1---------1--------------00----------01001-1   ->    10 10'1000000000
    231:    10 46'--1---------1--------------1-----------01001-1   ->    10 10'1000000000
    232:    10 46'--1-00-----000000----------------------01001-1   ->    10 10'1000000000
    233:    10 46'--1-------------1----------------------01001-1   ->    10 10'1000000000
    234:    10 46'--1------------1-----------------------01001-1   ->    10 10'1000000000
    235:    10 46'--1-----------1------------------------01001-1   ->    10 10'1000000000
    236:    10 46'--1-1----------------------------------01001-1   ->    10 10'1000000000
    237:    10 46'--1----------------------------------------0--   ->    10 10'1000000000
    238:    10 46'1-1------------------------------------0-001--   ->    10 10'1000000000
    239:    10 46'--1------------------------------------1-001--   ->    10 10'1000000000
    240:    10 46'--1--------------------------------------101--   ->    10 10'1000000000
    241:    10 46'--1---------------------------------------11--   ->    10 10'1000000000
    242:    10 46'--0-------------------------------------------   ->    10 10'1000000000
    243:    11 46'--1--1--------------------------------001001-1   ->     0 10'0000000000
    244:    11 46'--1--1--------------------------------101001-1   ->     3 10'0000000000
    245:    11 46'--1--------1---------------------------01001-1   ->     3 10'0000000000
    246:    11 46'--1------------------------------------01001-0   ->    11 10'0000000000
    247:    11 46'--1-00-----000000----------------------01001-1   ->    11 10'0000000000
    248:    11 46'--1-------------1----------------------01001-1   ->    11 10'0000000000
    249:    11 46'--1------------1-----------------------01001-1   ->    11 10'0000000000
    250:    11 46'--1-----------1------------------------01001-1   ->    11 10'0000000000
    251:    11 46'--1----------1-------------------------01001-1   ->    11 10'0000000000
    252:    11 46'--1---------1--------------------------01001-1   ->    11 10'0000000000
    253:    11 46'--1-1----------------------------------01001-1   ->    11 10'0000000000
    254:    11 46'--1----------------------------------------0--   ->    11 10'0000000000
    255:    11 46'1-1------------------------------------0-001--   ->    11 10'0000000000
    256:    11 46'--1------------------------------------1-001--   ->    11 10'0000000000
    257:    11 46'--1--------------------------------------101--   ->    11 10'0000000000
    258:    11 46'--1---------------------------------------11--   ->    11 10'0000000000
    259:    11 46'--0-------------------------------------------   ->    11 10'0000000000
    260:    12 46'--1--1--------------------------------001001-1   ->     0 10'0001000000
    261:    12 46'--1--1--------------------------------101001-1   ->     3 10'0001000000
    262:    12 46'--1-----------1-------------1----------01001-1   ->     3 10'0001000000
    263:    12 46'--1----------1--------------1----------01001-1   ->     3 10'0001000000
    264:    12 46'--1---------1---------------1----------01001-1   ->     3 10'0001000000
    265:    12 46'--1-1-----------------------1----------01001-1   ->     3 10'0001000000
    266:    12 46'--1-------------1---0------------------01001-1   ->     3 10'0001000000
    267:    12 46'--1------------1--1--------------------01001-1   ->     3 10'0001000000
    268:    12 46'--1--------1---------------------------01001-1   ->     3 10'0001000000
    269:    12 46'--1------------------------------------01001-0   ->    12 10'0001000000
    270:    12 46'--1-----------1-------------0----------01001-1   ->    12 10'0001000000
    271:    12 46'--1----------1--------------0----------01001-1   ->    12 10'0001000000
    272:    12 46'--1---------1---------------0----------01001-1   ->    12 10'0001000000
    273:    12 46'--1-1-----------------------0----------01001-1   ->    12 10'0001000000
    274:    12 46'--1-------------1---1------------------01001-1   ->    12 10'0001000000
    275:    12 46'--1------------1--0--------------------01001-1   ->    12 10'0001000000
    276:    12 46'--1-00-----000000----------------------01001-1   ->    12 10'0001000000
    277:    12 46'--1----------------------------------------0--   ->    12 10'0001000000
    278:    12 46'1-1------------------------------------0-001--   ->    12 10'0001000000
    279:    12 46'--1------------------------------------1-001--   ->    12 10'0001000000
    280:    12 46'--1--------------------------------------101--   ->    12 10'0001000000
    281:    12 46'--1---------------------------------------11--   ->    12 10'0001000000
    282:    12 46'--0-------------------------------------------   ->    12 10'0001000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13832' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$13832 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2990_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2998_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$3000_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$3033_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3216_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3217_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3219_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3244_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3248_Y
   12: \u_usb_cdc.u_sie.in_data_ack_q
   13: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2986_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$3002_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$3003_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$3007_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$3011_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$3015_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$3023_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11853_CMP [0]

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'1---------0---   ->     0 8'10000000
      1:     0 14'1------0001---   ->     0 8'10000000
      2:     0 14'1--------11---   ->     0 8'10000000
      3:     0 14'0-------------   ->     0 8'10000000
      4:     0 14'1-------101---   ->     2 8'10000000
      5:     0 14'1------1001---   ->     4 8'10000000
      6:     1 14'1--------11---   ->     0 8'00000100
      7:     1 14'1------0001-0-   ->     1 8'00000100
      8:     1 14'1---------0---   ->     1 8'00000100
      9:     1 14'0-------------   ->     1 8'00000100
     10:     1 14'1-------101---   ->     2 8'00000100
     11:     1 14'1------0001-1-   ->     3 8'00000100
     12:     1 14'1------1001---   ->     4 8'00000100
     13:     2 14'1--------11---   ->     0 8'00000010
     14:     2 14'1---00100010-0   ->     1 8'00000010
     15:     2 14'1------0001--1   ->     2 8'00000010
     16:     2 14'1---------0---   ->     2 8'00000010
     17:     2 14'1-------101---   ->     2 8'00000010
     18:     2 14'0-------------   ->     2 8'00000010
     19:     2 14'1-----00001--0   ->     4 8'00000010
     20:     2 14'1----110001--0   ->     4 8'00000010
     21:     2 14'1------1001---   ->     4 8'00000010
     22:     2 14'1---10100010-0   ->     5 8'00000010
     23:     2 14'1----0100011-0   ->     6 8'00000010
     24:     3 14'1------0001---   ->     0 8'00010000
     25:     3 14'1--------11---   ->     0 8'00010000
     26:     3 14'1-------101---   ->     2 8'00010000
     27:     3 14'1---------0---   ->     3 8'00010000
     28:     3 14'0-------------   ->     3 8'00010000
     29:     3 14'1------1001---   ->     4 8'00010000
     30:     4 14'1-------101---   ->     2 8'00000001
     31:     4 14'1---------0---   ->     4 8'00000001
     32:     4 14'1-------001---   ->     4 8'00000001
     33:     4 14'1--------11---   ->     4 8'00000001
     34:     4 14'0-------------   ->     4 8'00000001
     35:     5 14'1--------11---   ->     0 8'00001000
     36:     5 14'1-------101---   ->     2 8'00001000
     37:     5 14'1------0001---   ->     3 8'00001000
     38:     5 14'1------1001---   ->     4 8'00001000
     39:     5 14'1---------0---   ->     5 8'00001000
     40:     5 14'0-------------   ->     5 8'00001000
     41:     6 14'1--------11---   ->     0 8'01000000
     42:     6 14'1-------101---   ->     2 8'01000000
     43:     6 14'10-1---0001-0-   ->     4 8'01000000
     44:     6 14'1------1001---   ->     4 8'01000000
     45:     6 14'10-1---0001-1-   ->     6 8'01000000
     46:     6 14'1---------0---   ->     6 8'01000000
     47:     6 14'1--0---0001---   ->     6 8'01000000
     48:     6 14'0-------------   ->     6 8'01000000
     49:     6 14'11-1---0001---   ->     7 8'01000000
     50:     7 14'1-1----0001---   ->     0 8'00100000
     51:     7 14'1--------11---   ->     0 8'00100000
     52:     7 14'1-------101---   ->     2 8'00100000
     53:     7 14'1------1001---   ->     4 8'00100000
     54:     7 14'1---------0---   ->     7 8'00100000
     55:     7 14'1-0----0001---   ->     7 8'00100000
     56:     7 14'0-------------   ->     7 8'00100000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13843' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$13843 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   20
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.in_valid_i
    1: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2197_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2423_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2442_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2443_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2452_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2526_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2527_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2528_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2529_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2607_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2702_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2709_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2736_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$6713_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$6714_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
   17: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
   18: \u_usb_cdc.sie2i_stall
   19: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2199_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2200_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2202_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$3720_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$3915_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$4311_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$4312_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5321_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$7376_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$7873_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'1-----------------0-   ->     0 10'0000000000
      1:     0 20'1-00--------------1-   ->     0 10'0000000000
      2:     0 20'1--1--------------1-   ->     0 10'0000000000
      3:     0 20'0-------------------   ->     0 10'0000000000
      4:     0 20'1-10--------------1-   ->     6 10'0000000000
      5:     1 20'1--0----------0---1-   ->     0 10'0000010000
      6:     1 20'10-0----1-----1---1-   ->     0 10'0000010000
      7:     1 20'11-0----------1---1-   ->     0 10'0000010000
      8:     1 20'1--1--------------1-   ->     0 10'0000010000
      9:     1 20'1-----------------0-   ->     1 10'0000010000
     10:     1 20'0-------------------   ->     1 10'0000010000
     11:     1 20'10-0---10-----1---1-   ->     4 10'0000010000
     12:     1 20'10-0---00-----1---1-   ->     7 10'0000010000
     13:     2 20'1-00--------------1-   ->     0 10'0000100000
     14:     2 20'1--1--------------1-   ->     0 10'0000100000
     15:     2 20'1-----------------0-   ->     2 10'0000100000
     16:     2 20'0-------------------   ->     2 10'0000100000
     17:     2 20'1-10--------------1-   ->     8 10'0000100000
     18:     3 20'1-00--------------1-   ->     0 10'0001000000
     19:     3 20'1--1--------------1-   ->     0 10'0001000000
     20:     3 20'1-----------------0-   ->     3 10'0001000000
     21:     3 20'0-------------------   ->     3 10'0001000000
     22:     3 20'1-10--------------1-   ->     9 10'0001000000
     23:     4 20'1--1--------------1-   ->     0 10'0100000000
     24:     4 20'1-----------------0-   ->     4 10'0100000000
     25:     4 20'0-------------------   ->     4 10'0100000000
     26:     4 20'1--0--------------1-   ->    10 10'0100000000
     27:     5 20'1-00--------------1-   ->     0 10'0000000000
     28:     5 20'1--1--------------1-   ->     0 10'0000000000
     29:     5 20'1-----------------0-   ->     5 10'0000000000
     30:     5 20'1-10--------------1-   ->     5 10'0000000000
     31:     5 20'0-------------------   ->     5 10'0000000000
     32:     6 20'1-00-------------01-   ->     0 10'0000000001
     33:     6 20'1-0000-----------11-   ->     0 10'0000000001
     34:     6 20'1-00-1-----------11-   ->     0 10'0000000001
     35:     6 20'1-001------------11-   ->     0 10'0000000001
     36:     6 20'1--1--------------1-   ->     0 10'0000000001
     37:     6 20'1-10-1---------1-11-   ->     2 10'0000000001
     38:     6 20'1-101------------11-   ->     3 10'0000000001
     39:     6 20'1-10-------------01-   ->     5 10'0000000001
     40:     6 20'1-10-1---------0-11-   ->     5 10'0000000001
     41:     6 20'1-1000-----------11-   ->     5 10'0000000001
     42:     6 20'1-----------------0-   ->     6 10'0000000001
     43:     6 20'0-------------------   ->     6 10'0000000001
     44:     7 20'1--1--------------1-   ->     0 10'0000001000
     45:     7 20'1--0--0-----------10   ->     4 10'0000001000
     46:     7 20'1--0--1-----------1-   ->     4 10'0000001000
     47:     7 20'1--0--0-----------11   ->     7 10'0000001000
     48:     7 20'1-----------------0-   ->     7 10'0000001000
     49:     7 20'0-------------------   ->     7 10'0000001000
     50:     8 20'1-00-----1------0-1-   ->     0 10'0000000100
     51:     8 20'1-00-----0--------1-   ->     0 10'0000000100
     52:     8 20'1--1--------------1-   ->     0 10'0000000100
     53:     8 20'1-----------------0-   ->     8 10'0000000100
     54:     8 20'1-10--------------1-   ->     8 10'0000000100
     55:     8 20'0-------------------   ->     8 10'0000000100
     56:     8 20'1-00-----1------1-1-   ->    11 10'0000000100
     57:     9 20'1-00---------0----1-   ->     0 10'0000000010
     58:     9 20'1-00-------001----1-   ->     0 10'0000000010
     59:     9 20'1-00------0101----1-   ->     0 10'0000000010
     60:     9 20'1-00--------11----1-   ->     0 10'0000000010
     61:     9 20'1--1--------------1-   ->     0 10'0000000010
     62:     9 20'1-00------1101----1-   ->     1 10'0000000010
     63:     9 20'1-10--------------1-   ->     5 10'0000000010
     64:     9 20'1-----------------0-   ->     9 10'0000000010
     65:     9 20'0-------------------   ->     9 10'0000000010
     66:    10 20'1-----------------1-   ->     0 10'0010000000
     67:    10 20'1-----------------0-   ->    10 10'0010000000
     68:    10 20'0-------------------   ->    10 10'0010000000
     69:    11 20'1-----------------1-   ->     0 10'1000000000
     70:    11 20'1-----------------0-   ->    11 10'1000000000
     71:    11 20'0-------------------   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13857' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13857 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1696_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1691_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1689_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1686_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1682_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1679_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1678_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1676_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1675_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1650_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1649_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
   12: \u_usb_cdc.u_sie.u_phy_rx.sample_clk

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13009_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12891_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12257_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12224_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'11--0--------   ->     0 4'0000
      1:     0 13'10-----------   ->     0 4'0000
      2:     0 13'0------------   ->     0 4'0000
      3:     0 13'11--1--------   ->     3 4'0000
      4:     1 13'1------------   ->     0 4'0001
      5:     1 13'0------------   ->     1 4'0001
      6:     2 13'10-----------   ->     0 4'0100
      7:     2 13'1100-0-1---1-   ->     1 4'0100
      8:     2 13'11-1-0---00--   ->     1 4'0100
      9:     2 13'1110-0-------   ->     1 4'0100
     10:     2 13'11---1-------   ->     1 4'0100
     11:     2 13'1100-0-----0-   ->     2 4'0100
     12:     2 13'1100-0-0---1-   ->     2 4'0100
     13:     2 13'11-1-0---01--   ->     2 4'0100
     14:     2 13'0------------   ->     2 4'0100
     15:     2 13'11-1-0---1---   ->     4 4'0100
     16:     3 13'11----010----   ->     0 4'0010
     17:     3 13'11----1------   ->     0 4'0010
     18:     3 13'10-----------   ->     0 4'0010
     19:     3 13'11----011----   ->     2 4'0010
     20:     3 13'11----00-----   ->     3 4'0010
     21:     3 13'0------------   ->     3 4'0010
     22:     4 13'11----------1   ->     0 4'1000
     23:     4 13'10-----------   ->     0 4'1000
     24:     4 13'11----------0   ->     1 4'1000
     25:     4 13'0------------   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13864' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13864 (\u_usb_cdc.u_sie.u_phy_rx.state_q):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1664_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1662_Y
    2: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13154_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13142_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13098_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1655_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 4'0000
      1:     0 3'1--   ->     2 4'0000
      2:     1 3'1-0   ->     1 4'0010
      3:     1 3'0--   ->     1 4'0010
      4:     1 3'1-1   ->     3 4'0010
      5:     2 3'11-   ->     1 4'0001
      6:     2 3'10-   ->     2 4'0001
      7:     2 3'0--   ->     2 4'0001
      8:     3 3'---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13871' from module `loopback_7ch':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13871 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_sie.tx_valid
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
    3: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2787_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13365_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13280_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'10-0   ->     0 4'0001
      1:     0 4'11--   ->     0 4'0001
      2:     0 4'0---   ->     0 4'0001
      3:     0 4'10-1   ->     2 4'0001
      4:     1 4'1011   ->     1 4'0100
      5:     1 4'100-   ->     1 4'0100
      6:     1 4'11--   ->     1 4'0100
      7:     1 4'0---   ->     1 4'0100
      8:     1 4'1010   ->     3 4'0100
      9:     2 4'1010   ->     0 4'0010
     10:     2 4'1011   ->     1 4'0010
     11:     2 4'100-   ->     2 4'0010
     12:     2 4'11--   ->     2 4'0010
     13:     2 4'0---   ->     2 4'0010
     14:     3 4'101-   ->     0 4'1000
     15:     3 4'100-   ->     3 4'1000
     16:     3 4'11--   ->     3 4'1000
     17:     3 4'0---   ->     3 4'1000

-------------------------------------

11.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13818' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13832' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13843' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13857' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13864' from module `\loopback_7ch'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13871' from module `\loopback_7ch'.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~47 debug messages>

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~657 debug messages>
Removed a total of 219 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13169.
Removed 1 multiplexer ports.
<suppressed ~534 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13743 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13742 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13741 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13740 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13735 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13218_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.se0_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13734 ($adff) from module loopback_7ch (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13733 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13205_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13732 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_d, Q = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13731 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_d, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13729 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13728 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$4\rx_data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_rx.rx_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13727 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.shift_register_d, Q = \u_usb_cdc.u_sie.u_phy_rx.shift_register_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13725 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13724 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12177_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13722 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12191_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13720 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12205_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13666 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:322$2198_Y, Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13665 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:321$2196_Y, Q = \u_usb_cdc.u_sie.in_req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13664 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8522_Y, Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13663 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8534_Y, Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13662 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8542_Y, Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13658 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.in_byte_d, Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13657 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2224_Y, Q = \u_usb_cdc.u_sie.in_zlp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [15:14] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [12] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [10] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [8] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [6] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [4] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [2] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223_Y [0] }, Q = { \u_usb_cdc.u_sie.out_toggle_q [15:14] \u_usb_cdc.u_sie.out_toggle_q [12] \u_usb_cdc.u_sie.out_toggle_q [10] \u_usb_cdc.u_sie.out_toggle_q [8] \u_usb_cdc.u_sie.out_toggle_q [6] \u_usb_cdc.u_sie.out_toggle_q [4] \u_usb_cdc.u_sie.out_toggle_q [2] \u_usb_cdc.u_sie.out_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8432_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8404_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [3]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8376_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [5]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8348_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [7]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8320_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [9]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8292_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [11]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13656 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8264_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [13]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2222_Y [15] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2222_Y [0] }, Q = { \u_usb_cdc.u_sie.in_toggle_q [15] \u_usb_cdc.u_sie.in_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8439_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8425_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8411_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [3]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8397_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [4]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8383_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [5]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8369_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [6]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8355_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [7]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8341_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [8]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8327_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [9]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8313_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [10]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8299_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [11]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8285_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [12]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8271_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [13]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13655 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8257_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [14]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13654 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13653 ($adff) from module loopback_7ch (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13652 ($adff) from module loopback_7ch (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13651 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13651 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13650 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13648 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13717 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12172_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13716 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.in_endp_d, Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13715 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.addr_dd, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13714 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.dev_state_d, Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13713 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.string_index_d, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13711 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.rec_d, Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13710 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.class_d, Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13709 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.in_dir_d, Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13708 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.max_length_d [7:0], Q = \u_usb_cdc.u_ctrl_endp.max_length_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13708 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.max_length_d [8], Q = \u_usb_cdc.u_ctrl_endp.max_length_q [8]).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13707 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12122_Y, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13706 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.endp_d, Q = \u_usb_cdc.u_ctrl_endp.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13705 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_ctrl_endp.addr_d, Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13699 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13697 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13696 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3340_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13694 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8798_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13692 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8844_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13691 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$8853_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13689 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8761_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13680 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$reduce_or$../../../usb_cdc/in_fifo.v:190$3421_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_ready_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13679 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_consumed_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13677 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8699_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_first_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13675 ($adff) from module loopback_7ch (D = { $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8686_Y $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8605_Y }, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_valid_qqq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13672 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$3$lookahead\in_fifo_q$3400[71:0]$3439, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13671 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8742_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13670 ($adff) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8748_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [15:8]).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13667 ($adff) from module loopback_7ch (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_lte12mhz_async_data.app_out_data_q [7:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_lte12mhz_async_data.app_in_data_q [7:0]).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 404 unused cells and 639 unused wires.
<suppressed ~420 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~38 debug messages>

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~441 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11886: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11894: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11902: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11910: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11918: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11934: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11942: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11950: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11958: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11966: { \u_usb_cdc.u_ctrl_endp.state_q [2] \u_usb_cdc.u_ctrl_endp.state_q [6] $auto$opt_reduce.cc:134:opt_pmux$13777 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11974: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11982: \u_usb_cdc.u_ctrl_endp.state_q [2]
  Optimizing cells in module \loopback_7ch.
Performed a total of 12 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~303 debug messages>
Removed a total of 101 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 101 unused wires.
<suppressed ~1 debug messages>

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~442 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
Removed top 1 bits (of 10) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14484 ($eq).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15457 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15841 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15855 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15868 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15900 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15914 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15927 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15986 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15973 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15959 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16018 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16032 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16045 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16077 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16091 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16104 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16136 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16150 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16163 ($ne).
Removed top 1 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16195 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16209 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$16222 ($ne).
Removed top 2 bits (of 3) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15424 ($ne).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455 ($and).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3386 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3348 ($shiftx).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 27 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
Removed top 64 bits (of 72) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3334 ($and).
Removed top 25 bits (of 33) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
Removed top 27 bits (of 32) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312 ($mux).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3047 ($add).
Removed top 23 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3047 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:580$3057 ($ne).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:592$3068 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:612$3084 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:613$3085 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:614$3087 ($eq).
Removed top 2 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:615$3089 ($eq).
Removed top 29 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:631$3099 ($le).
Removed top 7 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3109 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3118 ($eq).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:677$3122 ($eq).
Removed top 28 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3148 ($lt).
Removed top 7 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3191 ($ne).
Removed top 6 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3196 ($ne).
Removed top 5 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3216 ($eq).
Removed top 4 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3221 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:878$3229 ($eq).
Removed top 5 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:879$3236 ($eq).
Removed top 29 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:879$3242 ($le).
Removed top 23 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3253 ($shiftx).
Removed top 19 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3255 ($shiftx).
Removed top 26 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3258 ($shiftx).
Removed top 24 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3262 ($shiftx).
Removed top 28 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:914$3264 ($le).
Removed top 27 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3282 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3282 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3282 ($neg).
Removed top 15 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3288 ($and).
Removed top 7 bits (of 8) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9372 ($mux).
Removed top 7 bits (of 8) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9415 ($mux).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10429_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10704_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11151_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11176_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11208_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11275_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11310_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11346_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11506_CMP0 ($eq).
Removed top 2 bits (of 16) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11846 ($pmux).
Removed top 1 bits (of 16) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11854 ($pmux).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2208 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2208 ($add).
Removed top 1 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2222 ($and).
Removed top 2 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2223 ($and).
Removed top 1 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2224 ($and).
Removed top 3 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:446$2436 ($eq).
Removed top 27 bits (of 32) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2458 ($neg).
Converting cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2458 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2458 ($neg).
Removed top 15 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:461$2462 ($not).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2488 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2492 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2496 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2500 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2504 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2508 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2512 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2516 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2520 ($xor).
Removed top 2 bits (of 5) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2524 ($xor).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2527 ($eq).
Removed top 1 bits (of 11) from FF cell loopback_7ch.$auto$ff.cc:266:slice$15591 ($adffe).
Removed top 15 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:533$2630 ($not).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:605$2720 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2782 ($add).
Removed top 28 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2782 ($add).
Removed top 2 bits (of 5) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$6321 ($mux).
Removed top 6 bits (of 7) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$6435 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$6714_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell loopback_7ch.$auto$fsm_map.cc:77:implement_pattern_cache$14101 ($eq).
Removed top 1 bits (of 9) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649 ($mux).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1696 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1683 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1683 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:281$1673 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1661 ($add).
Removed top 14 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1661 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:130$1645 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1644 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1644 ($add).
Removed top 1 bits (of 2) from port B of cell loopback_7ch.$auto$opt_dff.cc:195:make_patterns_logic$15464 ($ne).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 29 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$2804 ($eq).
Removed top 1 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$2803 ($eq).
Removed top 2 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$2802 ($eq).
Removed top 3 bits (of 4) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$2801 ($eq).
Removed top 31 bits (of 32) from port B of cell loopback_7ch.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2797 ($add).
Removed top 30 bits (of 32) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2797 ($add).
Removed top 2 bits (of 16) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9118 ($pmux).
Removed top 1 bits (of 16) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9125 ($pmux).
Removed top 6 bits (of 7) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$6093 ($mux).
Removed top 1 bits (of 16) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$8972 ($mux).
Removed top 2 bits (of 16) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9042 ($mux).
Removed top 6 bits (of 7) from mux cell loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$5936 ($mux).
Removed top 1 bits (of 16) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3289 ($or).
Removed top 1 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3289 ($or).
Removed top 1 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3289 ($or).
Removed top 1 bits (of 16) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3288 ($and).
Removed top 1 bits (of 16) from port B of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3288 ($and).
Removed top 1 bits (of 16) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3287 ($not).
Removed top 1 bits (of 16) from port A of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3287 ($not).
Removed top 1 bits (of 16) from port Y of cell loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3283 ($shift).
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2797_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3334_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3444_Y.
Removed top 64 bits (of 72) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3455_Y.
Removed top 8 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$0\genblk1.u_lte12mhz_async_data.app_out_data_q[15:0].
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371_Y.
Removed top 27 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3312_Y.
Removed top 1 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$2\in_toggle_reset[15:0].
Removed top 2 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$2\out_toggle_reset[15:0].
Removed top 1 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$3\in_toggle_reset[15:0].
Removed top 7 bits (of 8) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$4\in_data[7:0].
Removed top 7 bits (of 8) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$5\in_data[7:0].
Removed top 23 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3047_Y.
Removed top 1 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3288_Y.
Removed top 1 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3287_Y.
Removed top 1 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3283_Y.
Removed top 6 bits (of 7) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 29 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2208_Y.
Removed top 28 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2782_Y.
Removed top 15 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2652_Y.
Removed top 15 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:461$2461_Y.
Removed top 2 bits (of 5) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$procmux$6321_Y.
Removed top 1 bits (of 16) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.$shift$../../../usb_cdc/sie.v:0$2459_Y.
Removed top 1 bits (of 9) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$8\shift_register_d[8:0].
Removed top 30 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1644_Y.
Removed top 29 bits (of 32) from wire loopback_7ch.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1683_Y.
Removed top 1 bits (of 11) from wire loopback_7ch.frame.

11.14. Executing PEEPOPT pass (run peephole optimizers).

11.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 80 unused wires.
<suppressed ~1 debug messages>

11.16. Executing SHARE pass (SAT-based resource sharing).

11.17. Executing TECHMAP pass (map to technology primitives).

11.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~88 debug messages>

11.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module loopback_7ch:
  creating $macc model for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240 ($add).
  creating $macc model for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2797 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3047 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:912$3263 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3282 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2208 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2782 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2458 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1644 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1661 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1683 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1683.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1661.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1644.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2458.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2782.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2208.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3282.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:912$3263.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3047.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392.
  creating $alu model for $macc $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2797.
  creating $alu model for $macc $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:631$3099 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:879$3242 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:914$3264 ($le): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3148 ($lt): new $alu
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3148: $auto$alumacc.cc:485:replace_alu$16333
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:914$3264: $auto$alumacc.cc:485:replace_alu$16344
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:879$3242: $auto$alumacc.cc:485:replace_alu$16357
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$le$../../../usb_cdc/ctrl_endp.v:631$3099: $auto$alumacc.cc:485:replace_alu$16370
  creating $alu cell for $flatten\u_prescaler.$add$../../common/hdl/prescaler.v:18$1240: $auto$alumacc.cc:485:replace_alu$16383
  creating $alu cell for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2797: $auto$alumacc.cc:485:replace_alu$16386
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16389
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16392
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16395
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16398
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16401
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16404
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16407
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16410
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16413
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16416
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16419
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16422
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16425
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16428
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16431
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16434
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16437
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16440
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16443
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16446
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16449
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16452
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16455
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16458
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16461
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16464
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16467
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16470
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16473
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16476
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16479
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16482
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16485
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16488
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16491
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16494
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3392: $auto$alumacc.cc:485:replace_alu$16497
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3394: $auto$alumacc.cc:485:replace_alu$16500
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3442: $auto$alumacc.cc:485:replace_alu$16503
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3346: $auto$alumacc.cc:485:replace_alu$16506
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:225$3371: $auto$alumacc.cc:485:replace_alu$16509
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3332: $auto$alumacc.cc:485:replace_alu$16512
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$3047: $auto$alumacc.cc:485:replace_alu$16515
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:912$3263: $auto$alumacc.cc:485:replace_alu$16518
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3282: $auto$alumacc.cc:485:replace_alu$16521
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2208: $auto$alumacc.cc:485:replace_alu$16524
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2782: $auto$alumacc.cc:485:replace_alu$16527
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2458: $auto$alumacc.cc:485:replace_alu$16530
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1644: $auto$alumacc.cc:485:replace_alu$16533
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1661: $auto$alumacc.cc:485:replace_alu$16536
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1683: $auto$alumacc.cc:485:replace_alu$16539
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20: $auto$alumacc.cc:485:replace_alu$16542
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17: $auto$alumacc.cc:485:replace_alu$16545
  created 59 $alu and 0 $macc cells.

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~442 debug messages>

11.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.21.6. Executing OPT_DFF pass (perform DFF optimizations).

11.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

11.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.21.9. Rerunning OPT passes. (Maybe there is more to do..)

11.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~442 debug messages>

11.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.21.13. Executing OPT_DFF pass (perform DFF optimizations).

11.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.21.16. Finished OPT passes. (There is nothing left to do.)

11.22. Executing MEMORY pass.

11.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

11.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

11.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~569 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~255 debug messages>
Removed a total of 85 cells.

11.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15476 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8432_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$15579 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8257_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [14]).
Adding EN signal on $auto$ff.cc:266:slice$15574 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8271_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [13]).
Adding EN signal on $auto$ff.cc:266:slice$15569 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8285_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [12]).
Adding EN signal on $auto$ff.cc:266:slice$15564 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8299_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [11]).
Adding EN signal on $auto$ff.cc:266:slice$15559 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8313_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [10]).
Adding EN signal on $auto$ff.cc:266:slice$15554 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8327_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [9]).
Adding EN signal on $auto$ff.cc:266:slice$15549 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8341_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [8]).
Adding EN signal on $auto$ff.cc:266:slice$15544 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8355_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [7]).
Adding EN signal on $auto$ff.cc:266:slice$15539 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8369_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [6]).
Adding EN signal on $auto$ff.cc:266:slice$15534 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8383_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [5]).
Adding EN signal on $auto$ff.cc:266:slice$15529 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8397_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [4]).
Adding EN signal on $auto$ff.cc:266:slice$15524 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8411_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [3]).
Adding EN signal on $auto$ff.cc:266:slice$15519 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8425_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $auto$ff.cc:266:slice$15514 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8439_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$15506 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8264_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [13]).
Adding EN signal on $auto$ff.cc:266:slice$15501 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8292_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [11]).
Adding EN signal on $auto$ff.cc:266:slice$15496 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8320_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [9]).
Adding EN signal on $auto$ff.cc:266:slice$15491 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8348_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [7]).
Adding EN signal on $auto$ff.cc:266:slice$15486 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8376_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [5]).
Adding EN signal on $auto$ff.cc:266:slice$15481 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$procmux$8404_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [3]).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 8 unused cells and 498 unused wires.
<suppressed ~10 debug messages>

11.27.5. Rerunning OPT passes. (Removed registers in this run.)

11.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~21 debug messages>

11.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15511 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15473 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15470 ($adffe) from module loopback_7ch (D = $flatten\u_usb_cdc.\u_sie.$2\in_zlp_d[15:0] [14:0], Q = \u_usb_cdc.u_sie.in_zlp_q [14:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$17210 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$17200 ($adffe) from module loopback_7ch.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$17176 ($adffe) from module loopback_7ch.

11.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

11.27.10. Rerunning OPT passes. (Removed registers in this run.)

11.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~61 debug messages>

11.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

11.27.13. Executing OPT_DFF pass (perform DFF optimizations).

11.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

11.27.15. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~372 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17209: { $auto$opt_dff.cc:194:make_patterns_logic$17202 $auto$opt_dff.cc:194:make_patterns_logic$17204 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2197_Y $auto$rtlil.cc:2371:Not$15588 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17175: { $auto$opt_dff.cc:194:make_patterns_logic$17168 $auto$opt_dff.cc:194:make_patterns_logic$17164 $auto$opt_dff.cc:194:make_patterns_logic$17160 $auto$opt_dff.cc:194:make_patterns_logic$17156 $auto$opt_dff.cc:194:make_patterns_logic$17152 $auto$opt_dff.cc:194:make_patterns_logic$17170 $auto$opt_dff.cc:194:make_patterns_logic$17166 $auto$opt_dff.cc:194:make_patterns_logic$17162 $auto$opt_dff.cc:194:make_patterns_logic$17158 $auto$opt_dff.cc:194:make_patterns_logic$17154 $auto$opt_dff.cc:194:make_patterns_logic$17150 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2197_Y $auto$rtlil.cc:2371:Not$15588 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17148: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17139 $auto$opt_dff.cc:194:make_patterns_logic$17141 $auto$opt_dff.cc:194:make_patterns_logic$17143 $auto$opt_dff.cc:194:make_patterns_logic$17145 $auto$opt_dff.cc:194:make_patterns_logic$15482 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17126: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17117 $auto$opt_dff.cc:194:make_patterns_logic$17119 $auto$opt_dff.cc:194:make_patterns_logic$17121 $auto$opt_dff.cc:194:make_patterns_logic$17123 $auto$opt_dff.cc:194:make_patterns_logic$15492 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17104: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17095 $auto$opt_dff.cc:194:make_patterns_logic$17097 $auto$opt_dff.cc:194:make_patterns_logic$17099 $auto$opt_dff.cc:194:make_patterns_logic$17101 $auto$opt_dff.cc:194:make_patterns_logic$15502 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17082: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17069 $auto$opt_dff.cc:194:make_patterns_logic$17071 $auto$opt_dff.cc:194:make_patterns_logic$17073 $auto$opt_dff.cc:194:make_patterns_logic$17077 $auto$opt_dff.cc:194:make_patterns_logic$17079 $auto$opt_dff.cc:194:make_patterns_logic$17075 $auto$opt_dff.cc:194:make_patterns_logic$15515 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17052: { $auto$opt_dff.cc:194:make_patterns_logic$17043 $auto$opt_dff.cc:194:make_patterns_logic$17041 $auto$opt_dff.cc:194:make_patterns_logic$17045 $auto$opt_dff.cc:194:make_patterns_logic$17049 $auto$opt_dff.cc:194:make_patterns_logic$17047 $auto$opt_dff.cc:194:make_patterns_logic$17039 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15525 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17022: { $auto$opt_dff.cc:194:make_patterns_logic$17013 $auto$opt_dff.cc:194:make_patterns_logic$17015 $auto$opt_dff.cc:194:make_patterns_logic$17017 $auto$opt_dff.cc:194:make_patterns_logic$17009 $auto$opt_dff.cc:194:make_patterns_logic$17011 $auto$opt_dff.cc:194:make_patterns_logic$17019 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15535 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16992: { $auto$opt_dff.cc:194:make_patterns_logic$16985 $auto$opt_dff.cc:194:make_patterns_logic$16979 $auto$opt_dff.cc:194:make_patterns_logic$16981 $auto$opt_dff.cc:194:make_patterns_logic$16989 $auto$opt_dff.cc:194:make_patterns_logic$16987 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16983 $auto$opt_dff.cc:194:make_patterns_logic$15545 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16962: { $auto$opt_dff.cc:194:make_patterns_logic$16953 $auto$opt_dff.cc:194:make_patterns_logic$16949 $auto$opt_dff.cc:194:make_patterns_logic$16951 $auto$opt_dff.cc:194:make_patterns_logic$16955 $auto$opt_dff.cc:194:make_patterns_logic$16957 $auto$opt_dff.cc:194:make_patterns_logic$16959 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15555 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16932: { $auto$opt_dff.cc:194:make_patterns_logic$16929 $auto$opt_dff.cc:194:make_patterns_logic$16919 $auto$opt_dff.cc:194:make_patterns_logic$16927 $auto$opt_dff.cc:194:make_patterns_logic$16921 $auto$opt_dff.cc:194:make_patterns_logic$16923 $auto$opt_dff.cc:194:make_patterns_logic$16925 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15565 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16902: { $auto$opt_dff.cc:194:make_patterns_logic$16891 $auto$opt_dff.cc:194:make_patterns_logic$16893 $auto$opt_dff.cc:194:make_patterns_logic$16889 $auto$opt_dff.cc:194:make_patterns_logic$16895 $auto$opt_dff.cc:194:make_patterns_logic$16897 $auto$opt_dff.cc:194:make_patterns_logic$16899 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15575 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16872: { $auto$opt_dff.cc:194:make_patterns_logic$16863 $auto$opt_dff.cc:194:make_patterns_logic$16865 $auto$opt_dff.cc:194:make_patterns_logic$16867 $auto$opt_dff.cc:194:make_patterns_logic$16869 $auto$opt_dff.cc:194:make_patterns_logic$15477 \u_usb_cdc.clk_gate }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16887: { $auto$opt_dff.cc:194:make_patterns_logic$16878 $auto$opt_dff.cc:194:make_patterns_logic$16880 $auto$opt_dff.cc:194:make_patterns_logic$16876 $auto$opt_dff.cc:194:make_patterns_logic$16882 $auto$opt_dff.cc:194:make_patterns_logic$16884 $auto$opt_dff.cc:194:make_patterns_logic$16874 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15580 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16917: { $auto$opt_dff.cc:194:make_patterns_logic$16904 $auto$opt_dff.cc:194:make_patterns_logic$16906 $auto$opt_dff.cc:194:make_patterns_logic$16914 $auto$opt_dff.cc:194:make_patterns_logic$16908 $auto$opt_dff.cc:194:make_patterns_logic$16910 $auto$opt_dff.cc:194:make_patterns_logic$16912 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15570 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16947: { $auto$opt_dff.cc:194:make_patterns_logic$16940 $auto$opt_dff.cc:194:make_patterns_logic$16934 $auto$opt_dff.cc:194:make_patterns_logic$16936 $auto$opt_dff.cc:194:make_patterns_logic$16942 $auto$opt_dff.cc:194:make_patterns_logic$16938 $auto$opt_dff.cc:194:make_patterns_logic$16944 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15560 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16977: { $auto$opt_dff.cc:194:make_patterns_logic$16968 $auto$opt_dff.cc:194:make_patterns_logic$16964 $auto$opt_dff.cc:194:make_patterns_logic$16966 $auto$opt_dff.cc:194:make_patterns_logic$16970 $auto$opt_dff.cc:194:make_patterns_logic$16972 $auto$opt_dff.cc:194:make_patterns_logic$16974 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15550 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17007: { $auto$opt_dff.cc:194:make_patterns_logic$17004 $auto$opt_dff.cc:194:make_patterns_logic$17002 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16994 $auto$opt_dff.cc:194:make_patterns_logic$16996 $auto$opt_dff.cc:194:make_patterns_logic$16998 $auto$opt_dff.cc:194:make_patterns_logic$17000 $auto$opt_dff.cc:194:make_patterns_logic$15540 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17037: { $auto$opt_dff.cc:194:make_patterns_logic$17024 $auto$opt_dff.cc:194:make_patterns_logic$17026 $auto$opt_dff.cc:194:make_patterns_logic$17028 $auto$opt_dff.cc:194:make_patterns_logic$17030 $auto$opt_dff.cc:194:make_patterns_logic$17032 $auto$opt_dff.cc:194:make_patterns_logic$17034 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15530 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17067: { $auto$opt_dff.cc:194:make_patterns_logic$17058 $auto$opt_dff.cc:194:make_patterns_logic$17060 $auto$opt_dff.cc:194:make_patterns_logic$17056 $auto$opt_dff.cc:194:make_patterns_logic$17054 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17062 $auto$opt_dff.cc:194:make_patterns_logic$17064 $auto$opt_dff.cc:194:make_patterns_logic$15520 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17093: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17088 $auto$opt_dff.cc:194:make_patterns_logic$17090 $auto$opt_dff.cc:194:make_patterns_logic$17084 $auto$opt_dff.cc:194:make_patterns_logic$17086 $auto$opt_dff.cc:194:make_patterns_logic$15507 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17115: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17106 $auto$opt_dff.cc:194:make_patterns_logic$17108 $auto$opt_dff.cc:194:make_patterns_logic$17110 $auto$opt_dff.cc:194:make_patterns_logic$17112 $auto$opt_dff.cc:194:make_patterns_logic$15497 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17137: { \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$17128 $auto$opt_dff.cc:194:make_patterns_logic$17130 $auto$opt_dff.cc:194:make_patterns_logic$17132 $auto$opt_dff.cc:194:make_patterns_logic$17134 $auto$opt_dff.cc:194:make_patterns_logic$15487 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$17199: { $auto$opt_dff.cc:194:make_patterns_logic$17168 $auto$opt_dff.cc:194:make_patterns_logic$17164 $auto$opt_dff.cc:194:make_patterns_logic$17160 $auto$opt_dff.cc:194:make_patterns_logic$17194 $auto$opt_dff.cc:194:make_patterns_logic$17166 $auto$opt_dff.cc:194:make_patterns_logic$17162 $auto$opt_dff.cc:194:make_patterns_logic$17150 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2197_Y $auto$opt_dff.cc:194:make_patterns_logic$15626 $auto$opt_dff.cc:194:make_patterns_logic$15624 $auto$rtlil.cc:2371:Not$15588 }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16251 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16251 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16259 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16259 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[1].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16267 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16267 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[2].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16275 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16275 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[3].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16283 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16283 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[4].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16291 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16291 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[5].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$16299 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y
      New ports: A=$auto$wreduce.cc:455:run$16299 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[6].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3395_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10750:
      Old ports: A=2'11, B=2'10, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d
      New ports: A=1'1, B=1'0, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d [0]
      New connections: \u_usb_cdc.u_ctrl_endp.dev_state_d [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9696:
      Old ports: A={ \u_usb_cdc.u_sie.data_q [8] 8'x }, B=9'111111111, Y=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0]
      New ports: A={ \u_usb_cdc.u_sie.data_q [8] 1'x }, B=2'11, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [8] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [7:1] = { $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3717:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [14] $auto$opt_expr.cc:205:group_cell_inputs$16678 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [1] $auto$opt_expr.cc:205:group_cell_inputs$16678 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16678 [14] $auto$opt_expr.cc:205:group_cell_inputs$16678 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16678 [13] $auto$opt_expr.cc:205:group_cell_inputs$16678 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16685 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [1] $auto$opt_expr.cc:205:group_cell_inputs$16685 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16678 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [15] $auto$opt_expr.cc:205:group_cell_inputs$16685 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [14] $auto$opt_expr.cc:205:group_cell_inputs$16685 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16678 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3728:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [14] $auto$opt_expr.cc:205:group_cell_inputs$16671 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [1] $auto$opt_expr.cc:205:group_cell_inputs$16671 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16671 [14] $auto$opt_expr.cc:205:group_cell_inputs$16671 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16671 [13] $auto$opt_expr.cc:205:group_cell_inputs$16671 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16678 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [1] $auto$opt_expr.cc:205:group_cell_inputs$16678 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16671 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [15] $auto$opt_expr.cc:205:group_cell_inputs$16678 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [14] $auto$opt_expr.cc:205:group_cell_inputs$16678 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2554 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16671 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3739:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [14] $auto$opt_expr.cc:205:group_cell_inputs$16664 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [1] $auto$opt_expr.cc:205:group_cell_inputs$16664 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16664 [14] $auto$opt_expr.cc:205:group_cell_inputs$16664 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16664 [13] $auto$opt_expr.cc:205:group_cell_inputs$16664 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16671 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [1] $auto$opt_expr.cc:205:group_cell_inputs$16671 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16664 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [15] $auto$opt_expr.cc:205:group_cell_inputs$16671 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [14] $auto$opt_expr.cc:205:group_cell_inputs$16671 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2550 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16664 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3750:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [14] $auto$opt_expr.cc:205:group_cell_inputs$16657 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [1] $auto$opt_expr.cc:205:group_cell_inputs$16657 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16657 [14] $auto$opt_expr.cc:205:group_cell_inputs$16657 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16657 [13] $auto$opt_expr.cc:205:group_cell_inputs$16657 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16664 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [1] $auto$opt_expr.cc:205:group_cell_inputs$16664 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16657 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [15] $auto$opt_expr.cc:205:group_cell_inputs$16664 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [14] $auto$opt_expr.cc:205:group_cell_inputs$16664 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2546 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16657 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3761:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [14] $auto$opt_expr.cc:205:group_cell_inputs$16650 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [1] $auto$opt_expr.cc:205:group_cell_inputs$16650 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16650 [14] $auto$opt_expr.cc:205:group_cell_inputs$16650 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16650 [13] $auto$opt_expr.cc:205:group_cell_inputs$16650 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16657 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [1] $auto$opt_expr.cc:205:group_cell_inputs$16657 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16650 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [15] $auto$opt_expr.cc:205:group_cell_inputs$16657 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [14] $auto$opt_expr.cc:205:group_cell_inputs$16657 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2542 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16650 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3772:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [14] $auto$opt_expr.cc:205:group_cell_inputs$16643 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [1] $auto$opt_expr.cc:205:group_cell_inputs$16643 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16643 [14] $auto$opt_expr.cc:205:group_cell_inputs$16643 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16643 [13] $auto$opt_expr.cc:205:group_cell_inputs$16643 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16650 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [1] $auto$opt_expr.cc:205:group_cell_inputs$16650 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16643 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [15] $auto$opt_expr.cc:205:group_cell_inputs$16650 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [14] $auto$opt_expr.cc:205:group_cell_inputs$16650 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2538 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16643 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3783:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16636 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$16636 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16643 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [1] $auto$opt_expr.cc:205:group_cell_inputs$16643 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16636 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [15] $auto$opt_expr.cc:205:group_cell_inputs$16643 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [14] $auto$opt_expr.cc:205:group_cell_inputs$16643 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2534 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3924:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$3945:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4422:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4963:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [14] $auto$opt_expr.cc:205:group_cell_inputs$16685 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [1] $auto$opt_expr.cc:205:group_cell_inputs$16685 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16685 [14] $auto$opt_expr.cc:205:group_cell_inputs$16685 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16685 [13] $auto$opt_expr.cc:205:group_cell_inputs$16685 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2164.$result[15:0]$2601 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16685 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2163.$result[15:0]$2562 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16685 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6131:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16631 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519 [1] $auto$opt_expr.cc:205:group_cell_inputs$16631 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16631 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16631 [3] $auto$opt_expr.cc:205:group_cell_inputs$16631 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2523
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16631 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2523 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2523 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2523 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2523 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16631 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6150:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16626 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515 [1] $auto$opt_expr.cc:205:group_cell_inputs$16626 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16626 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16626 [3] $auto$opt_expr.cc:205:group_cell_inputs$16626 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519 [4] $auto$opt_expr.cc:205:group_cell_inputs$16631 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519 [1] $auto$opt_expr.cc:205:group_cell_inputs$16631 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16626 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16631 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519 [4] $auto$opt_expr.cc:205:group_cell_inputs$16631 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2519 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16626 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6169:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16621 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511 [1] $auto$opt_expr.cc:205:group_cell_inputs$16621 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16621 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16621 [3] $auto$opt_expr.cc:205:group_cell_inputs$16621 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515 [4] $auto$opt_expr.cc:205:group_cell_inputs$16626 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515 [1] $auto$opt_expr.cc:205:group_cell_inputs$16626 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16621 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16626 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515 [4] $auto$opt_expr.cc:205:group_cell_inputs$16626 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2515 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16621 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6188:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16616 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507 [1] $auto$opt_expr.cc:205:group_cell_inputs$16616 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16616 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16616 [3] $auto$opt_expr.cc:205:group_cell_inputs$16616 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511 [4] $auto$opt_expr.cc:205:group_cell_inputs$16621 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511 [1] $auto$opt_expr.cc:205:group_cell_inputs$16621 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16616 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16621 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511 [4] $auto$opt_expr.cc:205:group_cell_inputs$16621 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2511 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16616 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6207:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16611 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503 [1] $auto$opt_expr.cc:205:group_cell_inputs$16611 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16611 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16611 [3] $auto$opt_expr.cc:205:group_cell_inputs$16611 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507 [4] $auto$opt_expr.cc:205:group_cell_inputs$16616 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507 [1] $auto$opt_expr.cc:205:group_cell_inputs$16616 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16611 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16616 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507 [4] $auto$opt_expr.cc:205:group_cell_inputs$16616 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2507 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16611 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6226:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16606 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499 [1] $auto$opt_expr.cc:205:group_cell_inputs$16606 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16606 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16606 [3] $auto$opt_expr.cc:205:group_cell_inputs$16606 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503 [4] $auto$opt_expr.cc:205:group_cell_inputs$16611 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503 [1] $auto$opt_expr.cc:205:group_cell_inputs$16611 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16606 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16611 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503 [4] $auto$opt_expr.cc:205:group_cell_inputs$16611 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2503 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16606 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6245:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16601 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495 [1] $auto$opt_expr.cc:205:group_cell_inputs$16601 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16601 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16601 [3] $auto$opt_expr.cc:205:group_cell_inputs$16601 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499 [4] $auto$opt_expr.cc:205:group_cell_inputs$16606 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499 [1] $auto$opt_expr.cc:205:group_cell_inputs$16606 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16601 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16606 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499 [4] $auto$opt_expr.cc:205:group_cell_inputs$16606 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2499 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16601 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6264:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16596 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491 [1] $auto$opt_expr.cc:205:group_cell_inputs$16596 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16596 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16596 [3] $auto$opt_expr.cc:205:group_cell_inputs$16596 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495 [4] $auto$opt_expr.cc:205:group_cell_inputs$16601 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495 [1] $auto$opt_expr.cc:205:group_cell_inputs$16601 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16596 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16601 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495 [4] $auto$opt_expr.cc:205:group_cell_inputs$16601 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2495 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16596 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6283:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16591 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487 [1] $auto$opt_expr.cc:205:group_cell_inputs$16591 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16591 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16591 [3] $auto$opt_expr.cc:205:group_cell_inputs$16591 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491 [4] $auto$opt_expr.cc:205:group_cell_inputs$16596 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491 [1] $auto$opt_expr.cc:205:group_cell_inputs$16596 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16591 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16596 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491 [4] $auto$opt_expr.cc:205:group_cell_inputs$16596 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2491 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16591 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6302:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16586 [1] $auto$opt_expr.cc:205:group_cell_inputs$16586 [2] $auto$opt_expr.cc:205:group_cell_inputs$16586 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16586 [1] $auto$wreduce.cc:455:run$16322 [1] $auto$opt_expr.cc:205:group_cell_inputs$16586 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487 [4] $auto$opt_expr.cc:205:group_cell_inputs$16591 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487 [1] $auto$opt_expr.cc:205:group_cell_inputs$16591 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16586 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$16322 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16591 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487 [4] $auto$opt_expr.cc:205:group_cell_inputs$16591 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2161.$result[4:0]$2487 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$16586 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6321:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$16586 [1] $auto$wreduce.cc:455:run$16322 [1] $auto$opt_expr.cc:205:group_cell_inputs$16586 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$16586 [1:0]
      New connections: $auto$wreduce.cc:455:run$16322 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7974: $auto$opt_reduce.cc:134:opt_pmux$13789
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12649:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$16324 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$16324 [7]
      New connections: $auto$wreduce.cc:455:run$16324 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12740:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$16324 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$16324 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13231:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13299:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9788:
      Old ports: A={ \u_usb_cdc.u_sie.data_q [8] 8'x }, B=$flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0], Y=$flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0]
      New ports: A={ \u_usb_cdc.u_sie.data_q [8] 1'x }, B={ $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [8] $flatten\u_usb_cdc.\u_ctrl_endp.$8\max_length_d[8:0] [0] }, Y={ $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [8] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [7:1] = { $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] $flatten\u_usb_cdc.\u_ctrl_endp.$7\max_length_d[8:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4065:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4083:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4537:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12740:
      Old ports: A=$auto$wreduce.cc:455:run$16324 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$16324 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4203:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4218:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \loopback_7ch.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4284:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \loopback_7ch.
Performed a total of 68 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.6. Executing OPT_DFF pass (perform DFF optimizations).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 21 unused cells and 31 unused wires.
<suppressed ~22 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~3 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~372 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.13. Executing OPT_DFF pass (perform DFF optimizations).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \loopback_7ch..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~372 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \loopback_7ch.
Performed a total of 0 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.29.20. Executing OPT_DFF pass (perform DFF optimizations).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.29.23. Finished OPT passes. (There is nothing left to do.)

11.30. Executing ICE40_WRAPCARRY pass (wrap carries).

11.31. Executing TECHMAP pass (map to technology primitives).

11.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

11.31.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22696.
    dead port 2/2 on $mux $procmux$22690.
    dead port 2/2 on $mux $procmux$22684.
    dead port 2/2 on $mux $procmux$22678.
    dead port 2/2 on $mux $procmux$22672.
    dead port 2/2 on $mux $procmux$22666.
    dead port 2/2 on $mux $procmux$22660.
    dead port 2/2 on $mux $procmux$22654.
Removed 8 multiplexer ports.
<suppressed ~1280 debug messages>

11.31.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:6eb7609463a4dccfa962ee389d1acc8c1e501988$paramod$2069632c4ca39944b9127b9646e4d0ba0312b506\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:c0006891732190132449f657c2ced5d74a98bc88$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:7a754d250e65b3635d80e5fe113127ee9a1f8e79$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.41. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:7a754d250e65b3635d80e5fe113127ee9a1f8e79$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31320.
    dead port 2/2 on $mux $procmux$31314.
    dead port 2/2 on $mux $procmux$31308.
    dead port 2/2 on $mux $procmux$31302.
Removed 4 multiplexer ports.
<suppressed ~1764 debug messages>

11.31.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:7a754d250e65b3635d80e5fe113127ee9a1f8e79$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:7a754d250e65b3635d80e5fe113127ee9a1f8e79$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$fa8d9e4c2749d63ae521a69564d54ead1ad1232d\_80_ice40_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:0551c389c0b35ec83a847e5861c3b2216feddbb3$paramod$a8cfcea73804d96225eed696f5f5e82df8bd3cc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:629f1861ffc5f35de9af1a4efb6491d2c4a1884c$paramod$85ef2918d9f93f9372c4ff0e5fa8aa2cc22ddc78\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:d7df7d437aff3f6dd121372ea39c6659ffe2e9da$paramod$282e2f6c0b1116d84b8f8102ddacd7ff760b6794\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a1f65773180868f93a24f4b3e84c10432bd0f37a$paramod$86a5e7a41c19400a98081064df8cadfecae9f4cf\_90_shift_shiftx for cells of type $shift.
Using template $paramod$e978c189388a43a00e4e725f292dc6d7f2ae25b3\_90_pmux for cells of type $pmux.
Using template $paramod$21a993a8c398891107be36c3a76332f0d1652884\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31320.
    dead port 2/2 on $mux $procmux$31314.
    dead port 2/2 on $mux $procmux$31308.
    dead port 2/2 on $mux $procmux$31302.
Removed 4 multiplexer ports.
<suppressed ~5260 debug messages>

11.31.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:c55f8c8de4f56c94ae0480a354f59d9a5016ea01$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

11.31.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$33104.
    dead port 2/2 on $mux $procmux$33098.
    dead port 2/2 on $mux $procmux$33092.
    dead port 2/2 on $mux $procmux$33086.
    dead port 2/2 on $mux $procmux$33080.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

11.31.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31320.
    dead port 2/2 on $mux $procmux$31314.
    dead port 2/2 on $mux $procmux$31308.
    dead port 2/2 on $mux $procmux$31302.
Removed 4 multiplexer ports.
<suppressed ~53 debug messages>

11.31.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:4124e17d90adc857fd8d107d572867374c56042e$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31320.
    dead port 2/2 on $mux $procmux$31314.
    dead port 2/2 on $mux $procmux$31308.
    dead port 2/2 on $mux $procmux$31302.
Removed 4 multiplexer ports.
<suppressed ~11 debug messages>

11.31.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

11.31.94. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$33104.
    dead port 2/2 on $mux $procmux$33098.
    dead port 2/2 on $mux $procmux$33092.
    dead port 2/2 on $mux $procmux$33086.
    dead port 2/2 on $mux $procmux$33080.
Removed 5 multiplexer ports.
<suppressed ~44 debug messages>

11.31.95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 51 unused cells and 69 unused wires.
Using template $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'1
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'1
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'1
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'1
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.96. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31320.
    dead port 2/2 on $mux $procmux$31314.
    dead port 2/2 on $mux $procmux$31308.
    dead port 2/2 on $mux $procmux$31302.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

11.31.97. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:4de7a104fe487527054c0d9cddcbc84c86561bea$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'1
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'1
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'1
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'1
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

11.31.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$31320.
    dead port 2/2 on $mux $procmux$31314.
    dead port 2/2 on $mux $procmux$31308.
    dead port 2/2 on $mux $procmux$31302.
Removed 4 multiplexer ports.
<suppressed ~580 debug messages>

11.31.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f779b1628fd66da3d972fb2c9397a669516f5983$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~3042 debug messages>

11.32. Executing OPT pass (performing simple optimizations).

11.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~155108 debug messages>

11.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~50865 debug messages>
Removed a total of 16955 cells.

11.32.3. Executing OPT_DFF pass (perform DFF optimizations).

11.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 24732 unused cells and 6601 unused wires.
<suppressed ~24761 debug messages>

11.32.5. Finished fast OPT passes.

11.33. Executing ICE40_OPT pass (performing simple optimizations).

11.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16333.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16333.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16344.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16344.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16357.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16357.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16370.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16333.BB [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16383.slice[0].carry: CO=\u_prescaler.prescaler_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16389.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16392.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16392.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16395.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16398.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16398.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16401.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16404.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16407.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16410.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16410.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16413.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16416.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16416.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16419.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[1].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16422.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16425.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16428.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16428.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16431.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16434.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16434.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16437.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[2].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16440.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16443.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16446.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16446.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16449.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16452.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16452.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16455.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[3].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16458.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16461.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16464.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16464.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16467.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16470.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16470.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16473.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[4].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16476.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16479.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16482.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16482.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16485.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16488.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16488.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16491.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[5].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16494.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16497.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16500.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16500.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16503.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16506.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16506.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16509.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[6].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16512.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16515.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16521.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16524.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16527.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$16530.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16536.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16539.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16542.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16545.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

11.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~624 debug messages>

11.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~2976 debug messages>
Removed a total of 992 cells.

11.33.4. Executing OPT_DFF pass (perform DFF optimizations).

11.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 4 unused cells and 414 unused wires.
<suppressed ~5 debug messages>

11.33.6. Rerunning OPT passes. (Removed registers in this run.)

11.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16392.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16398.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16410.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16416.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16428.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16434.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16446.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16452.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16464.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16470.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16482.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16488.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16500.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$16506.X [0]

11.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~591 debug messages>

11.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.33.10. Executing OPT_DFF pass (perform DFF optimizations).

11.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 429 unused wires.
<suppressed ~1 debug messages>

11.33.12. Rerunning OPT passes. (Removed registers in this run.)

11.33.13. Running ICE40 specific optimizations.

11.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.33.16. Executing OPT_DFF pass (perform DFF optimizations).

11.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.33.18. Finished OPT passes. (There is nothing left to do.)

11.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.35. Executing TECHMAP pass (map to technology primitives).

11.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~1869 debug messages>

11.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16383.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16389.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16392.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16392.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[17].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16395.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16398.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16398.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16401.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[28].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16404.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16407.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16410.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16410.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[32].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16413.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16416.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16416.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16419.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[27].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16422.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16425.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16428.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16428.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16431.slice[7].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16434.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16434.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16437.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[10].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16440.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16443.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16446.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16446.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[10].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16449.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16452.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16452.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16455.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16458.slice[9].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16461.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16464.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16464.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[12].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16467.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16470.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16470.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16473.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[26].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16476.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16479.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16482.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16482.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[24].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16485.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16488.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16488.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16491.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[21].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16494.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16497.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16500.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16500.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[21].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16503.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16506.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16506.slice[4].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16509.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[27].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[2].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16512.slice[3].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16515.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16521.slice[10].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16524.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16527.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16530.slice[10].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16536.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16539.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16542.slice[0].carry ($lut).
Mapping loopback_7ch.$auto$alumacc.cc:485:replace_alu$16545.slice[0].carry ($lut).

11.38. Executing ICE40_OPT pass (performing simple optimizations).

11.38.1. Running ICE40 specific optimizations.

11.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~10702 debug messages>

11.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~20394 debug messages>
Removed a total of 6798 cells.

11.38.4. Executing OPT_DFF pass (perform DFF optimizations).

11.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..
Removed 0 unused cells and 14314 unused wires.
<suppressed ~1 debug messages>

11.38.6. Rerunning OPT passes. (Removed registers in this run.)

11.38.7. Running ICE40 specific optimizations.

11.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.
<suppressed ~805 debug messages>

11.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
<suppressed ~1554 debug messages>
Removed a total of 518 cells.

11.38.10. Executing OPT_DFF pass (perform DFF optimizations).

11.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.38.12. Rerunning OPT passes. (Removed registers in this run.)

11.38.13. Running ICE40 specific optimizations.

11.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module loopback_7ch.

11.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\loopback_7ch'.
Removed a total of 0 cells.

11.38.16. Executing OPT_DFF pass (perform DFF optimizations).

11.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \loopback_7ch..

11.38.18. Finished OPT passes. (There is nothing left to do.)

11.39. Executing TECHMAP pass (map to technology primitives).

11.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.40. Executing ABC pass (technology mapping using ABC).

11.40.1. Extracting gate netlist of module `\loopback_7ch' to `<abc-temp-dir>/input.blif'..
Extracted 17224 gates and 19263 wires to a netlist network with 2037 inputs and 1840 outputs.

11.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =    2686.
ABC: Participating nodes from both networks       =    5674.
ABC: Participating nodes from the first network   =    2688. (  67.17 % of nodes)
ABC: Participating nodes from the second network  =    2986. (  74.61 % of nodes)
ABC: Node pairs (any polarity)                    =    2685. (  67.09 % of names can be moved)
ABC: Node pairs (same polarity)                   =    2385. (  59.60 % of names can be moved)
ABC: Total runtime =     0.18 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4001
ABC RESULTS:        internal signals:    15386
ABC RESULTS:           input signals:     2037
ABC RESULTS:          output signals:     1840
Removing temp directory.

11.41. Executing ICE40_WRAPCARRY pass (wrap carries).

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 51 unused cells and 6052 unused wires.

11.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     4176
  1-LUT               91
  2-LUT              498
  3-LUT             1132
  4-LUT             2455
  with \SB_CARRY    (#0)  154
  with \SB_CARRY    (#1)  126

Eliminating LUTs.
Number of LUTs:     4176
  1-LUT               91
  2-LUT              498
  3-LUT             1132
  4-LUT             2455
  with \SB_CARRY    (#0)  154
  with \SB_CARRY    (#1)  126

Combining LUTs.
Number of LUTs:     4119
  1-LUT               91
  2-LUT              432
  3-LUT             1094
  4-LUT             2502
  with \SB_CARRY    (#0)  154
  with \SB_CARRY    (#1)  126

Eliminated 0 LUTs.
Combined 57 LUTs.
<suppressed ~21013 debug messages>

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$170ec98e3ce8e601d66471e271b9249f0a398d18\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$f6699cbd4171c53191417cd8255b5b88ef485582\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$9fde7937c2fa2f8453605f92340b2b62ff013504\$lut for cells of type $lut.
Using template $paramod$a48805e51582210772003246e5ce8754aeab4671\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$956157c0497c969d2ee7549e519f18a7bb88f829\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$44322768708ea1617c4f8f4845eb883e6765da22\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$015e5033061e33b490276881eccbd2b36799a519\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$eb7842e66b81ad1f30df241770e8b37cf84ae36d\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$240307bbace6557f3d46ac64c87ca4d697801fc3\$lut for cells of type $lut.
Using template $paramod$627a8109614c11f6e5d263ec03869552c905c175\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101001 for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$048100a63fb7129e0d97d090e847b3c919e0a483\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$cbb7c31468ab72e2cf1075e99d80134db8cd0ed2\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$5c5f6c99f37de0cae0dee673e02a80dc1e80cb6b\$lut for cells of type $lut.
Using template $paramod$f771071c005c3141a0eb72b7ad2f555335227972\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$cb807c4e5b3fc400512485c285f594d5cbc6ceda\$lut for cells of type $lut.
Using template $paramod$51307cdec77060d17363ea3d60427c9afef1ddc2\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod$72418fa64a43884c11c4484b8a542fb6fbd58e23\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$8afe9f9396e222eb1bca50c99e9bab03367fbe83\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$de0cfbf042671e74ccda8afd309cd5db894ca1a6\$lut for cells of type $lut.
Using template $paramod$e02a44d1b8ea8e80281e41d398c0961f8ca3d11a\$lut for cells of type $lut.
Using template $paramod$c58ad814bb228a7a3c3d4f4e0da256dbc500a0ef\$lut for cells of type $lut.
Using template $paramod$b1bb76c357802b488b21853f237e08884ac928ad\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$781a9aec0d3f5e2e8f1ac0da04bc801330b7d232\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$50cdfa6e310eccfe24e3c2f727089593f0132d61\$lut for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$a66395fcdc76a490324923d7d68c608e3e1fea14\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$7ee0028c4374eebfc180a68ee762b314b03436b0\$lut for cells of type $lut.
Using template $paramod$0d4690069fe2dfddf2f34a209eb228623f986a1e\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$451172045ca1dff8ecaaa6cf0123f95e43e07fe3\$lut for cells of type $lut.
Using template $paramod$2d6fae636640ca92cde9fb82060ffcee093de506\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$90211918a84e1cef3407e0f8e61fa8260d248e82\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$b38f14cbf649de888742c8d9c245315a16ac4233\$lut for cells of type $lut.
Using template $paramod$99a2a175d178a040bb1ffceb53184fb0f59423c6\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$26d02c2422ca0d6d1aff8855f4f711515e024be9\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$30234ddca80ec18fbcf4d45d8bd1821aad47e8fd\$lut for cells of type $lut.
Using template $paramod$7e573348b4dfc03f5ee25e96c3f2f756b7f9d445\$lut for cells of type $lut.
Using template $paramod$e94e43611827e2114516df2acb1b4da75c4728d5\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$97e5ca22b0a7af1da137c70ff3edad3d78753b27\$lut for cells of type $lut.
Using template $paramod$d567bba3e8ea5142deb2586d5045a7f7828e2b2a\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$a44bfc089ebe40b83c2c06bb965c500df992ecfb\$lut for cells of type $lut.
Using template $paramod$3b4098f667ff8021cf0922e7abb002265fc63690\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$819337db73b08cd5c1940cc5287de4f2516e39f0\$lut for cells of type $lut.
Using template $paramod$3ca3f18c933694abd2156178e98e9db93acfc872\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$c8f8de1e282c2efd965273401aa185ed4174dfce\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$c3c622950b4770804d936d7057c1c11bada581ea\$lut for cells of type $lut.
Using template $paramod$9423d73477f88bd1bf9672c3754bed076beee016\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$6c2d894cc9141c2ab60b3f8d291c9a739d252a12\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$a6321df21188ae06879ed3763bc61803a69586c0\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$4a51864395fae58ba30115ac09ca86f922da2001\$lut for cells of type $lut.
Using template $paramod$d2c7fffa208b27f0a52dad610b0bcd12ab6fdc92\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$0f0529e6349e781baee958102d302fe12ea3f85c\$lut for cells of type $lut.
Using template $paramod$6f10abcfa9121389f82a7417e87d00816b63fcd8\$lut for cells of type $lut.
Using template $paramod$52edd4fa7a6923608f0bc69e770b422f9a245a97\$lut for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$96a3fe6598593729f244fa011a332401bbcb48fb\$lut for cells of type $lut.
Using template $paramod$994f34f18250a7f397c38be92c7ffe3419402ef9\$lut for cells of type $lut.
Using template $paramod$5a40c1da2f266a598c1ef46a5e079d5d30e7c612\$lut for cells of type $lut.
Using template $paramod$766a8a9b68fa017a10cda1084d8abd539934fae8\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$33279d2ef5d7b36aab26c5159893d27481ad8089\$lut for cells of type $lut.
Using template $paramod$f4956079edad2b48f1020ecccea9b73b202a49b7\$lut for cells of type $lut.
Using template $paramod$a642d9cfd5ba13532c60b90e27156eef10bdd135\$lut for cells of type $lut.
Using template $paramod$575415f3cca507f0b14c5755a920bd1178c958fb\$lut for cells of type $lut.
Using template $paramod$72fc61c285884ba1e0646b5f0e922664a29435e8\$lut for cells of type $lut.
Using template $paramod$87d13413afef6c2e98941b366f5b363d4f027d2a\$lut for cells of type $lut.
Using template $paramod$b22e1de0c50840dcbbf24001663ffaaba9d5d7b8\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$297f9c447a034e3025486b2f13ab5be9e3c5e3d8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$c4902029a8d2ccbb1d0a76fc543eb32c42e4b263\$lut for cells of type $lut.
Using template $paramod$a9f5a04efe71156d9a1acb777d452a8dd4d379fa\$lut for cells of type $lut.
Using template $paramod$e5f3577946f60d63352a885a0122ac782d653d41\$lut for cells of type $lut.
Using template $paramod$0b5fa5df1a3ebe65faa4b100102df737d169a157\$lut for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod$a5d3da563b51fac23a710ae7cb3e8ce69cd22c5e\$lut for cells of type $lut.
Using template $paramod$c14b34f16c7002b88d20e40ed8901e64fbdbc0cd\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$ec6e4203421192e3a5e1bd0247144ad3f2aa5c82\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$9654c32a65d135229abe8e13b8fcc4c8ab979b5d\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$aabc38448f9289a9f09f7f433eb20ae11e3f6ed9\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$038e0c6bb407d70fb3d4b03becb2402bb36ab4a0\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$97f21fc6caedb01e3e413e66042b2fa0473d00e4\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~7632 debug messages>
Removed 0 unused cells and 9068 unused wires.

11.45. Executing AUTONAME pass.
Renamed 178108 objects in module loopback_7ch (159 iterations).
<suppressed ~9175 debug messages>

11.46. Executing HIERARCHY pass (managing design hierarchy).

11.46.1. Analyzing design hierarchy..
Top module:  \loopback_7ch

11.46.2. Analyzing design hierarchy..
Top module:  \loopback_7ch
Removed 0 unused modules.

11.47. Printing statistics.

=== loopback_7ch ===

   Number of wires:               3721
   Number of wire bits:          12580
   Number of public wires:        3721
   Number of public wire bits:   12580
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6144
     SB_CARRY                      176
     SB_DFFER                     1637
     SB_DFFES                        7
     SB_DFFR                       195
     SB_DFFS                         6
     SB_IO                           3
     SB_LUT4                      4119
     SB_PLL40_CORE                   1

11.48. Executing CHECK pass (checking for obvious problems).
Checking module loopback_7ch...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: bc59e7b25d, CPU: user 35.36s system 0.91s, MEM: 964.59 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 24% 58x opt_expr (9 sec), 12% 11x proc_mux (5 sec), ...
