Generating HDL for page 15.55.04.1 E CH UNIT NUMBER DECODE at 9/16/2020 8:57:56 PM
Note: DOT Function at 4A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 4G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Removed 1 outputs from Gate at 2B to ignored block(s) or identical signal names
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of PS_E_CH_UNIT_NU_REG_C_BIT,PS_E_CH_UNIT_NU_REG_8_BIT,PS_E_CH_UNIT_NU_REG_2_BIT
	and logic function of NAND
Generating Statement for block at 3A with output pin(s) of OUT_3A_C, OUT_3A_C
	and inputs of OUT_DOT_4A,OUT_3B_K
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_2A_F, OUT_2A_F, OUT_2A_F, OUT_2A_F
	and inputs of OUT_3A_C
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of OUT_1A_A
	and inputs of OUT_2A_F
	and logic function of EQUAL
Generating Statement for block at 4B with output pin(s) of OUT_4B_G
	and inputs of PS_E_CH_UNIT_NU_REG_NOT_1_BIT,PS_E_CH_UNIT_NU_REG_NOT_4_BIT
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_K
	and inputs of MS_LOZ_SYMBOL_OP_MODIFIER,PS_1401_PRINT_TRIGGER
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_L
	and inputs of OUT_3A_C
	and logic function of EQUAL
Generating Statement for block at 1B with output pin(s) of OUT_1B_A
	and inputs of OUT_2A_F
	and logic function of EQUAL
Generating Statement for block at 4C with output pin(s) of OUT_4C_P
	and inputs of PS_1401_PRINT_TRIGGER,PS_LOZ_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of OUT_2A_F
	and logic function of EQUAL
Generating Statement for block at 4D with output pin(s) of OUT_4D_G
	and inputs of PS_E_CH_UNIT_NU_REG_1_BIT,PS_E_CH_UNIT_NU_REG_NOT_2_BIT
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_G, OUT_3D_G
	and inputs of OUT_4C_P,OUT_DOT_4D
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_R, OUT_2D_R, OUT_2D_R, OUT_2D_R
	and inputs of OUT_3D_G
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of OUT_1D_E
	and inputs of OUT_2D_R
	and logic function of EQUAL
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of PS_E_CH_UNIT_NU_REG_NOT_4_BIT,PS_E_CH_UNIT_NU_REG_NOT_8_BIT,PS_E_CH_UNIT_NU_REG_NOT_C_BIT
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_E
	and inputs of OUT_2D_R
	and logic function of EQUAL
Generating Statement for block at 1F with output pin(s) of OUT_1F_E
	and inputs of OUT_2D_R
	and logic function of EQUAL
Generating Statement for block at 4G with output pin(s) of OUT_4G_G
	and inputs of PS_E_CH_UNIT_NU_REG_NOT_4_BIT,PS_E_CH_UNIT_NU_REG_NOT_1_BIT
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of OUT_DOT_4G
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_B, OUT_2G_B, OUT_2G_B
	and inputs of OUT_3G_C
	and logic function of NOT
Generating Statement for block at 1G with output pin(s) of OUT_1G_G
	and inputs of OUT_2G_B
	and logic function of EQUAL
Generating Statement for block at 4H with output pin(s) of OUT_4H_G
	and inputs of PS_E_CH_UNIT_NU_REG_2_BIT,PS_E_CH_UNIT_NU_REG_NOT_C_BIT,PS_E_CH_UNIT_NU_REG_NOT_8_BIT
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_G
	and inputs of OUT_2G_B
	and logic function of EQUAL
Generating Statement for block at 1I with output pin(s) of OUT_1I_G
	and inputs of OUT_2G_B
	and logic function of EQUAL
Generating Statement for block at 4A with output pin(s) of OUT_DOT_4A
	and inputs of OUT_4A_G,OUT_4B_G
	and logic function of OR
Generating Statement for block at 4D with output pin(s) of OUT_DOT_4D
	and inputs of OUT_4D_G,OUT_4E_G
	and logic function of OR
Generating Statement for block at 4G with output pin(s) of OUT_DOT_4G
	and inputs of OUT_4G_G,OUT_4H_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_E_CH_UNIT_NUMBER_0
	from gate output OUT_2A_F
Generating output sheet edge signal assignment to 
	signal MC_UNIT_NU_0_TO_TAU_STAR_E_CH
	from gate output OUT_1A_A
Generating output sheet edge signal assignment to 
	signal PS_E_CH_UNIT_NUMBER_0
	from gate output OUT_2B_L
Generating output sheet edge signal assignment to 
	signal MC_SELECT_NO_0_TO_BUFFER
	from gate output OUT_1B_A
Generating output sheet edge signal assignment to 
	signal MC_SEEK_STAR_E_CH_1405
	from gate output OUT_1C_A
Generating output sheet edge signal assignment to 
	signal PS_E_CH_UNIT_NUMBER_1
	from gate output OUT_3D_G
Generating output sheet edge signal assignment to 
	signal MS_E_CH_UNIT_NUMBER_1
	from gate output OUT_2D_R
Generating output sheet edge signal assignment to 
	signal MC_UNIT_NU_1_TO_TAU_STAR_E_CH
	from gate output OUT_1D_E
Generating output sheet edge signal assignment to 
	signal MC_SELECT_NO_1_TO_BUFFER
	from gate output OUT_1E_E
Generating output sheet edge signal assignment to 
	signal MC_SINGLE_REC_STAR_E_CH_TO_1405
	from gate output OUT_1F_E
Generating output sheet edge signal assignment to 
	signal MC_UNIT_NU_2_TO_TAU_STAR_E_CH
	from gate output OUT_1G_G
Generating output sheet edge signal assignment to 
	signal MC_SELECT_NO_2_TO_BUFFER
	from gate output OUT_1H_G
Generating output sheet edge signal assignment to 
	signal MC_FULL_TRACK_WITHOUT_IA_STAR_1405_E_CH
	from gate output OUT_1I_G
