<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: CMT_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_c_m_t___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">CMT_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t___peripheral__access__layer___g_r_o_u_p.html">CMT Peripheral Access Layer</a> &raquo; <a class="el" href="group___c_m_t__structs___g_r_o_u_p.html">CMT struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ad524e322f0e41a4ffa7c5fb78f097599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#ad524e322f0e41a4ffa7c5fb78f097599">CGH1</a></td></tr>
<tr class="memdesc:ad524e322f0e41a4ffa7c5fb78f097599"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Carrier Generator High Data Register 1  <a href="#ad524e322f0e41a4ffa7c5fb78f097599">More...</a><br /></td></tr>
<tr class="separator:ad524e322f0e41a4ffa7c5fb78f097599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb8346ceedb3fb02c02cb4c43a0c31d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#abeb8346ceedb3fb02c02cb4c43a0c31d">CGL1</a></td></tr>
<tr class="memdesc:abeb8346ceedb3fb02c02cb4c43a0c31d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0001: Carrier Generator Low Data Register 1  <a href="#abeb8346ceedb3fb02c02cb4c43a0c31d">More...</a><br /></td></tr>
<tr class="separator:abeb8346ceedb3fb02c02cb4c43a0c31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa231bd31f31832203a910c65148d6939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#aa231bd31f31832203a910c65148d6939">CGH2</a></td></tr>
<tr class="memdesc:aa231bd31f31832203a910c65148d6939"><td class="mdescLeft">&#160;</td><td class="mdescRight">0002: Carrier Generator High Data Register 2  <a href="#aa231bd31f31832203a910c65148d6939">More...</a><br /></td></tr>
<tr class="separator:aa231bd31f31832203a910c65148d6939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ddf20a0c59f22da1def98165827ae6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#ad5ddf20a0c59f22da1def98165827ae6">CGL2</a></td></tr>
<tr class="memdesc:ad5ddf20a0c59f22da1def98165827ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0003: Carrier Generator Low Data Register 2  <a href="#ad5ddf20a0c59f22da1def98165827ae6">More...</a><br /></td></tr>
<tr class="separator:ad5ddf20a0c59f22da1def98165827ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cde86fd27edc5afb37125c287441749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#a6cde86fd27edc5afb37125c287441749">OC</a></td></tr>
<tr class="memdesc:a6cde86fd27edc5afb37125c287441749"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Output Control Register  <a href="#a6cde86fd27edc5afb37125c287441749">More...</a><br /></td></tr>
<tr class="separator:a6cde86fd27edc5afb37125c287441749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c3e74ab287959da1599060c679921d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#ad5c3e74ab287959da1599060c679921d">MSC</a></td></tr>
<tr class="memdesc:ad5c3e74ab287959da1599060c679921d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0005: Modulator Status and Control Register  <a href="#ad5c3e74ab287959da1599060c679921d">More...</a><br /></td></tr>
<tr class="separator:ad5c3e74ab287959da1599060c679921d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5e9b2b5339e8d9a41aaedd54fbd21b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#aba5e9b2b5339e8d9a41aaedd54fbd21b">CMD1</a></td></tr>
<tr class="memdesc:aba5e9b2b5339e8d9a41aaedd54fbd21b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0006: Modulator Data Register Mark High  <a href="#aba5e9b2b5339e8d9a41aaedd54fbd21b">More...</a><br /></td></tr>
<tr class="separator:aba5e9b2b5339e8d9a41aaedd54fbd21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbd5d0c8076482098448e7edbde4cf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#aabbd5d0c8076482098448e7edbde4cf3">CMD2</a></td></tr>
<tr class="memdesc:aabbd5d0c8076482098448e7edbde4cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0007: Modulator Data Register Mark Low  <a href="#aabbd5d0c8076482098448e7edbde4cf3">More...</a><br /></td></tr>
<tr class="separator:aabbd5d0c8076482098448e7edbde4cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1baaa54d95afb3bf83179634f691a3f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#a1baaa54d95afb3bf83179634f691a3f0">CMD3</a></td></tr>
<tr class="memdesc:a1baaa54d95afb3bf83179634f691a3f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Modulator Data Register Space High  <a href="#a1baaa54d95afb3bf83179634f691a3f0">More...</a><br /></td></tr>
<tr class="separator:a1baaa54d95afb3bf83179634f691a3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66c3bacb73c9dd2584e77ba8414deb4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#a66c3bacb73c9dd2584e77ba8414deb4a">CMD4</a></td></tr>
<tr class="memdesc:a66c3bacb73c9dd2584e77ba8414deb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0009: Modulator Data Register Space Low  <a href="#a66c3bacb73c9dd2584e77ba8414deb4a">More...</a><br /></td></tr>
<tr class="separator:a66c3bacb73c9dd2584e77ba8414deb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be46f15eb27794c060113a409fce3ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#a1be46f15eb27794c060113a409fce3ac">PPS</a></td></tr>
<tr class="memdesc:a1be46f15eb27794c060113a409fce3ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">000A: Primary Prescaler Register  <a href="#a1be46f15eb27794c060113a409fce3ac">More...</a><br /></td></tr>
<tr class="separator:a1be46f15eb27794c060113a409fce3ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691ca71ac3ecfde5c5f2c9ed46f96338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_m_t___type.html#a691ca71ac3ecfde5c5f2c9ed46f96338">DMA</a></td></tr>
<tr class="memdesc:a691ca71ac3ecfde5c5f2c9ed46f96338"><td class="mdescLeft">&#160;</td><td class="mdescRight">000B: Direct Memory Access  <a href="#a691ca71ac3ecfde5c5f2c9ed46f96338">More...</a><br /></td></tr>
<tr class="separator:a691ca71ac3ecfde5c5f2c9ed46f96338"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ad524e322f0e41a4ffa7c5fb78f097599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad524e322f0e41a4ffa7c5fb78f097599">&#9670;&nbsp;</a></span>CGH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CGH1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Carrier Generator High Data Register 1 </p>

</div>
</div>
<a id="aa231bd31f31832203a910c65148d6939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa231bd31f31832203a910c65148d6939">&#9670;&nbsp;</a></span>CGH2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CGH2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0002: Carrier Generator High Data Register 2 </p>

</div>
</div>
<a id="abeb8346ceedb3fb02c02cb4c43a0c31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb8346ceedb3fb02c02cb4c43a0c31d">&#9670;&nbsp;</a></span>CGL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CGL1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0001: Carrier Generator Low Data Register 1 </p>

</div>
</div>
<a id="ad5ddf20a0c59f22da1def98165827ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ddf20a0c59f22da1def98165827ae6">&#9670;&nbsp;</a></span>CGL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CGL2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0003: Carrier Generator Low Data Register 2 </p>

</div>
</div>
<a id="aba5e9b2b5339e8d9a41aaedd54fbd21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5e9b2b5339e8d9a41aaedd54fbd21b">&#9670;&nbsp;</a></span>CMD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CMD1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0006: Modulator Data Register Mark High </p>

</div>
</div>
<a id="aabbd5d0c8076482098448e7edbde4cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbd5d0c8076482098448e7edbde4cf3">&#9670;&nbsp;</a></span>CMD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CMD2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0007: Modulator Data Register Mark Low </p>

</div>
</div>
<a id="a1baaa54d95afb3bf83179634f691a3f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1baaa54d95afb3bf83179634f691a3f0">&#9670;&nbsp;</a></span>CMD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CMD3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Modulator Data Register Space High </p>

</div>
</div>
<a id="a66c3bacb73c9dd2584e77ba8414deb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66c3bacb73c9dd2584e77ba8414deb4a">&#9670;&nbsp;</a></span>CMD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::CMD4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0009: Modulator Data Register Space Low </p>

</div>
</div>
<a id="a691ca71ac3ecfde5c5f2c9ed46f96338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691ca71ac3ecfde5c5f2c9ed46f96338">&#9670;&nbsp;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::DMA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000B: Direct Memory Access </p>

</div>
</div>
<a id="ad5c3e74ab287959da1599060c679921d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c3e74ab287959da1599060c679921d">&#9670;&nbsp;</a></span>MSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::MSC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0005: Modulator Status and Control Register </p>

</div>
</div>
<a id="a6cde86fd27edc5afb37125c287441749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cde86fd27edc5afb37125c287441749">&#9670;&nbsp;</a></span>OC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::OC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Output Control Register </p>

</div>
</div>
<a id="a1be46f15eb27794c060113a409fce3ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be46f15eb27794c060113a409fce3ac">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t CMT_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000A: Primary Prescaler Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 21 2017 07:45:25 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
