#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jan 11 21:18:36 2017
# Process ID: 24864
# Current directory: G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1/design_1_wrapper.vds
# Journal file: G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/xilinx_project/zynq_nyuzi_ip_0109'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/xilinx_project/zynq_nyuzi_mailbox_ip_0110_2/mailbox'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -72 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 376.426 ; gain = 204.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:503]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:1438]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b_downsizer' (1#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12483]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12484]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12485]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12486]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12807]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (2#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (2#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (3#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5403]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem' (4#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory' (5#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (6#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8178]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (7#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7562]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (8#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:8787]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11041]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11365]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:11450]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (9#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:10940]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (10#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:19688]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (11#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:7761]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (12#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:13849]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (13#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:16249]
INFO: [Synth 8-638] synthesizing module 'output_blk' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 5 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (14#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (15#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (16#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth' (17#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1' (18#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen' (19#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo' (20#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv' (21#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_w_axi3_conv' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 1 - type: integer 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_SIZE_MASK bound to: 40'b1111111111111111111111111111111100000000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33723]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:12376]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:3996]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5418]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5422]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5389]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:5632]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 1 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 1 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:4436]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:20583]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:32420]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1_synth__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0_vhsyn_rfs.vhd:33659]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v13_0_1__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/fifo_generator_v13_0/hdl/fifo_generator_v13_0.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_fifo_gen__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_6_axic_fifo__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0' (22#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SPLITTING bound to: 1 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_r_axi3_conv' (23#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi3_conv' (24#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter' (25#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (26#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 70 connections, but only 67 given [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:1714]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_top' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_w_upsizer' (27#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (28#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer' (29#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_r_upsizer' (30#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (31#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice' (32#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized0' (32#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized1' (32#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized2' (32#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (33#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized3' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 38 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized4' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized5' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 55 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized6' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized7' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 51 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 55 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 55 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 38 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized0' (34#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_axi_upsizer' (35#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_7_top' (36#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (37#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (38#1) [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:1438]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (39#1) [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:503]
INFO: [Synth 8-638] synthesizing module 'design_1_mailbox_v1_0_0_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_mailbox_v1_0_0_0/synth/design_1_mailbox_v1_0_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mailbox_v1_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mailbox_v1_0_S00_AXI' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0_S00_AXI.v:109]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0_S00_AXI.v:225]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0_S00_AXI.v:369]
INFO: [Synth 8-638] synthesizing module 'mailbox' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox.v:23]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b011 
	Parameter s4 bound to: 3'b100 
	Parameter s5 bound to: 3'b101 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox.v:34]
INFO: [Synth 8-256] done synthesizing module 'mailbox' (40#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox.v:23]
INFO: [Synth 8-256] done synthesizing module 'mailbox_v1_0_S00_AXI' (41#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'mailbox_v1_0' (42#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_mailbox_v1_0_0_0' (43#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_mailbox_v1_0_0_0/synth/design_1_mailbox_v1_0_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_proc_sys_reset_0_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:120]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266' bound to instance 'POR_SRL_I' of component 'SRL16' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (44#1) [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:43266]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (45#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (46#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (47#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (48#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (49#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_proc_sys_reset_0_0' (50#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/synth/design_1_proc_sys_reset_0_0.vhd:74]
WARNING: [Synth 8-350] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' requires 10 connections, but only 7 given [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:296]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: false - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: false - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: ffg900 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1328]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1329]
INFO: [Synth 8-638] synthesizing module 'BUFG' [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (51#1) [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (52#1) [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-256] done synthesizing module 'PS7' (53#1) [G:/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:33163]
INFO: [Synth 8-638] synthesizing module 'xlnx_axi_wrshim_unwrap' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter AD_WIDTH bound to: 32 - type: integer 
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter AXI_WRSHIM_APB_SYNC_LEVELS bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlnx_axi_wrshim_unwrap' (54#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:4213]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (55#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:454]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (56#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 114 connections, but only 102 given [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:304]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:818]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:1133]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_incr_cmd' (57#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wrap_cmd' (58#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_cmd_translator' (59#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm' (60#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_aw_channel' (61#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo' (62#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0' (62#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_b_channel' (63#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm' (64#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_ar_channel' (65#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1' (65#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2' (65#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s_r_channel' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized8' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized9' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized10' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized11' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized12' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized1' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized13' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized14' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized15' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized16' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axic_register_slice__parameterized17' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_7_axi_register_slice__parameterized2' (66#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_b2s' (67#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0' (67#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (68#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (69#1) [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:1133]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (70#1) [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:818]
INFO: [Synth 8-638] synthesizing module 'design_1_zc706_top_0_0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_zc706_top_0_0/synth/design_1_zc706_top_0_0.sv:57]
INFO: [Synth 8-638] synthesizing module 'zc706_top' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:24]
	Parameter BOOT_ROM_BASE bound to: 268435456 - type: integer 
INFO: [Synth 8-638] synthesizing module 'io_bus_interface' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:420]
INFO: [Synth 8-256] done synthesizing module 'io_bus_interface' (70#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:420]
INFO: [Synth 8-638] synthesizing module 'axi4_interface' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:373]
INFO: [Synth 8-256] done synthesizing module 'axi4_interface' (70#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:373]
INFO: [Synth 8-638] synthesizing module 'nyuzi' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/nyuzi.sv:24]
	Parameter RESET_PC bound to: 268435456 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'io_bus_interface' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:420]
INFO: [Synth 8-256] done synthesizing module 'io_bus_interface' (70#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:420]
INFO: [Synth 8-638] synthesizing module 'io_bus_interface' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:420]
INFO: [Synth 8-256] done synthesizing module 'io_bus_interface' (70#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/defines.sv:420]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/nyuzi.sv:60]
INFO: [Synth 8-638] synthesizing module 'core' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:24]
	Parameter CORE_ID bound to: 4'b0000 
	Parameter RESET_PC bound to: 268435456 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ifetch_tag_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/ifetch_tag_stage.sv:30]
	Parameter RESET_PC bound to: 268435456 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sram_1r1w' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter SIZE bound to: 64 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w' (71#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'rr_arbiter' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/rr_arbiter.sv:27]
	Parameter NUM_REQUESTERS bound to: 4 - type: integer 
	Parameter BIT_IDX_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/rr_arbiter.sv:72]
INFO: [Synth 8-256] done synthesizing module 'rr_arbiter' (72#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/rr_arbiter.sv:27]
INFO: [Synth 8-638] synthesizing module 'oh_to_idx' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
	Parameter NUM_SIGNALS bound to: 4 - type: integer 
	Parameter DIRECTION bound to: LSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oh_to_idx' (73#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
INFO: [Synth 8-638] synthesizing module 'tlb' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/tlb.sv:24]
	Parameter NUM_ENTRIES bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter NUM_SETS bound to: 16 - type: integer 
	Parameter SET_INDEX_WIDTH bound to: 4 - type: integer 
	Parameter WAY_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 52 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized0' (73#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 52 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized1' (73#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 52 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized2' (73#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized3' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 52 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized3' (73#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/tlb.sv:177]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/tlb.sv:231]
INFO: [Synth 8-256] done synthesizing module 'tlb' (74#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/tlb.sv:24]
INFO: [Synth 8-638] synthesizing module 'cache_lru' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:43]
	Parameter NUM_SETS bound to: 64 - type: integer 
	Parameter NUM_WAYS bound to: 4 - type: integer 
	Parameter SET_INDEX_WIDTH bound to: 6 - type: integer 
	Parameter WAY_INDEX_WIDTH bound to: 2 - type: integer 
	Parameter LRU_FLAG_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:134]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:145]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized4' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
	Parameter SIZE bound to: 64 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized4' (74#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-256] done synthesizing module 'cache_lru' (75#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:43]
INFO: [Synth 8-638] synthesizing module 'idx_to_oh' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
	Parameter NUM_SIGNALS bound to: 4 - type: integer 
	Parameter DIRECTION bound to: LSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'idx_to_oh' (76#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
INFO: [Synth 8-256] done synthesizing module 'ifetch_tag_stage' (77#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/ifetch_tag_stage.sv:30]
INFO: [Synth 8-638] synthesizing module 'ifetch_data_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/ifetch_data_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized5' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized5' (77#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/ifetch_data_stage.sv:187]
INFO: [Synth 8-256] done synthesizing module 'ifetch_data_stage' (78#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/ifetch_data_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'instruction_decode_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/instruction_decode_stage.sv:42]
	Parameter T bound to: 1'b1 
	Parameter F bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'id_instruction_reg[creg_index][4:0]' into 'id_instruction_reg[vector_sel1][4:0]' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/instruction_decode_stage.sv:413]
INFO: [Synth 8-4471] merging register 'id_instruction_reg[cache_control_op][2:0]' into 'id_instruction_reg[branch_type][2:0]' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/instruction_decode_stage.sv:413]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode_stage' (79#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/instruction_decode_stage.sv:42]
INFO: [Synth 8-638] synthesizing module 'thread_select_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:31]
	Parameter THREAD_FIFO_SIZE bound to: 8 - type: integer 
	Parameter ROLLBACK_STAGES bound to: 5 - type: integer 
	Parameter WRITEBACK_ALLOC_STAGES bound to: 4 - type: integer 
	Parameter SCOREBOARD_ENTRIES bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sync_fifo' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:35]
	Parameter WIDTH bound to: 141 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 5 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:134]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:113]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:120]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
RAM "data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'sync_fifo' (80#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:35]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:427]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:430]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:433]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:436]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:439]
INFO: [Synth 8-256] done synthesizing module 'thread_select_stage' (81#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/thread_select_stage.sv:31]
INFO: [Synth 8-638] synthesizing module 'operand_fetch_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/operand_fetch_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'sram_2r1w' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SIZE bound to: 128 - type: integer 
	Parameter READ_DURING_WRITE bound to: DONT_CARE - type: string 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:163]
INFO: [Synth 8-256] done synthesizing module 'sram_2r1w' (82#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
INFO: [Synth 8-256] done synthesizing module 'operand_fetch_stage' (83#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/operand_fetch_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'dcache_data_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_data_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'idx_to_oh__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
	Parameter NUM_SIGNALS bound to: 16 - type: integer 
	Parameter DIRECTION bound to: MSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'idx_to_oh__parameterized0' (83#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
INFO: [Synth 8-638] synthesizing module 'idx_to_oh__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
	Parameter NUM_SIGNALS bound to: 16 - type: integer 
	Parameter DIRECTION bound to: MSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'idx_to_oh__parameterized1' (83#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_data_stage.sv:348]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized6' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized6' (83#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_data_stage.sv:542]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_data_stage.sv:545]
INFO: [Synth 8-4471] merging register 'dd_instruction_reg[pc][31:0]' into 'dd_rollback_pc_reg[31:0]' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_data_stage.sv:502]
INFO: [Synth 8-256] done synthesizing module 'dcache_data_stage' (84#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_data_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'dcache_tag_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_tag_stage.sv:37]
INFO: [Synth 8-638] synthesizing module 'sram_2r1w__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter SIZE bound to: 64 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:163]
INFO: [Synth 8-256] done synthesizing module 'sram_2r1w__parameterized0' (84#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
INFO: [Synth 8-638] synthesizing module 'sram_2r1w__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter SIZE bound to: 64 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:163]
INFO: [Synth 8-256] done synthesizing module 'sram_2r1w__parameterized1' (84#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
INFO: [Synth 8-638] synthesizing module 'sram_2r1w__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter SIZE bound to: 64 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:163]
INFO: [Synth 8-256] done synthesizing module 'sram_2r1w__parameterized2' (84#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
INFO: [Synth 8-638] synthesizing module 'sram_2r1w__parameterized3' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
	Parameter DATA_WIDTH bound to: 20 - type: integer 
	Parameter SIZE bound to: 64 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:163]
INFO: [Synth 8-256] done synthesizing module 'sram_2r1w__parameterized3' (84#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_2r1w.sv:30]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_tag_stage.sv:314]
INFO: [Synth 8-256] done synthesizing module 'dcache_tag_stage' (85#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/dcache_tag_stage.sv:37]
INFO: [Synth 8-638] synthesizing module 'int_execute_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:26]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-638] synthesizing module 'reciprocal_rom' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/reciprocal_rom.sv:21]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/reciprocal_rom.sv:27]
INFO: [Synth 8-256] done synthesizing module 'reciprocal_rom' (86#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/reciprocal_rom.sv:21]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:105]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:146]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:271]
INFO: [Synth 8-256] done synthesizing module 'int_execute_stage' (87#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/int_execute_stage.sv:26]
INFO: [Synth 8-638] synthesizing module 'fp_execute_stage1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:33]
INFO: [Synth 8-256] done synthesizing module 'fp_execute_stage1' (88#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:33]
INFO: [Synth 8-638] synthesizing module 'fp_execute_stage2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage2.sv:30]
INFO: [Synth 8-256] done synthesizing module 'fp_execute_stage2' (89#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage2.sv:30]
INFO: [Synth 8-638] synthesizing module 'fp_execute_stage3' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage3.sv:31]
INFO: [Synth 8-256] done synthesizing module 'fp_execute_stage3' (90#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage3.sv:31]
INFO: [Synth 8-638] synthesizing module 'fp_execute_stage4' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:29]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:92]
INFO: [Synth 8-256] done synthesizing module 'fp_execute_stage4' (91#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage4.sv:29]
INFO: [Synth 8-638] synthesizing module 'fp_execute_stage5' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage5.sv:28]
INFO: [Synth 8-256] done synthesizing module 'fp_execute_stage5' (92#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage5.sv:28]
INFO: [Synth 8-638] synthesizing module 'writeback_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:40]
INFO: [Synth 8-638] synthesizing module 'idx_to_oh__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
	Parameter NUM_SIGNALS bound to: 4 - type: integer 
	Parameter DIRECTION bound to: LSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'idx_to_oh__parameterized2' (92#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:297]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:309]
INFO: [Synth 8-638] synthesizing module 'idx_to_oh__parameterized3' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
	Parameter NUM_SIGNALS bound to: 16 - type: integer 
	Parameter DIRECTION bound to: MSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'idx_to_oh__parameterized3' (92#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/idx_to_oh.sv:23]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:436]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:510]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:513]
INFO: [Synth 8-256] done synthesizing module 'writeback_stage' (93#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/writeback_stage.sv:40]
INFO: [Synth 8-638] synthesizing module 'control_registers' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/control_registers.sv:25]
	Parameter CORE_ID bound to: 4'b0000 
	Parameter NUM_INTERRUPTS bound to: 16 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/control_registers.sv:130]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/control_registers.sv:136]
INFO: [Synth 8-256] done synthesizing module 'control_registers' (94#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/control_registers.sv:25]
INFO: [Synth 8-638] synthesizing module 'l1_l2_interface' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_l2_interface.sv:43]
	Parameter CORE_ID bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'l1_store_queue' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:28]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:183]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:210]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:211]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:212]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:213]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:214]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:215]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:224]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:226]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:240]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:258]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:259]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:262]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:183]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:210]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:211]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:212]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:213]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:214]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:215]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:224]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:226]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:240]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:258]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:259]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:262]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:183]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:210]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:211]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:212]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:213]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:214]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:215]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:224]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:226]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:240]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:258]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:259]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:262]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:183]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:210]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:211]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:212]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:213]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:214]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:215]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:224]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:226]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:240]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:258]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:259]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:262]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:322]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:326]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:331]
INFO: [Synth 8-256] done synthesizing module 'l1_store_queue' (95#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_store_queue.sv:28]
INFO: [Synth 8-638] synthesizing module 'l1_load_miss_queue' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:24]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:110]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:111]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:125]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:126]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:135]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:136]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:147]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:110]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:111]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:125]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:126]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:135]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:136]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:147]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:110]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:111]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:125]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:126]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:135]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:136]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:147]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:110]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:111]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:125]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:126]
WARNING: [Synth 8-2898] ignoring assertion [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:135]
INFO: [Common 17-14] Message 'Synth 8-2898' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'l1_load_miss_queue' (96#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_load_miss_queue.sv:24]
INFO: [Synth 8-4471] merging register 'l2i_idata_update_data_reg[511:0]' into 'l2i_ddata_update_data_reg[511:0]' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_l2_interface.sv:354]
INFO: [Synth 8-4471] merging register 'l2i_idata_update_set_reg[5:0]' into 'l2i_ddata_update_set_reg[5:0]' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_l2_interface.sv:353]
INFO: [Synth 8-256] done synthesizing module 'l1_l2_interface' (97#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l1_l2_interface.sv:43]
INFO: [Synth 8-638] synthesizing module 'io_request_queue' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/io_request_queue.sv:24]
	Parameter CORE_ID bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'io_request_queue' (98#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/io_request_queue.sv:24]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_snoop_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_subcycle0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net dt_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:332]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_supervisor_en0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_tag0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net ift_valid0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:326]
WARNING: [Synth 8-3848] Net cr_eret_address0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_address0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_address0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
WARNING: [Synth 8-3848] Net cr_eret_address0 in module/entity core does not have driver. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:344]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'core' (99#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/core.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/nyuzi.sv:72]
INFO: [Synth 8-638] synthesizing module 'l2_cache' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache.sv:37]
INFO: [Synth 8-638] synthesizing module 'l2_cache_arb_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_arb_stage.sv:27]
INFO: [Synth 8-256] done synthesizing module 'l2_cache_arb_stage' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_arb_stage.sv:27]
INFO: [Synth 8-638] synthesizing module 'l2_cache_tag_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_tag_stage.sv:25]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized7' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized7' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized8' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized8' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized9' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized9' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized10' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized10' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized11' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized11' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized12' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized12' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized13' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized13' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized14' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized14' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized15' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized15' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized16' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized16' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized17' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized17' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized18' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized18' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized19' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized19' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized20' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized20' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized21' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized21' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized22' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized22' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-638] synthesizing module 'cache_lru__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:43]
	Parameter NUM_SETS bound to: 256 - type: integer 
	Parameter NUM_WAYS bound to: 8 - type: integer 
	Parameter SET_INDEX_WIDTH bound to: 8 - type: integer 
	Parameter WAY_INDEX_WIDTH bound to: 3 - type: integer 
	Parameter LRU_FLAG_BITS bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:159]
INFO: [Synth 8-226] default block is never used [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:174]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized23' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 7 - type: integer 
	Parameter SIZE bound to: 256 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized23' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-256] done synthesizing module 'cache_lru__parameterized0' (100#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cache_lru.sv:43]
INFO: [Synth 8-256] done synthesizing module 'l2_cache_tag_stage' (101#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_tag_stage.sv:25]
INFO: [Synth 8-638] synthesizing module 'l2_cache_read_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_read_stage.sv:37]
	Parameter GLOBAL_THREAD_IDX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'oh_to_idx__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
	Parameter NUM_SIGNALS bound to: 8 - type: integer 
	Parameter DIRECTION bound to: LSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oh_to_idx__parameterized0' (101#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
INFO: [Synth 8-638] synthesizing module 'sram_1r1w__parameterized24' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter SIZE bound to: 2048 - type: integer 
	Parameter READ_DURING_WRITE bound to: NEW_DATA - type: string 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:69]
INFO: [Synth 8-256] done synthesizing module 'sram_1r1w__parameterized24' (101#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sram_1r1w.sv:32]
INFO: [Synth 8-256] done synthesizing module 'l2_cache_read_stage' (102#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_read_stage.sv:37]
INFO: [Synth 8-638] synthesizing module 'l2_cache_update_stage' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_update_stage.sv:26]
INFO: [Synth 8-256] done synthesizing module 'l2_cache_update_stage' (103#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_update_stage.sv:26]
INFO: [Synth 8-638] synthesizing module 'l2_axi_bus_interface' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_axi_bus_interface.sv:36]
	Parameter REQUEST_QUEUE_LENGTH bound to: 8 - type: integer 
	Parameter L2REQ_LATENCY bound to: 4 - type: integer 
	Parameter BURST_BEATS bound to: 16 - type: integer 
	Parameter BURST_OFFSET_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'l2_cache_pending_miss_cam' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_pending_miss_cam.sv:35]
	Parameter QUEUE_SIZE bound to: 16 - type: integer 
	Parameter QUEUE_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'oh_to_idx__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
	Parameter NUM_SIGNALS bound to: 16 - type: integer 
	Parameter DIRECTION bound to: LSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oh_to_idx__parameterized1' (103#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
INFO: [Synth 8-638] synthesizing module 'cam' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cam.sv:27]
	Parameter NUM_ENTRIES bound to: 16 - type: integer 
	Parameter KEY_WIDTH bound to: 26 - type: integer 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'oh_to_idx__parameterized2' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
	Parameter NUM_SIGNALS bound to: 16 - type: integer 
	Parameter DIRECTION bound to: LSB0 - type: string 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oh_to_idx__parameterized2' (103#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/oh_to_idx.sv:24]
INFO: [Synth 8-256] done synthesizing module 'cam' (104#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/cam.sv:27]
INFO: [Synth 8-256] done synthesizing module 'l2_cache_pending_miss_cam' (105#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache_pending_miss_cam.sv:35]
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized0' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:35]
	Parameter WIDTH bound to: 545 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:134]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
RAM "data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized0' (105#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:35]
INFO: [Synth 8-638] synthesizing module 'sync_fifo__parameterized1' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:35]
	Parameter WIDTH bound to: 613 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter ALMOST_FULL_THRESHOLD bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_THRESHOLD bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-639] system function call 'test$plusargs' not supported [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:134]
WARNING: [Synth 8-4767] Trying to implement RAM 'data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
RAM "data_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'sync_fifo__parameterized1' (105#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_axi_bus_interface.sv:217]
INFO: [Synth 8-256] done synthesizing module 'l2_axi_bus_interface' (106#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_axi_bus_interface.sv:36]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'l2_cache' (107#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/l2_cache.sv:37]
INFO: [Synth 8-638] synthesizing module 'io_interconnect' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/io_interconnect.sv:24]
INFO: [Synth 8-256] done synthesizing module 'io_interconnect' (108#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/io_interconnect.sv:24]
INFO: [Synth 8-638] synthesizing module 'performance_counters' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/performance_counters.sv:22]
	Parameter BASE_ADDRESS bound to: 512 - type: integer 
	Parameter NUM_EVENTS bound to: 16 - type: integer 
	Parameter NUM_COUNTERS bound to: 4 - type: integer 
	Parameter COUNTER_IDX_WIDTH bound to: 2 - type: integer 
	Parameter EVENT_IDX_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'performance_counters' (109#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/performance_counters.sv:22]
INFO: [Synth 8-256] done synthesizing module 'nyuzi' (110#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/nyuzi.sv:24]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/synchronizer.sv:21]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (111#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/synchronizer.sv:21]
INFO: [Synth 8-155] case statement is not full and has no default [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:120]
INFO: [Synth 8-256] done synthesizing module 'zc706_top' (112#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_zc706_top_0_0' (113#1) [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_zc706_top_0_0/synth/design_1_zc706_top_0_0.sv:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (114#1) [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (115#1) [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:08 ; elapsed = 00:02:11 . Memory (MB): peak = 790.922 ; gain = 619.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [31] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [30] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [29] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [28] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [27] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [26] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [25] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [24] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [23] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [22] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [21] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [20] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [19] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [18] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [17] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [16] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [15] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [14] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [13] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [12] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [11] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [10] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [9] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [8] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [7] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [6] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [5] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [4] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [3] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [2] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [1] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
WARNING: [Synth 8-3295] tying undriven pin nyuzi:\io_bus\.read_data [0] to constant 0 [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/zc706_top.sv:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 790.922 ; gain = 619.453
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/constrs_1/new/nyuzi.xdc]
Finished Parsing XDC File [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/constrs_1/new/nyuzi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/constrs_1/new/nyuzi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1204.695 ; gain = 0.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:45 ; elapsed = 00:02:47 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:45 ; elapsed = 00:02:47 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  G:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mailbox_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zc706_top_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:45 ; elapsed = 00:02:47 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:823]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:763]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:275]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5544] ROM "address_offset" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "line_valid_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "line_valid_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "sync_load_address_valid_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_load_address_valid_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_load_address_valid_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sync_load_address_valid_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "response_type" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lookup_table_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:124]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:124]
INFO: [Synth 8-802] inferred FSM for state register 'state_ff_reg' in module 'l2_axi_bus_interface'
INFO: [Synth 8-5544] ROM "writeback_complete" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bif_load_buffer_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "wait_axi_write_response" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wait_axi_write_response" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "entry_valid_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'id_instruction_reg[trap_cause][is_store]' into 'id_instruction_reg[trap_cause][is_dcache]' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/instruction_decode_stage.sv:413]
INFO: [Synth 8-5544] ROM "decoded_instr_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_instr_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_instr_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decoded_instr_nxt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/sync_fifo.sv:124]
INFO: [Synth 8-5544] ROM "byte_store_mask" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_store_mask" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dd_fault_cause" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "perf_uncond_branch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_conditional_branch" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/zc706_top_v1_0/fp_execute_stage1.sv:176]
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][0][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][0][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][1][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][1][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][2][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][2][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][3][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trap_cause_reg[0][3][is_dcache]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[0][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "scratchpad_reg[1][7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cr_current_asid_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cr_current_asid_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cr_current_asid_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cr_current_asid_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "thread_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "red_led" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "io_to_mailbox" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'state_nxt_reg' [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/mailbox_v1_0_v1_0/mailbox.v:63]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 | 00000000000000000000000000000000
STATE_WRITE_ISSUE_ADDRESS |                              001 | 00000000000000000000000000000001
    STATE_WRITE_TRANSFER |                              010 | 00000000000000000000000000000010
STATE_READ_ISSUE_ADDRESS |                              011 | 00000000000000000000000000000011
     STATE_READ_TRANSFER |                              100 | 00000000000000000000000000000100
     STATE_READ_COMPLETE |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_ff_reg' using encoding 'sequential' in module 'l2_axi_bus_interface'
INFO: [Synth 8-3971] The signal data_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |l2_cache__GB0          |           1|     30243|
|2     |l2_cache_tag_stage     |           1|     10520|
|3     |int_execute_stage__GB0 |           1|     33330|
|4     |int_execute_stage__GB1 |           1|      9384|
|5     |int_execute_stage__GB2 |           1|     11122|
|6     |core__GCB0             |           1|     29264|
|7     |core__GCB1             |           1|     24825|
|8     |core__GCB2             |           1|     31929|
|9     |core__GCB3             |           1|     21493|
|10    |core__GCB4             |           1|     27113|
|11    |nyuzi__GC0             |           1|      2602|
|12    |zc706_top__GC0         |           1|      1642|
|13    |design_1__GC0          |           1|      7978|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 16    
	   2 Input     33 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 20    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 32    
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 16    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 48    
	   2 Input      8 Bit       Adders := 22    
	   2 Input      6 Bit       Adders := 39    
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 20    
	   2 Input      3 Bit       Adders := 16    
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 140   
+---Registers : 
	              613 Bit    Registers := 8     
	              545 Bit    Registers := 8     
	              512 Bit    Registers := 17    
	              141 Bit    Registers := 32    
	               68 Bit    Registers := 2     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 74    
	               55 Bit    Registers := 2     
	               52 Bit    Registers := 8     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 393   
	               30 Bit    Registers := 2     
	               26 Bit    Registers := 32    
	               20 Bit    Registers := 17    
	               18 Bit    Registers := 14    
	               16 Bit    Registers := 24    
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 163   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 105   
	                5 Bit    Registers := 118   
	                4 Bit    Registers := 135   
	                3 Bit    Registers := 68    
	                2 Bit    Registers := 124   
	                1 Bit    Registers := 3770  
+---Multipliers : 
	                64x64  Multipliers := 16    
+---RAMs : 
	            1024K Bit         RAMs := 1     
	             128K Bit         RAMs := 2     
	               4K Bit         RAMs := 25    
	               1K Bit         RAMs := 9     
	              832 Bit         RAMs := 8     
	              256 Bit         RAMs := 8     
	              192 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 13    
	   5 Input    512 Bit        Muxes := 1     
	   4 Input    512 Bit        Muxes := 2     
	   2 Input     68 Bit        Muxes := 2     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 73    
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 8     
	   2 Input     47 Bit        Muxes := 18    
	   2 Input     32 Bit        Muxes := 466   
	   6 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 20    
	   4 Input     32 Bit        Muxes := 52    
	   9 Input     32 Bit        Muxes := 15    
	   8 Input     32 Bit        Muxes := 2     
	   4 Input     26 Bit        Muxes := 5     
	   2 Input     24 Bit        Muxes := 32    
	   2 Input     23 Bit        Muxes := 32    
	   2 Input     20 Bit        Muxes := 21    
	   2 Input     18 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 2     
	   9 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   8 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 242   
	   4 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 32    
	   2 Input      6 Bit        Muxes := 85    
	  34 Input      6 Bit        Muxes := 16    
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 85    
	   6 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 39    
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 4     
	  49 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 74    
	   4 Input      2 Bit        Muxes := 11    
	  49 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 4     
	  13 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1270  
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 2     
	  49 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sram_1r1w__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module cache_lru__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module sram_1r1w__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sram_1r1w__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module sram_1r1w__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module l2_cache_tag_stage 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2060  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 264   
Module l2_cache_arb_stage 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oh_to_idx__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module oh_to_idx__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module cam 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 16    
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module l2_cache_pending_miss_cam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sync_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              545 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module sync_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              613 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module l2_axi_bus_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	   6 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   6 Input      4 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   6 Input      1 Bit        Muxes := 3     
Module oh_to_idx__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module sram_1r1w__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module l2_cache_read_stage 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
Module l2_cache_update_stage 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 64    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module int_execute_stage 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 16    
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 16    
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 19    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 34    
	   4 Input     32 Bit        Muxes := 1     
	  33 Input      6 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module fp_execute_stage1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 16    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 48    
+---Registers : 
	               32 Bit    Registers := 66    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     24 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 80    
	   2 Input      1 Bit        Muxes := 112   
Module fp_execute_stage3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 16    
+---XORs : 
	   2 Input     32 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               64 Bit    Registers := 16    
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 96    
Module fp_execute_stage2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 16    
	               32 Bit    Registers := 34    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 144   
+---Multipliers : 
	                64x64  Multipliers := 16    
Module fp_execute_stage5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 32    
	   3 Input      8 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 16    
+---Registers : 
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     47 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 176   
	   2 Input     23 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 32    
Module fp_execute_stage4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 16    
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 17    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 96    
+---Muxes : 
	  34 Input      6 Bit        Muxes := 16    
Module rr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module oh_to_idx__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module sync_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              141 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module sync_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              141 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module sync_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              141 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module sync_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              141 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module thread_select_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 17    
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 30    
	                4 Bit    Registers := 22    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 26    
	                1 Bit    Registers := 85    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 65    
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 15    
Module instruction_decode_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  49 Input      3 Bit        Muxes := 2     
	  49 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	  49 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module control_registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 39    
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 17    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 26    
	   4 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   4 Input      4 Bit        Muxes := 6     
	  13 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 130   
	   4 Input      1 Bit        Muxes := 22    
	  13 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 12    
Module sram_1r1w__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sram_1r1w__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sram_1r1w__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sram_1r1w__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module tlb 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 84    
Module sram_1r1w__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cache_lru 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module sram_2r1w__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module sram_2r1w__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module sram_2r1w__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module sram_2r1w__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
Module dcache_tag_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 280   
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 75    
Module oh_to_idx__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module sram_1r1w__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module dcache_data_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   5 Input    512 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module sram_2r1w__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module sram_2r1w 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module operand_fetch_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 53    
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 32    
	   4 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 2     
Module oh_to_idx__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module sram_1r1w__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
Module ifetch_data_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module rr_arbiter__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module oh_to_idx__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module io_request_queue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module rr_arbiter__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module oh_to_idx__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module sram_1r1w__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sram_1r1w__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sram_1r1w__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module sram_1r1w__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
+---RAMs : 
	              832 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
Module tlb__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 74    
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 84    
Module sram_1r1w__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module cache_lru__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module sram_1r1w__1 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module sram_1r1w__2 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module sram_1r1w__3 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module sram_1r1w 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module ifetch_tag_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 261   
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 1     
Module rr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module oh_to_idx__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module l1_store_queue 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 5     
	               64 Bit    Registers := 5     
	               26 Bit    Registers := 4     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 4     
	   4 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 2     
	   4 Input     26 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 80    
	   4 Input      1 Bit        Muxes := 9     
Module rr_arbiter__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module oh_to_idx__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module l1_load_miss_queue__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module rr_arbiter__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module oh_to_idx__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module l1_load_miss_queue 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   4 Input     26 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module oh_to_idx 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module l1_l2_interface 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module writeback_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 77    
	   9 Input     32 Bit        Muxes := 15    
	   4 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 3     
	   9 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 64    
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module io_interconnect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module performance_counters 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module nyuzi 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module zc706_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module reset_blk_ramfifo__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_7_a_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_protocol_converter_v2_1_7_w_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module reset_blk_ramfifo__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 10    
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rd_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   8 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_7_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 18    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_7_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_7_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               55 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mailbox 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
Module mailbox_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module xlnx_axi_wrshim_unwrap__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module xlnx_axi_wrshim_unwrap 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_7_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_7_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_7_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_7_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:22 ; elapsed = 00:03:27 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[15].fx2_significand_product_reg[15], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[15].fx2_significand_product_reg[15] is absorbed into DSP lane_logic_gen[15].fx2_significand_product_reg[15].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[15].fx2_significand_product_reg[15].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[15].fx2_significand_product_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[15].fx2_significand_product_reg[15], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[15].fx2_significand_product_reg[15] is absorbed into DSP lane_logic_gen[15].fx2_significand_product_reg[15].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[15].fx2_significand_product_reg[15].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[15].fx2_significand_product_reg[15].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[14].fx2_significand_product_reg[14], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[14].fx2_significand_product_reg[14] is absorbed into DSP lane_logic_gen[14].fx2_significand_product_reg[14].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[14].fx2_significand_product_reg[14].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[14].fx2_significand_product_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[14].fx2_significand_product_reg[14], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[14].fx2_significand_product_reg[14] is absorbed into DSP lane_logic_gen[14].fx2_significand_product_reg[14].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[14].fx2_significand_product_reg[14].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[14].fx2_significand_product_reg[14].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[13].fx2_significand_product_reg[13], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[13].fx2_significand_product_reg[13] is absorbed into DSP lane_logic_gen[13].fx2_significand_product_reg[13].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[13].fx2_significand_product_reg[13].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[13].fx2_significand_product_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[13].fx2_significand_product_reg[13], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[13].fx2_significand_product_reg[13] is absorbed into DSP lane_logic_gen[13].fx2_significand_product_reg[13].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[13].fx2_significand_product_reg[13].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[13].fx2_significand_product_reg[13].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[12].fx2_significand_product_reg[12], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[12].fx2_significand_product_reg[12] is absorbed into DSP lane_logic_gen[12].fx2_significand_product_reg[12].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[12].fx2_significand_product_reg[12].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[12].fx2_significand_product_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[12].fx2_significand_product_reg[12], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[12].fx2_significand_product_reg[12] is absorbed into DSP lane_logic_gen[12].fx2_significand_product_reg[12].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[12].fx2_significand_product_reg[12].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[12].fx2_significand_product_reg[12].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[11].fx2_significand_product_reg[11], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[11].fx2_significand_product_reg[11] is absorbed into DSP lane_logic_gen[11].fx2_significand_product_reg[11].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[11].fx2_significand_product_reg[11].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[11].fx2_significand_product_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[11].fx2_significand_product_reg[11], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[11].fx2_significand_product_reg[11] is absorbed into DSP lane_logic_gen[11].fx2_significand_product_reg[11].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[11].fx2_significand_product_reg[11].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[11].fx2_significand_product_reg[11].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[10].fx2_significand_product_reg[10], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[10].fx2_significand_product_reg[10] is absorbed into DSP lane_logic_gen[10].fx2_significand_product_reg[10].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[10].fx2_significand_product_reg[10].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[10].fx2_significand_product_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[10].fx2_significand_product_reg[10], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[10].fx2_significand_product_reg[10] is absorbed into DSP lane_logic_gen[10].fx2_significand_product_reg[10].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[10].fx2_significand_product_reg[10].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[10].fx2_significand_product_reg[10].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[9].fx2_significand_product_reg[9], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[9].fx2_significand_product_reg[9] is absorbed into DSP lane_logic_gen[9].fx2_significand_product_reg[9].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[9].fx2_significand_product_reg[9].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[9].fx2_significand_product_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[9].fx2_significand_product_reg[9], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[9].fx2_significand_product_reg[9] is absorbed into DSP lane_logic_gen[9].fx2_significand_product_reg[9].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[9].fx2_significand_product_reg[9].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[9].fx2_significand_product_reg[9].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[8].fx2_significand_product_reg[8], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[8].fx2_significand_product_reg[8] is absorbed into DSP lane_logic_gen[8].fx2_significand_product_reg[8].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[8].fx2_significand_product_reg[8].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[8].fx2_significand_product_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[8].fx2_significand_product_reg[8], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[8].fx2_significand_product_reg[8] is absorbed into DSP lane_logic_gen[8].fx2_significand_product_reg[8].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[8].fx2_significand_product_reg[8].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[8].fx2_significand_product_reg[8].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[7].fx2_significand_product_reg[7], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[7].fx2_significand_product_reg[7] is absorbed into DSP lane_logic_gen[7].fx2_significand_product_reg[7].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[7].fx2_significand_product_reg[7].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[7].fx2_significand_product_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[7].fx2_significand_product_reg[7], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[7].fx2_significand_product_reg[7] is absorbed into DSP lane_logic_gen[7].fx2_significand_product_reg[7].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[7].fx2_significand_product_reg[7].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[7].fx2_significand_product_reg[7].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[6].fx2_significand_product_reg[6], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[6].fx2_significand_product_reg[6] is absorbed into DSP lane_logic_gen[6].fx2_significand_product_reg[6].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[6].fx2_significand_product_reg[6].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[6].fx2_significand_product_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[6].fx2_significand_product_reg[6], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[6].fx2_significand_product_reg[6] is absorbed into DSP lane_logic_gen[6].fx2_significand_product_reg[6].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[6].fx2_significand_product_reg[6].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[6].fx2_significand_product_reg[6].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[5].fx2_significand_product_reg[5], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[5].fx2_significand_product_reg[5] is absorbed into DSP lane_logic_gen[5].fx2_significand_product_reg[5].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[5].fx2_significand_product_reg[5].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[5].fx2_significand_product_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[5].fx2_significand_product_reg[5], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[5].fx2_significand_product_reg[5] is absorbed into DSP lane_logic_gen[5].fx2_significand_product_reg[5].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[5].fx2_significand_product_reg[5].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[5].fx2_significand_product_reg[5].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[4].fx2_significand_product_reg[4], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[4].fx2_significand_product_reg[4] is absorbed into DSP lane_logic_gen[4].fx2_significand_product_reg[4].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[4].fx2_significand_product_reg[4].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[4].fx2_significand_product_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[4].fx2_significand_product_reg[4], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[4].fx2_significand_product_reg[4] is absorbed into DSP lane_logic_gen[4].fx2_significand_product_reg[4].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[4].fx2_significand_product_reg[4].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[4].fx2_significand_product_reg[4].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[3].fx2_significand_product_reg[3], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[3].fx2_significand_product_reg[3] is absorbed into DSP lane_logic_gen[3].fx2_significand_product_reg[3].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[3].fx2_significand_product_reg[3].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[3].fx2_significand_product_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[3].fx2_significand_product_reg[3], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[3].fx2_significand_product_reg[3] is absorbed into DSP lane_logic_gen[3].fx2_significand_product_reg[3].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[3].fx2_significand_product_reg[3].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[3].fx2_significand_product_reg[3].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[2].fx2_significand_product_reg[2], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[2].fx2_significand_product_reg[2] is absorbed into DSP lane_logic_gen[2].fx2_significand_product_reg[2].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[2].fx2_significand_product_reg[2].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[2].fx2_significand_product_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[2].fx2_significand_product_reg[2], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[2].fx2_significand_product_reg[2] is absorbed into DSP lane_logic_gen[2].fx2_significand_product_reg[2].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[2].fx2_significand_product_reg[2].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[2].fx2_significand_product_reg[2].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[1].fx2_significand_product_reg[1], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[1].fx2_significand_product_reg[1] is absorbed into DSP lane_logic_gen[1].fx2_significand_product_reg[1].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[1].fx2_significand_product_reg[1].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[1].fx2_significand_product_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[1].fx2_significand_product_reg[1], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[1].fx2_significand_product_reg[1] is absorbed into DSP lane_logic_gen[1].fx2_significand_product_reg[1].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[1].fx2_significand_product_reg[1].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[1].fx2_significand_product_reg[1].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[0].fx2_significand_product_reg[0], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[0].fx2_significand_product_reg[0] is absorbed into DSP lane_logic_gen[0].fx2_significand_product_reg[0].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[0].fx2_significand_product_reg[0].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[0].fx2_significand_product_reg[0].
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP lane_logic_gen[0].fx2_significand_product_reg[0], operation Mode is: ((PCIN>>17)+A*B)'.
DSP Report: register lane_logic_gen[0].fx2_significand_product_reg[0] is absorbed into DSP lane_logic_gen[0].fx2_significand_product_reg[0].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[0].fx2_significand_product_reg[0].
DSP Report: operator p_0_out is absorbed into DSP lane_logic_gen[0].fx2_significand_product_reg[0].
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "thread_logic_gen[0].instruction_fifo/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:04:02 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:46 ; elapsed = 00:04:02 . Memory (MB): peak = 1205.684 ; gain = 1034.215

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |l2_cache__GB0          |           1|     32909|
|2     |l2_cache_tag_stage     |           1|     10311|
|3     |int_execute_stage__GB0 |           1|     33402|
|4     |int_execute_stage__GB1 |           1|      9390|
|5     |int_execute_stage__GB2 |           1|     11203|
|6     |core__GCB0             |           1|     35852|
|7     |core__GCB1             |           1|     28056|
|8     |core__GCB2             |           1|     34973|
|9     |core__GCB3             |           1|     25118|
|10    |core__GCB4             |           1|     34835|
|11    |nyuzi__GC0             |           1|      2730|
|12    |zc706_top__GC0         |           1|       830|
|13    |design_1__GC0          |           1|      8540|
+------+-----------------------+------------+----------+
INFO: [Synth 8-3971] The signal scalar_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[0].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[1].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[2].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[3].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[4].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[5].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[6].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[7].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[8].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[9].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[10].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[11].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[12].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[13].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[14].vector_registers/data_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal vector_lane_gen[15].vector_registers/data_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|reciprocal_rom         | rom        | 64x6          | LUT            | 
|int_execute_stage__GB1 | rom__16    | 64x6          | LUT            | 
+-----------------------+------------+---------------+----------------+


Block RAM:
-------NONE-------
Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
Distributed RAM: 
+-------------------+------------------------------------------------------------------------+----------------+----------------------+--------------------------------+-------------------------------------------------------------------------------+
|Module Name        | RTL Object                                                             | Inference      | Size (Depth x Width) | Primitives                     | Hierarchical Name                                                             | 
+-------------------+------------------------------------------------------------------------+----------------+----------------------+--------------------------------+-------------------------------------------------------------------------------+
|l2_cache_tag_stage | cache_lru/lru_data/data_reg                                            | Implied        | 256 x 7              | RAM64X1D x 4  RAM64M x 8       | l2_cache_tag_stage/ram__43                                                    | 
|l2_cache_tag_stage | way_tags_gen[0].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__44                                                    | 
|l2_cache_tag_stage | way_tags_gen[0].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__45                                                    | 
|l2_cache_tag_stage | way_tags_gen[1].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__46                                                    | 
|l2_cache_tag_stage | way_tags_gen[1].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__47                                                    | 
|l2_cache_tag_stage | way_tags_gen[2].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__48                                                    | 
|l2_cache_tag_stage | way_tags_gen[2].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__49                                                    | 
|l2_cache_tag_stage | way_tags_gen[3].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__50                                                    | 
|l2_cache_tag_stage | way_tags_gen[3].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__51                                                    | 
|l2_cache_tag_stage | way_tags_gen[4].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__52                                                    | 
|l2_cache_tag_stage | way_tags_gen[4].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__53                                                    | 
|l2_cache_tag_stage | way_tags_gen[5].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__54                                                    | 
|l2_cache_tag_stage | way_tags_gen[5].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__55                                                    | 
|l2_cache_tag_stage | way_tags_gen[6].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__56                                                    | 
|l2_cache_tag_stage | way_tags_gen[6].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__57                                                    | 
|l2_cache_tag_stage | way_tags_gen[7].sram_tags/data_reg                                     | Implied        | 256 x 18             | RAM64M x 24                    | l2_cache_tag_stage/ram__58                                                    | 
|l2_cache_tag_stage | way_tags_gen[7].sram_dirty_flags/data_reg                              | Implied        | 256 x 1              | RAM128X1D x 2                  | l2_cache_tag_stage/ram__59                                                    | 
|l2_cache__GB0      | sram_l2_data/data_reg                                                  | Implied        | 2 K x 512            | RAM64X1D x 64  RAM64M x 5440   | l2_cache_read_stage/ram__60                                                   | 
|core__GCB3         | dtlb/way_gen[0].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | dcache_tag_stage/ram__61                                                      | 
|core__GCB3         | dtlb/way_gen[1].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | dcache_tag_stage/ram__62                                                      | 
|core__GCB3         | dtlb/way_gen[2].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | dcache_tag_stage/ram__63                                                      | 
|core__GCB3         | dtlb/way_gen[3].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | dcache_tag_stage/ram__64                                                      | 
|core__GCB3         | lru/lru_data/data_reg                                                  | Implied        | 64 x 3               | RAM64M x 1                     | dcache_tag_stage/ram__65                                                      | 
|core__GCB3         | way_tag_gen[0].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 14                    | dcache_tag_stage/ram__66                                                      | 
|core__GCB3         | way_tag_gen[1].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 14                    | dcache_tag_stage/ram__67                                                      | 
|core__GCB3         | way_tag_gen[2].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 14                    | dcache_tag_stage/ram__68                                                      | 
|core__GCB3         | way_tag_gen[3].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 14                    | dcache_tag_stage/ram__69                                                      | 
|core__GCB3         | l1d_data/data_reg                                                      | Implied        | 256 x 512            | RAM64X1D x 8  RAM64M x 680     | dcache_data_stage/ram__70                                                     | 
|core__GCB3         | sram_l1i_data/data_reg                                                 | Implied        | 256 x 512            | RAM64X1D x 8  RAM64M x 680     | ifetch_data_stage/ram__71                                                     | 
|core__GCB3         | itlb/way_gen[0].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | ifetch_tag_stage/ram__72                                                      | 
|core__GCB3         | itlb/way_gen[1].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | ifetch_tag_stage/ram__73                                                      | 
|core__GCB3         | itlb/way_gen[2].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | ifetch_tag_stage/ram__74                                                      | 
|core__GCB3         | itlb/way_gen[3].tlb_paddr_sram/data_reg                                | Implied        | 16 x 52              | RAM32M x 9                     | ifetch_tag_stage/ram__75                                                      | 
|core__GCB3         | cache_lru/lru_data/data_reg                                            | Implied        | 64 x 3               | RAM64M x 1                     | ifetch_tag_stage/ram__76                                                      | 
|core__GCB3         | way_tag_gen[0].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 7                     | ifetch_tag_stage/ram__77                                                      | 
|core__GCB3         | way_tag_gen[1].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 7                     | ifetch_tag_stage/ram__78                                                      | 
|core__GCB3         | way_tag_gen[2].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 7                     | ifetch_tag_stage/ram__79                                                      | 
|core__GCB3         | way_tag_gen[3].sram_tags/data_reg                                      | Implied        | 64 x 20              | RAM64M x 7                     | ifetch_tag_stage/ram__80                                                      | 
|design_1__GC0      | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1                     | design_1_axi_mem_intercon_0/design_1_auto_pc_0/fifo_generator_v13_0_1/ram__82 | 
|design_1__GC0      | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1                     | design_1_axi_mem_intercon_0/design_1_auto_pc_0/fifo_generator_v13_0_1/ram__84 | 
|design_1__GC0      | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1                   | design_1_axi_mem_intercon_0/design_1_auto_pc_0/fifo_generator_v13_0_1/ram__86 | 
+-------------------+------------------------------------------------------------------------+----------------+----------------------+--------------------------------+-------------------------------------------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
DSP:
+------------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping       | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 16     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
|fp_execute_stage2 | A*B               | No           | 18     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fp_execute_stage2 | ((PCIN>>17)+A*B)' | No           | 18     | 16     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 1    | 
+------------------+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[0] ' (FDRE) to 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[1] ' (FDRE) to 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[2] ' (FDRE) to 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/request_core_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][0] ' (FD) to 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][1] '
INFO: [Synth 8-3886] merging instance 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][1] ' (FD) to 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][2] '
INFO: [Synth 8-3886] merging instance 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][2] ' (FD) to 'design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][3] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/zc706_top_0/nyuzii_9/\io_interconnect/ii_response_reg[core][3] )
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[0] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][0] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[1] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][1] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[2] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][2] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[3] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][3] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[4] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][4] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[5] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][5] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[6] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][6] '
INFO: [Synth 8-3886] merging instance 'l2_cache_read_stage/\l2r_hit_cache_idx_reg[7] ' (FD) to 'l2_cache_read_stage/\l2r_request_reg[address][set_idx][7] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_araddr_reg[0] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_araddr_reg[1] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_araddr_reg[2] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_araddr_reg[3] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_araddr_reg[4] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_araddr_reg[5] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2_axi_bus_interface/\axi_bus\.m_wlast_reg )
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[0] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[1] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[2] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[3] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3886] merging instance 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[4] ' (FD) to 'l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l2_axi_bus_interface/\axi_bus\.m_awaddr_reg[5] )
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_wlast_reg ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_awaddr_reg[5] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_araddr_reg[0] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_araddr_reg[1] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_araddr_reg[2] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_araddr_reg[3] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_araddr_reg[4] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_araddr_reg[5] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_awaddr_reg[0] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_awaddr_reg[1] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_awaddr_reg[2] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_awaddr_reg[3] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\axi_bus\.m_awaddr_reg[4] ) is unused and will be removed from module l2_axi_bus_interface.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[0] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[1] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[2] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[3] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[4] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[5] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[6] ) is unused and will be removed from module l2_cache_read_stage.
WARNING: [Synth 8-3332] Sequential element (\l2r_hit_cache_idx_reg[7] ) is unused and will be removed from module l2_cache_read_stage.
INFO: [Synth 8-3886] merging instance '\cache_lru/was_fill_reg ' (FD) to 'l2t_is_l2_fill_reg'
WARNING: [Synth 8-3332] Sequential element (\cache_lru/was_fill_reg ) is unused and will be removed from module l2_cache_tag_stage.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[0].fx1_significand_le_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[1].fx1_significand_le_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[2].fx1_significand_le_reg[2][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[3].fx1_significand_le_reg[3][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[4].fx1_significand_le_reg[4][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[5].fx1_significand_le_reg[5][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[6].fx1_significand_le_reg[6][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[7].fx1_significand_le_reg[7][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[8].fx1_significand_le_reg[8][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[9].fx1_significand_le_reg[9][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[10].fx1_significand_le_reg[10][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_execute_stage1/\lane_logic_gen[11].fx1_significand_le_reg[11][31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[15].fx1_significand_le_reg[15][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[14].fx1_significand_le_reg[14][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[13].fx1_significand_le_reg[13][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[12].fx1_significand_le_reg[12][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[11].fx1_significand_le_reg[11][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[10].fx1_significand_le_reg[10][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[9].fx1_significand_le_reg[9][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[8].fx1_significand_le_reg[8][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][26] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][25] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[7].fx1_significand_le_reg[7][24] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[6].fx1_significand_le_reg[6][31] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[6].fx1_significand_le_reg[6][30] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[6].fx1_significand_le_reg[6][29] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[6].fx1_significand_le_reg[6][28] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[6].fx1_significand_le_reg[6][27] ) is unused and will be removed from module fp_execute_stage1.
WARNING: [Synth 8-3332] Sequential element (\lane_logic_gen[6].fx1_significand_le_reg[6][26] ) is unused and will be removed from module fp_execute_stage1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[memory_access_type][0] ' (FD) to '\instruction_decode_stage/id_instruction_reg[branch_type][0] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[memory_access_type][1] ' (FD) to '\instruction_decode_stage/id_instruction_reg[branch_type][1] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[memory_access_type][2] ' (FD) to '\instruction_decode_stage/id_instruction_reg[branch_type][2] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][19] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][20] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][20] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][21] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][21] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][22] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][22] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][23] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][23] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][24] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][24] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][25] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][25] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][26] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][26] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][27] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][27] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][28] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][28] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][29] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][29] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][30] '
INFO: [Synth 8-3886] merging instance '\instruction_decode_stage/id_instruction_reg[immediate_value][30] ' (FD) to '\instruction_decode_stage/id_instruction_reg[immediate_value][31] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[7][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[7][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[6][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[6][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[5][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[5][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[4][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[4][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[3][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[3][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[2][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[2][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[1][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[1][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[0][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[7][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[7][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[6][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[6][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[5][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[5][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[4][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[4][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[3][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[3][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[2][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[2][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[1][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[1][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[0][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[7][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[7][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[6][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[6][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[5][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[5][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[4][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[4][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[3][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[3][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[2][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[2][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[1][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[1][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[0][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[7][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[7][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[6][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[6][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[5][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[5][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[4][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[4][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[3][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[3][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[2][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[2][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[1][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[1][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[0][0] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[0][22] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[7][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[7][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[6][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[6][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[5][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[5][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[4][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[4][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[3][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[3][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[2][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[2][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[1][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[0][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[3].instruction_fifo/data_reg[0][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[7][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[7][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[6][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[6][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[5][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[5][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[4][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[4][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[3][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[3][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[2][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[2][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[1][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[0][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[1].instruction_fifo/data_reg[0][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[7][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[7][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[6][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[6][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[5][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[5][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[4][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[4][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[3][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[3][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[2][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[2][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[1][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[1][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[0][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[2].instruction_fifo/data_reg[0][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[7][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[7][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[6][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[6][23] '
INFO: [Synth 8-3886] merging instance 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[5][1] ' (FDE) to 'thread_select_stage/\thread_logic_gen[0].instruction_fifo/data_reg[5][23] '
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:05:18 ; elapsed = 00:05:35 . Memory (MB): peak = 1205.684 ; gain = 1034.215
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:05:18 ; elapsed = 00:05:35 . Memory (MB): peak = 1205.684 ; gain = 1034.215

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |l2_cache__GB0          |           1|     70067|
|2     |l2_cache_tag_stage     |           1|     11104|
|3     |int_execute_stage__GB0 |           1|     24207|
|4     |int_execute_stage__GB1 |           1|      8427|
|5     |int_execute_stage__GB2 |           1|      8178|
|6     |core__GCB0             |           1|     26557|
|7     |core__GCB1             |           1|     21644|
|8     |core__GCB2             |           1|     26582|
|9     |core__GCB3             |           1|     25476|
|10    |core__GCB4             |           1|     19976|
|11    |nyuzi__GC0             |           1|       739|
|12    |zc706_top__GC0         |           1|        44|
|13    |design_1__GC0          |           1|      6919|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:40 ; elapsed = 00:05:58 . Memory (MB): peak = 1478.348 ; gain = 1306.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:23 ; elapsed = 00:09:44 . Memory (MB): peak = 1748.754 ; gain = 1577.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------+------------+----------+
|      |RTL Partition                 |Replication |Instances |
+------+------------------------------+------------+----------+
|1     |l2_cache__GB0                 |           1|     70067|
|2     |l2_cache_tag_stage            |           1|     11104|
|3     |int_execute_stage__GB0        |           1|     24207|
|4     |core__GCB0                    |           1|     26179|
|5     |core__GCB1                    |           1|     21386|
|6     |zc706_top__GC0                |           1|        29|
|7     |design_1__GC0                 |           1|      6919|
|8     |design_1_zc706_top_0_0_GT1    |           1|      8113|
|9     |control_registers             |           1|      5240|
|10    |case__900__GD                 |           1|        33|
|11    |design_1_zc706_top_0_0_GT1__1 |           1|      9052|
|12    |design_1_zc706_top_0_0_GT0    |           1|     44120|
|13    |design_1_zc706_top_0_0_GT1__4 |           1|     17399|
+------+------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/scalar_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/scalar_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[0].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[0].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[1].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[1].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[2].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[2].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[3].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[3].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[4].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[4].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[5].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[5].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[6].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[6].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[7].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[7].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[8].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[8].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[9].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[9].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[10].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[10].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[11].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[11].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[12].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[12].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[13].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[13].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[14].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[14].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[15].vector_registers/data_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/nyuzi/core_gen[0].core/operand_fetch_stage/vector_lane_gen[15].vector_registers/data_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:43 ; elapsed = 00:11:05 . Memory (MB): peak = 1778.723 ; gain = 1607.254
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:10:43 ; elapsed = 00:11:05 . Memory (MB): peak = 1778.723 ; gain = 1607.254

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:10:43 ; elapsed = 00:11:05 . Memory (MB): peak = 1778.723 ; gain = 1607.254
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 21 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 21 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1095]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:571]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:146]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/xilinx_project/zynq_nyuzi_0111/nyuzi/nyuzi.srcs/sources_1/bd/design_1/ipshared/xilinx.com/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:16:59 ; elapsed = 00:17:23 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:17:01 ; elapsed = 00:17:25 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:17:33 ; elapsed = 00:17:57 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:17:38 ; elapsed = 00:18:02 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:17:46 ; elapsed = 00:18:10 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:17:47 ; elapsed = 00:18:11 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_zc706_top_0_0 | inst/nyuzi/l2_cache/l2_cache_read_stage/l2r_request_reg[cache_type]                          | 3      | 577   | NO           | NO                 | YES               | 577    | 0       | 
|design_1_zc706_top_0_0 | inst/nyuzi/l2_cache/l2_cache_read_stage/l2r_data_from_memory_reg[511]                        | 3      | 512   | NO           | NO                 | YES               | 512    | 0       | 
|design_1_zc706_top_0_0 | inst/nyuzi/core_gen[0].core/fp_execute_stage5/fx5_instruction_reg[has_dest]                  | 5      | 28    | NO           | NO                 | YES               | 28     | 0       | 
|design_1_zc706_top_0_0 | inst/nyuzi/core_gen[0].core/fp_execute_stage5/fx5_thread_idx_reg[1]                          | 4      | 56    | NO           | NO                 | YES               | 56     | 0       | 
|design_1_zc706_top_0_0 | inst/nyuzi/core_gen[0].core/fp_execute_stage4/lane_logic_gen[0].fx4_result_is_nan_reg[0]     | 3      | 946   | NO           | NO                 | YES               | 946    | 0       | 
|design_1_zc706_top_0_0 | inst/nyuzi/core_gen[0].core/fp_execute_stage4/lane_logic_gen[15].fx4_mul_exponent_reg[15][7] | 4      | 128   | NO           | YES                | YES               | 128    | 0       | 
|design_1_zc706_top_0_0 | inst/reset_synchronizer/data_o_reg[0]                                                        | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_zc706_top_0_0 | inst/nyuzi/core_gen[0].core/fp_execute_stage5/fx5_instruction_valid_reg                      | 4      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+-----------------------+----------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[31]                | 32     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     1|
|3     |CARRY4    |  1257|
|4     |DSP48E1_1 |    16|
|5     |DSP48E1_2 |    16|
|6     |DSP48E1_3 |    16|
|7     |DSP48E1_4 |    16|
|8     |LUT1      |   499|
|9     |LUT2      |  4198|
|10    |LUT3      |  5593|
|11    |LUT4      |  8280|
|12    |LUT5      |  9014|
|13    |LUT6      | 34962|
|14    |MUXF7     |  5017|
|15    |MUXF8     |  1044|
|16    |PS7       |     1|
|17    |RAM128X1D |    16|
|18    |RAM32M    |    74|
|19    |RAM32X1D  |     1|
|20    |RAM64M    |  7086|
|21    |RAM64X1D  |    84|
|22    |RAMB18E1  |    34|
|23    |SRL16     |     1|
|24    |SRL16E    |  2271|
|25    |SRLC32E   |   103|
|26    |XORCY     |     8|
|27    |FDCE      |  8770|
|28    |FDPE      |   107|
|29    |FDR       |     8|
|30    |FDRE      | 31469|
|31    |FDSE      |  1213|
|32    |LDC       |     3|
|33    |IBUF      |     1|
|34    |OBUF      |     4|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------+---------------------------------------------------------------------+-------+
|      |Instance                                                               |Module                                                               |Cells  |
+------+-----------------------------------------------------------------------+---------------------------------------------------------------------+-------+
|1     |top                                                                    |                                                                     | 121313|
|2     |  design_1_i                                                           |design_1                                                             | 121308|
|3     |    zc706_top_0                                                        |design_1_zc706_top_0_0                                               | 117491|
|4     |      inst                                                             |zc706_top                                                            | 117491|
|5     |        nyuzi                                                          |nyuzi                                                                | 117483|
|6     |          \core_gen[0].core                                            |core                                                                 |  73245|
|7     |            control_registers                                          |control_registers                                                    |   2140|
|8     |            dcache_data_stage                                          |dcache_data_stage                                                    |   3221|
|9     |              l1d_data                                                 |sram_1r1w__parameterized6                                            |   2445|
|10    |            dcache_tag_stage                                           |dcache_tag_stage                                                     |   4275|
|11    |              dtlb                                                     |tlb_58                                                               |    869|
|12    |                \way_gen[0].tlb_paddr_sram                             |sram_1r1w__parameterized0_61                                         |    128|
|13    |                \way_gen[1].tlb_paddr_sram                             |sram_1r1w__parameterized1_62                                         |    346|
|14    |                \way_gen[2].tlb_paddr_sram                             |sram_1r1w__parameterized2_63                                         |    151|
|15    |                \way_gen[3].tlb_paddr_sram                             |sram_1r1w__parameterized3_64                                         |    101|
|16    |              lru                                                      |cache_lru_59                                                         |    108|
|17    |                lru_data                                               |sram_1r1w__parameterized4_60                                         |    101|
|18    |              \way_tag_gen[0].sram_tags                                |sram_2r1w__parameterized0                                            |     75|
|19    |              \way_tag_gen[1].sram_tags                                |sram_2r1w__parameterized1                                            |     80|
|20    |              \way_tag_gen[2].sram_tags                                |sram_2r1w__parameterized2                                            |     72|
|21    |              \way_tag_gen[3].sram_tags                                |sram_2r1w__parameterized3                                            |     71|
|22    |            fp_execute_stage1                                          |fp_execute_stage1                                                    |   4208|
|23    |            fp_execute_stage2                                          |fp_execute_stage2                                                    |   2535|
|24    |            fp_execute_stage3                                          |fp_execute_stage3                                                    |   3161|
|25    |            fp_execute_stage4                                          |fp_execute_stage4                                                    |   7451|
|26    |            fp_execute_stage5                                          |fp_execute_stage5                                                    |    688|
|27    |            ifetch_data_stage                                          |ifetch_data_stage                                                    |   2122|
|28    |              sram_l1i_data                                            |sram_1r1w__parameterized5                                            |   2077|
|29    |            ifetch_tag_stage                                           |ifetch_tag_stage                                                     |   1677|
|30    |              cache_lru                                                |cache_lru                                                            |     27|
|31    |                lru_data                                               |sram_1r1w__parameterized4                                            |     20|
|32    |              itlb                                                     |tlb                                                                  |    834|
|33    |                \way_gen[0].tlb_paddr_sram                             |sram_1r1w__parameterized0                                            |     99|
|34    |                \way_gen[1].tlb_paddr_sram                             |sram_1r1w__parameterized1                                            |    299|
|35    |                \way_gen[2].tlb_paddr_sram                             |sram_1r1w__parameterized2                                            |     74|
|36    |                \way_gen[3].tlb_paddr_sram                             |sram_1r1w__parameterized3                                            |    196|
|37    |              thread_select_arbiter                                    |rr_arbiter_54                                                        |    169|
|38    |              \way_tag_gen[0].sram_tags                                |sram_1r1w                                                            |     27|
|39    |              \way_tag_gen[1].sram_tags                                |sram_1r1w_55                                                         |     27|
|40    |              \way_tag_gen[2].sram_tags                                |sram_1r1w_56                                                         |     27|
|41    |              \way_tag_gen[3].sram_tags                                |sram_1r1w_57                                                         |     27|
|42    |            instruction_decode_stage                                   |instruction_decode_stage                                             |    141|
|43    |            int_execute_stage                                          |int_execute_stage                                                    |   1376|
|44    |            io_request_queue                                           |io_request_queue                                                     |    343|
|45    |              request_arbiter                                          |rr_arbiter_53                                                        |     72|
|46    |            l1_l2_interface                                            |l1_l2_interface                                                      |   9042|
|47    |              l1_load_miss_queue_dcache                                |l1_load_miss_queue                                                   |    298|
|48    |                request_arbiter                                        |rr_arbiter_52                                                        |     90|
|49    |              l1_load_miss_queue_icache                                |l1_load_miss_queue_49                                                |    272|
|50    |                request_arbiter                                        |rr_arbiter_51                                                        |     61|
|51    |              l1_store_queue                                           |l1_store_queue                                                       |   5688|
|52    |                request_arbiter                                        |rr_arbiter_50                                                        |   1494|
|53    |            operand_fetch_stage                                        |operand_fetch_stage                                                  |  20787|
|54    |              scalar_registers                                         |sram_2r1w                                                            |     82|
|55    |              \vector_lane_gen[0].vector_registers                     |sram_2r1w_33                                                         |    100|
|56    |              \vector_lane_gen[10].vector_registers                    |sram_2r1w_34                                                         |     70|
|57    |              \vector_lane_gen[11].vector_registers                    |sram_2r1w_35                                                         |     68|
|58    |              \vector_lane_gen[12].vector_registers                    |sram_2r1w_36                                                         |     68|
|59    |              \vector_lane_gen[13].vector_registers                    |sram_2r1w_37                                                         |     68|
|60    |              \vector_lane_gen[14].vector_registers                    |sram_2r1w_38                                                         |     69|
|61    |              \vector_lane_gen[15].vector_registers                    |sram_2r1w_39                                                         |     69|
|62    |              \vector_lane_gen[1].vector_registers                     |sram_2r1w_40                                                         |     70|
|63    |              \vector_lane_gen[2].vector_registers                     |sram_2r1w_41                                                         |     69|
|64    |              \vector_lane_gen[3].vector_registers                     |sram_2r1w_42                                                         |     68|
|65    |              \vector_lane_gen[4].vector_registers                     |sram_2r1w_43                                                         |     68|
|66    |              \vector_lane_gen[5].vector_registers                     |sram_2r1w_44                                                         |     68|
|67    |              \vector_lane_gen[6].vector_registers                     |sram_2r1w_45                                                         |     69|
|68    |              \vector_lane_gen[7].vector_registers                     |sram_2r1w_46                                                         |     69|
|69    |              \vector_lane_gen[8].vector_registers                     |sram_2r1w_47                                                         |     69|
|70    |              \vector_lane_gen[9].vector_registers                     |sram_2r1w_48                                                         |     70|
|71    |            thread_select_stage                                        |thread_select_stage                                                  |   9055|
|72    |              \thread_logic_gen[0].instruction_fifo                    |sync_fifo                                                            |   1489|
|73    |              \thread_logic_gen[1].instruction_fifo                    |sync_fifo_30                                                         |   1490|
|74    |              \thread_logic_gen[2].instruction_fifo                    |sync_fifo_31                                                         |   1491|
|75    |              \thread_logic_gen[3].instruction_fifo                    |sync_fifo_32                                                         |   1491|
|76    |              thread_select_arbiter                                    |rr_arbiter                                                           |    614|
|77    |            writeback_stage                                            |writeback_stage                                                      |    628|
|78    |          io_interconnect                                              |io_interconnect                                                      |    176|
|79    |          l2_cache                                                     |l2_cache                                                             |  43645|
|80    |            l2_axi_bus_interface                                       |l2_axi_bus_interface                                                 |  14750|
|81    |              l2_cache_pending_miss_cam                                |l2_cache_pending_miss_cam                                            |    758|
|82    |                cam_pending_miss                                       |cam                                                                  |    715|
|83    |              sync_fifo_pending_load                                   |sync_fifo__parameterized1                                            |   6899|
|84    |              sync_fifo_pending_writeback                              |sync_fifo__parameterized0                                            |   6446|
|85    |            l2_cache_arb_stage                                         |l2_cache_arb_stage                                                   |     90|
|86    |            l2_cache_read_stage                                        |l2_cache_read_stage                                                  |  19571|
|87    |              sram_l2_data                                             |sram_1r1w__parameterized24                                           |  18185|
|88    |            l2_cache_tag_stage                                         |l2_cache_tag_stage                                                   |   9184|
|89    |              cache_lru                                                |cache_lru__parameterized0                                            |   4008|
|90    |                lru_data                                               |sram_1r1w__parameterized23                                           |   4000|
|91    |              \way_tags_gen[0].sram_dirty_flags                        |sram_1r1w__parameterized8                                            |      4|
|92    |              \way_tags_gen[0].sram_tags                               |sram_1r1w__parameterized7                                            |     68|
|93    |              \way_tags_gen[1].sram_dirty_flags                        |sram_1r1w__parameterized10                                           |      4|
|94    |              \way_tags_gen[1].sram_tags                               |sram_1r1w__parameterized9                                            |     68|
|95    |              \way_tags_gen[2].sram_dirty_flags                        |sram_1r1w__parameterized12                                           |      4|
|96    |              \way_tags_gen[2].sram_tags                               |sram_1r1w__parameterized11                                           |     68|
|97    |              \way_tags_gen[3].sram_dirty_flags                        |sram_1r1w__parameterized14                                           |      4|
|98    |              \way_tags_gen[3].sram_tags                               |sram_1r1w__parameterized13                                           |     68|
|99    |              \way_tags_gen[4].sram_dirty_flags                        |sram_1r1w__parameterized16                                           |      4|
|100   |              \way_tags_gen[4].sram_tags                               |sram_1r1w__parameterized15                                           |     68|
|101   |              \way_tags_gen[5].sram_dirty_flags                        |sram_1r1w__parameterized18                                           |      5|
|102   |              \way_tags_gen[5].sram_tags                               |sram_1r1w__parameterized17                                           |     68|
|103   |              \way_tags_gen[6].sram_dirty_flags                        |sram_1r1w__parameterized20                                           |      5|
|104   |              \way_tags_gen[6].sram_tags                               |sram_1r1w__parameterized19                                           |     68|
|105   |              \way_tags_gen[7].sram_dirty_flags                        |sram_1r1w__parameterized22                                           |      9|
|106   |              \way_tags_gen[7].sram_tags                               |sram_1r1w__parameterized21                                           |     68|
|107   |            l2_cache_update_stage                                      |l2_cache_update_stage                                                |     50|
|108   |          performance_counters                                         |performance_counters                                                 |    408|
|109   |        reset_synchronizer                                             |synchronizer                                                         |      3|
|110   |    axi_mem_intercon                                                   |design_1_axi_mem_intercon_0                                          |   2007|
|111   |      s00_couplers                                                     |s00_couplers_imp_7HNO1D                                              |   2007|
|112   |        auto_pc                                                        |design_1_auto_pc_0                                                   |    899|
|113   |          inst                                                         |axi_protocol_converter_v2_1_7_axi_protocol_converter                 |    899|
|114   |            \gen_axi4_axi3.axi3_conv_inst                              |axi_protocol_converter_v2_1_7_axi3_conv                              |    899|
|115   |              \USE_READ.USE_SPLIT_R.read_addr_inst                     |axi_protocol_converter_v2_1_7_a_axi3_conv__parameterized0            |    373|
|116   |                \USE_R_CHANNEL.cmd_queue                               |axi_data_fifo_v2_1_6_axic_fifo__parameterized0                       |     98|
|117   |                  inst                                                 |axi_data_fifo_v2_1_6_fifo_gen__parameterized0                        |     98|
|118   |                    fifo_gen_inst                                      |fifo_generator_v13_0_1__parameterized0                               |     84|
|119   |                      inst_fifo_gen                                    |fifo_generator_v13_0_1_synth__parameterized0                         |     84|
|120   |                        \gconvfifo.rf                                  |fifo_generator_top__parameterized0                                   |     76|
|121   |                          \grf.rf                                      |fifo_generator_ramfifo__parameterized0                               |     76|
|122   |                            \gntv_or_sync_fifo.gl0.rd                  |rd_logic_23                                                          |     31|
|123   |                              \gr1.rfwft                               |rd_fwft_27                                                           |     11|
|124   |                              \grss.rsts                               |rd_status_flags_ss_28                                                |      1|
|125   |                              rpntr                                    |rd_bin_cntr_29                                                       |     19|
|126   |                            \gntv_or_sync_fifo.gl0.wr                  |wr_logic_24                                                          |     23|
|127   |                              \gwss.wsts                               |wr_status_flags_ss_25                                                |      4|
|128   |                              wpntr                                    |wr_bin_cntr_26                                                       |     19|
|129   |                            \gntv_or_sync_fifo.mem                     |memory__parameterized0                                               |      4|
|130   |                              \gdm.dm                                  |dmem__parameterized0                                                 |      3|
|131   |                            rstblk                                     |reset_blk_ramfifo__parameterized1                                    |     18|
|132   |                        \reset_gen_cc.rstblk_cc                        |reset_blk_ramfifo_22                                                 |      8|
|133   |              \USE_WRITE.USE_SPLIT_W.write_resp_inst                   |axi_protocol_converter_v2_1_7_b_downsizer                            |     21|
|134   |              \USE_WRITE.write_addr_inst                               |axi_protocol_converter_v2_1_7_a_axi3_conv                            |    478|
|135   |                \USE_BURSTS.cmd_queue                                  |axi_data_fifo_v2_1_6_axic_fifo                                       |    107|
|136   |                  inst                                                 |axi_data_fifo_v2_1_6_fifo_gen_7                                      |    107|
|137   |                    fifo_gen_inst                                      |fifo_generator_v13_0_1__1                                            |     92|
|138   |                      inst_fifo_gen                                    |fifo_generator_v13_0_1_synth_8                                       |     92|
|139   |                        \gconvfifo.rf                                  |fifo_generator_top_9                                                 |     84|
|140   |                          \grf.rf                                      |fifo_generator_ramfifo_11                                            |     84|
|141   |                            \gntv_or_sync_fifo.gl0.rd                  |rd_logic_12                                                          |     32|
|142   |                              \gr1.rfwft                               |rd_fwft_19                                                           |     12|
|143   |                              \grss.rsts                               |rd_status_flags_ss_20                                                |      1|
|144   |                              rpntr                                    |rd_bin_cntr_21                                                       |     19|
|145   |                            \gntv_or_sync_fifo.gl0.wr                  |wr_logic_13                                                          |     23|
|146   |                              \gwss.wsts                               |wr_status_flags_ss_17                                                |      4|
|147   |                              wpntr                                    |wr_bin_cntr_18                                                       |     19|
|148   |                            \gntv_or_sync_fifo.mem                     |memory_14                                                            |     11|
|149   |                              \gdm.dm                                  |dmem_16                                                              |      6|
|150   |                            rstblk                                     |reset_blk_ramfifo__parameterized0_15                                 |     18|
|151   |                        \reset_gen_cc.rstblk_cc                        |reset_blk_ramfifo_10                                                 |      8|
|152   |                \USE_B_CHANNEL.cmd_b_queue                             |axi_data_fifo_v2_1_6_axic_fifo_6                                     |     97|
|153   |                  inst                                                 |axi_data_fifo_v2_1_6_fifo_gen                                        |     97|
|154   |                    fifo_gen_inst                                      |fifo_generator_v13_0_1                                               |     92|
|155   |                      inst_fifo_gen                                    |fifo_generator_v13_0_1_synth                                         |     92|
|156   |                        \gconvfifo.rf                                  |fifo_generator_top                                                   |     84|
|157   |                          \grf.rf                                      |fifo_generator_ramfifo                                               |     84|
|158   |                            \gntv_or_sync_fifo.gl0.rd                  |rd_logic                                                             |     32|
|159   |                              \gr1.rfwft                               |rd_fwft                                                              |     12|
|160   |                              \grss.rsts                               |rd_status_flags_ss                                                   |      1|
|161   |                              rpntr                                    |rd_bin_cntr                                                          |     19|
|162   |                            \gntv_or_sync_fifo.gl0.wr                  |wr_logic                                                             |     23|
|163   |                              \gwss.wsts                               |wr_status_flags_ss                                                   |      4|
|164   |                              wpntr                                    |wr_bin_cntr                                                          |     19|
|165   |                            \gntv_or_sync_fifo.mem                     |memory                                                               |     11|
|166   |                              \gdm.dm                                  |dmem                                                                 |      6|
|167   |                            rstblk                                     |reset_blk_ramfifo__parameterized0                                    |     18|
|168   |                        \reset_gen_cc.rstblk_cc                        |reset_blk_ramfifo                                                    |      8|
|169   |              \USE_WRITE.write_data_inst                               |axi_protocol_converter_v2_1_7_w_axi3_conv                            |     27|
|170   |        auto_us                                                        |design_1_auto_us_0                                                   |   1108|
|171   |          inst                                                         |axi_dwidth_converter_v2_1_7_top                                      |   1108|
|172   |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst             |axi_dwidth_converter_v2_1_7_axi_upsizer                              |   1108|
|173   |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst  |axi_register_slice_v2_1_7_axi_register_slice                         |    207|
|174   |                r_pipe                                                 |axi_register_slice_v2_1_7_axic_register_slice__parameterized2        |    207|
|175   |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst          |axi_dwidth_converter_v2_1_7_r_upsizer                                |    147|
|176   |              \USE_READ.read_addr_inst                                 |axi_dwidth_converter_v2_1_7_a_upsizer__parameterized0                |     98|
|177   |                \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo_5                             |     97|
|178   |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst        |axi_dwidth_converter_v2_1_7_w_upsizer                                |    300|
|179   |              \USE_WRITE.write_addr_inst                               |axi_dwidth_converter_v2_1_7_a_upsizer                                |    113|
|180   |                \GEN_CMD_QUEUE.cmd_queue                               |generic_baseblocks_v2_1_0_command_fifo                               |    112|
|181   |              si_register_slice_inst                                   |axi_register_slice_v2_1_7_axi_register_slice__parameterized0         |    243|
|182   |                ar_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized6        |    116|
|183   |                aw_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized3        |    127|
|184   |    mailbox_v1_0_0                                                     |design_1_mailbox_v1_0_0_0                                            |    246|
|185   |      inst                                                             |mailbox_v1_0                                                         |    246|
|186   |        mailbox_v1_0_S00_AXI_inst                                      |mailbox_v1_0_S00_AXI                                                 |    246|
|187   |          mb                                                           |mailbox                                                              |     16|
|188   |    proc_sys_reset_0                                                   |design_1_proc_sys_reset_0_0                                          |     68|
|189   |      U0                                                               |proc_sys_reset                                                       |     68|
|190   |        EXT_LPF                                                        |lpf                                                                  |     23|
|191   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                   |cdc_sync                                                             |      5|
|192   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                   |cdc_sync_4                                                           |      5|
|193   |        SEQ                                                            |sequence_psr                                                         |     40|
|194   |          SEQ_COUNTER                                                  |upcnt_n                                                              |     14|
|195   |    processing_system7_0                                               |design_1_processing_system7_0_0                                      |    290|
|196   |      inst                                                             |processing_system7_v5_5_processing_system7                           |    290|
|197   |        xlnx_axi_wrshim_unwrap_inst_gp0                                |xlnx_axi_wrshim_unwrap                                               |     18|
|198   |        xlnx_axi_wrshim_unwrap_inst_gp1                                |xlnx_axi_wrshim_unwrap_3                                             |     18|
|199   |    processing_system7_0_axi_periph                                    |design_1_processing_system7_0_axi_periph_0                           |   1206|
|200   |      s00_couplers                                                     |s00_couplers_imp_1CFO1MB                                             |   1206|
|201   |        auto_pc                                                        |design_1_auto_pc_1                                                   |   1206|
|202   |          inst                                                         |axi_protocol_converter_v2_1_7_axi_protocol_converter__parameterized0 |   1206|
|203   |            \gen_axilite.gen_b2s_conv.axilite_b2s                      |axi_protocol_converter_v2_1_7_b2s                                    |   1206|
|204   |              \RD.ar_channel_0                                         |axi_protocol_converter_v2_1_7_b2s_ar_channel                         |    195|
|205   |                ar_cmd_fsm_0                                           |axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm                         |     33|
|206   |                cmd_translator_0                                       |axi_protocol_converter_v2_1_7_b2s_cmd_translator_0                   |    150|
|207   |                  incr_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_incr_cmd_1                         |     56|
|208   |                  wrap_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_wrap_cmd_2                         |     89|
|209   |              \RD.r_channel_0                                          |axi_protocol_converter_v2_1_7_b2s_r_channel                          |    124|
|210   |                rd_data_fifo_0                                         |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized1        |     72|
|211   |                transaction_fifo_0                                     |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized2        |     38|
|212   |              SI_REG                                                   |axi_register_slice_v2_1_7_axi_register_slice__parameterized1         |    615|
|213   |                ar_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized11       |    208|
|214   |                aw_pipe                                                |axi_register_slice_v2_1_7_axic_register_slice__parameterized8        |    208|
|215   |                b_pipe                                                 |axi_register_slice_v2_1_7_axic_register_slice__parameterized10       |     50|
|216   |                r_pipe                                                 |axi_register_slice_v2_1_7_axic_register_slice__parameterized12       |    149|
|217   |              \WR.aw_channel_0                                         |axi_protocol_converter_v2_1_7_b2s_aw_channel                         |    199|
|218   |                aw_cmd_fsm_0                                           |axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm                         |     36|
|219   |                cmd_translator_0                                       |axi_protocol_converter_v2_1_7_b2s_cmd_translator                     |    147|
|220   |                  incr_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_incr_cmd                           |     54|
|221   |                  wrap_cmd_0                                           |axi_protocol_converter_v2_1_7_b2s_wrap_cmd                           |     89|
|222   |              \WR.b_channel_0                                          |axi_protocol_converter_v2_1_7_b2s_b_channel                          |     72|
|223   |                bid_fifo_0                                             |axi_protocol_converter_v2_1_7_b2s_simple_fifo                        |     37|
|224   |                bresp_fifo_0                                           |axi_protocol_converter_v2_1_7_b2s_simple_fifo__parameterized0        |     10|
+------+-----------------------------------------------------------------------+---------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:17:47 ; elapsed = 00:18:11 . Memory (MB): peak = 1781.598 ; gain = 1610.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1814 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:15:08 ; elapsed = 00:17:40 . Memory (MB): peak = 1781.598 ; gain = 1084.457
Synthesis Optimization Complete : Time (s): cpu = 00:17:47 ; elapsed = 00:18:12 . Memory (MB): peak = 1781.598 ; gain = 1610.129
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 9 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7281 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 8 instances
  LDC => LDCE: 3 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 74 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 7086 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 84 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1042 Infos, 482 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:18:40 ; elapsed = 00:19:05 . Memory (MB): peak = 1781.598 ; gain = 1499.219
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1781.598 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1781.598 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 21:38:13 2017...
