Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jun  3 02:24:17 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_timing_summary_routed.rpt -pb hello_world_timing_summary_routed.pb -rpx hello_world_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.742        0.000                      0                 2635        0.140        0.000                      0                 2635        4.500        0.000                       0                   821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clock      {0.000 5.000}      10.000          100.000         
  clkdiv2  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                           4.500        0.000                       0                     2  
  clkdiv2           0.742        0.000                      0                 2634        0.140        0.000                      0                 2634        8.750        0.000                       0                   819  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdiv2       clock               8.029        0.000                      0                    1        0.285        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clkdiv2                     
(none)                      clkdiv2       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    internal_clock_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clkdiv2

Setup :            0  Failing Endpoints,  Worst Slack        0.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.722ns  (logic 5.037ns (26.905%)  route 13.685ns (73.095%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns = ( 27.601 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.673    26.862    uart_instance/tx_register
    SLICE_X6Y119         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.671    27.601    uart_instance/internal_clock_BUFG
    SLICE_X6Y119         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C
                         clock pessimism              0.562    28.164    
                         clock uncertainty           -0.035    28.128    
    SLICE_X6Y119         FDRE (Setup_fdre_C_R)       -0.524    27.604    uart_instance/tx_cycle_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         27.604    
                         arrival time                         -26.862    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.037ns (26.915%)  route 13.677ns (73.085%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns = ( 27.605 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    26.855    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675    27.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.562    28.168    
                         clock uncertainty           -0.035    28.132    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    27.608    uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         27.608    
                         arrival time                         -26.855    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.037ns (26.915%)  route 13.677ns (73.085%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns = ( 27.605 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    26.855    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675    27.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.562    28.168    
                         clock uncertainty           -0.035    28.132    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    27.608    uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         27.608    
                         arrival time                         -26.855    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.037ns (26.915%)  route 13.677ns (73.085%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns = ( 27.605 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    26.855    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675    27.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.562    28.168    
                         clock uncertainty           -0.035    28.132    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    27.608    uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         27.608    
                         arrival time                         -26.855    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.714ns  (logic 5.037ns (26.915%)  route 13.677ns (73.085%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns = ( 27.605 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    26.855    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675    27.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.562    28.168    
                         clock uncertainty           -0.035    28.132    
    SLICE_X6Y116         FDRE (Setup_fdre_C_R)       -0.524    27.608    uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         27.608    
                         arrival time                         -26.855    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 4.331ns (23.258%)  route 14.291ns (76.742%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT4=2 LUT5=5 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.578ns = ( 27.578 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.802    13.960    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X26Y122        LUT5 (Prop_lut5_I4_O)        0.326    14.286 f  riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_5/O
                         net (fo=1, routed)           0.537    14.823    riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_5_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.947 r  riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_3/O
                         net (fo=1, routed)           0.469    15.416    riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    15.540 r  riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_2/O
                         net (fo=3, routed)           0.881    16.421    riscv_steel_core_instance/csr_file_instance/csr_data_out[1]
    SLICE_X12Y125        LUT5 (Prop_lut5_I4_O)        0.124    16.545 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000    16.545    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X12Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.759 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_2/O
                         net (fo=5, routed)           1.039    17.798    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[1]
    SLICE_X7Y126         LUT4 (Prop_lut4_I0_O)        0.323    18.121 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[1]_i_1/O
                         net (fo=8, routed)           1.252    19.373    riscv_steel_core_instance/csr_file_instance/rs2_data[1]
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.332    19.705 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_78/O
                         net (fo=1, routed)           0.000    19.705    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_78_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.237 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.237    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_55_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.351    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_37_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_24_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.773    21.352    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    21.476 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.431    21.906    dual_port_ram_instance/program_counter[1]_i_2
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.124    22.030 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=35, routed)          1.228    23.258    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X29Y122        LUT5 (Prop_lut5_I2_O)        0.124    23.382 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_8/O
                         net (fo=10, routed)          1.320    24.703    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_8_n_0
    SLICE_X5Y126         LUT6 (Prop_lut6_I4_O)        0.124    24.827 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_3/O
                         net (fo=15, routed)          0.882    25.709    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg
    SLICE_X4Y121         LUT5 (Prop_lut5_I0_O)        0.124    25.833 r  riscv_steel_core_instance/csr_file_instance/ram_reg_1_i_9/O
                         net (fo=1, routed)           0.929    26.762    dual_port_ram_instance/p_0_in0_out[1]
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.648    27.578    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y23         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_1/CLKARDCLK
                         clock pessimism              0.562    28.140    
                         clock uncertainty           -0.035    28.105    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.573    dual_port_ram_instance/ram_reg_1
  -------------------------------------------------------------------
                         required time                         27.573    
                         arrival time                         -26.762    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dual_port_ram_instance/ram_reg_3/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 4.527ns (24.332%)  route 14.078ns (75.668%))
  Logic Levels:           20  (CARRY4=4 LUT2=2 LUT4=3 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.581ns = ( 27.581 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.802    13.960    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X26Y122        LUT5 (Prop_lut5_I4_O)        0.326    14.286 f  riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_5/O
                         net (fo=1, routed)           0.537    14.823    riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_5_n_0
    SLICE_X26Y122        LUT6 (Prop_lut6_I1_O)        0.124    14.947 r  riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_3/O
                         net (fo=1, routed)           0.469    15.416    riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    15.540 r  riscv_steel_core_instance/csr_file_instance/mscratch[1]_i_2/O
                         net (fo=3, routed)           0.881    16.421    riscv_steel_core_instance/csr_file_instance/csr_data_out[1]
    SLICE_X12Y125        LUT5 (Prop_lut5_I4_O)        0.124    16.545 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.000    16.545    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_14_n_0
    SLICE_X12Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.759 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_2/O
                         net (fo=5, routed)           1.039    17.798    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[1]
    SLICE_X7Y126         LUT4 (Prop_lut4_I0_O)        0.323    18.121 r  riscv_steel_core_instance/csr_file_instance/rs2_data_stage3[1]_i_1/O
                         net (fo=8, routed)           1.252    19.373    riscv_steel_core_instance/csr_file_instance/rs2_data[1]
    SLICE_X11Y126        LUT4 (Prop_lut4_I0_O)        0.332    19.705 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_78/O
                         net (fo=1, routed)           0.000    19.705    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_78_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.237 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_55/CO[3]
                         net (fo=1, routed)           0.000    20.237    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_55_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.351 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000    20.351    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_37_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.465    riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_24_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.579 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_reg_i_22/CO[3]
                         net (fo=1, routed)           0.773    21.352    riscv_steel_core_instance/csr_file_instance/branch_decision_instance/data4
    SLICE_X8Y127         LUT6 (Prop_lut6_I3_O)        0.124    21.476 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_20/O
                         net (fo=1, routed)           0.431    21.906    dual_port_ram_instance/program_counter[1]_i_2
    SLICE_X8Y125         LUT6 (Prop_lut6_I3_O)        0.124    22.030 f  dual_port_ram_instance/prev_write_request_i_12/O
                         net (fo=35, routed)          1.228    23.258    riscv_steel_core_instance/csr_file_instance/take_branch
    SLICE_X29Y122        LUT5 (Prop_lut5_I2_O)        0.124    23.382 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_8/O
                         net (fo=10, routed)          1.382    24.764    riscv_steel_core_instance/csr_file_instance/prev_write_request_i_8_n_0
    SLICE_X5Y127         LUT4 (Prop_lut4_I1_O)        0.118    24.882 r  riscv_steel_core_instance/csr_file_instance/ram_reg_2_i_17/O
                         net (fo=6, routed)           0.793    25.675    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_2_1
    SLICE_X5Y131         LUT6 (Prop_lut6_I2_O)        0.326    26.001 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_3_i_9/O
                         net (fo=1, routed)           0.745    26.746    dual_port_ram_instance/p_0_in0_out[3]
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.651    27.581    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK
                         clock pessimism              0.562    28.143    
                         clock uncertainty           -0.035    28.108    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    27.576    dual_port_ram_instance/ram_reg_3
  -------------------------------------------------------------------
                         required time                         27.576    
                         arrival time                         -26.746    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 5.037ns (27.048%)  route 13.585ns (72.952%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.604ns = ( 27.604 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.574    26.763    uart_instance/tx_register
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.674    27.604    uart_instance/internal_clock_BUFG
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.562    28.167    
                         clock uncertainty           -0.035    28.131    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    27.607    uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         27.607    
                         arrival time                         -26.763    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 5.037ns (27.048%)  route 13.585ns (72.952%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.604ns = ( 27.604 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.574    26.763    uart_instance/tx_register
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.674    27.604    uart_instance/internal_clock_BUFG
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.562    28.167    
                         clock uncertainty           -0.035    28.131    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    27.607    uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         27.607    
                         arrival time                         -26.763    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdiv2 rise@20.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        18.622ns  (logic 5.037ns (27.048%)  route 13.585ns (72.952%))
  Logic Levels:           24  (CARRY4=6 LUT2=2 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.604ns = ( 27.604 - 20.000 ) 
    Source Clock Delay      (SCD):    8.141ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X14Y136        FDRE                                         r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.518     8.659 r  riscv_steel_core_instance/instruction_csr_address_stage3_reg[10]/Q
                         net (fo=14, routed)          1.337     9.996    riscv_steel_core_instance/csr_file_instance/mscratch_reg[0]_0[10]
    SLICE_X16Y138        LUT2 (Prop_lut2_I1_O)        0.152    10.148 r  riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13/O
                         net (fo=2, routed)           0.582    10.730    riscv_steel_core_instance/csr_file_instance/mtvec[31]_i_13_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I5_O)        0.326    11.056 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61/O
                         net (fo=1, routed)           0.407    11.463    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_61_n_0
    SLICE_X15Y137        LUT6 (Prop_lut6_I4_O)        0.124    11.587 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31/O
                         net (fo=108, routed)         1.421    13.008    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_0_5_i_31_n_0
    SLICE_X25Y122        LUT2 (Prop_lut2_I0_O)        0.150    13.158 r  riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6/O
                         net (fo=37, routed)          0.947    14.105    riscv_steel_core_instance/csr_file_instance/mtvec[11]_i_6_n_0
    SLICE_X25Y119        LUT4 (Prop_lut4_I0_O)        0.326    14.431 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6/O
                         net (fo=1, routed)           0.665    15.096    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_6_n_0
    SLICE_X25Y119        LUT6 (Prop_lut6_I0_O)        0.124    15.220 f  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5/O
                         net (fo=1, routed)           0.634    15.854    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_5_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I4_O)        0.124    15.978 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3/O
                         net (fo=1, routed)           0.336    16.314    riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_3_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I4_O)        0.124    16.438 r  riscv_steel_core_instance/csr_file_instance/mtvec[6]_i_2/O
                         net (fo=3, routed)           0.995    17.433    riscv_steel_core_instance/csr_file_instance/csr_data_out[6]
    SLICE_X15Y125        LUT5 (Prop_lut5_I4_O)        0.124    17.557 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10/O
                         net (fo=2, routed)           0.000    17.557    riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X15Y125        MUXF7 (Prop_muxf7_I1_O)      0.217    17.774 r  riscv_steel_core_instance/csr_file_instance/Q_reg_r1_0_31_6_11_i_2/O
                         net (fo=3, routed)           0.452    18.226    riscv_steel_core_instance/csr_file_instance/writeback_multiplexer_output[6]
    SLICE_X15Y125        LUT4 (Prop_lut4_I0_O)        0.299    18.525 r  riscv_steel_core_instance/csr_file_instance/rs1_data_stage3[6]_i_1/O
                         net (fo=5, routed)           0.634    19.159    riscv_steel_core_instance/csr_file_instance/rs1_data[6]
    SLICE_X9Y125         LUT4 (Prop_lut4_I3_O)        0.124    19.283 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3/O
                         net (fo=1, routed)           0.000    19.283    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3[7]_i_3_n_0
    SLICE_X9Y125         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.681 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.681    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[7]_i_1_n_0
    SLICE_X9Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.795 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.795    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[11]_i_1_n_0
    SLICE_X9Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.909 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.909    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[15]_i_1_n_0
    SLICE_X9Y128         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.023 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.023    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[19]_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.137 r  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.137    riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[23]_i_1_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    20.466 f  riscv_steel_core_instance/csr_file_instance/target_address_adder_stage3_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.807    21.272    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_0[25]
    SLICE_X4Y131         LUT4 (Prop_lut4_I2_O)        0.306    21.578 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[27]_i_1/O
                         net (fo=3, routed)           0.817    22.396    riscv_steel_core_instance/data_fetch_store_unit_instance/D[11]
    SLICE_X3Y131         LUT6 (Prop_lut6_I1_O)        0.124    22.520 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36/O
                         net (fo=1, routed)           0.405    22.924    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_36_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I5_O)        0.124    23.048 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133    24.181    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124    24.305 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682    24.987    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118    25.105 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    25.863    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    26.189 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.574    26.763    uart_instance/tx_register
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)   20.000    20.000 r  
    E3                                                0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    24.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367    25.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652    25.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.674    27.604    uart_instance/internal_clock_BUFG
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.562    28.167    
                         clock uncertainty           -0.035    28.131    
    SLICE_X6Y117         FDRE (Setup_fdre_C_R)       -0.524    27.607    uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         27.607    
                         arrival time                         -26.763    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.631     2.557    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y126        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     2.698 r  riscv_steel_core_instance/program_counter_stage3_reg[13]/Q
                         net (fo=1, routed)           0.087     2.785    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[12]
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.830 r  riscv_steel_core_instance/csr_file_instance/mepc[13]_i_1/O
                         net (fo=1, routed)           0.000     2.830    riscv_steel_core_instance/csr_file_instance/mepc[13]
    SLICE_X30Y126        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.901     3.410    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X30Y126        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[13]/C
                         clock pessimism             -0.841     2.570    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.120     2.690    riscv_steel_core_instance/csr_file_instance/mepc_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.416ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.636     2.562    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X18Y121        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y121        FDRE (Prop_fdre_C_Q)         0.141     2.703 r  riscv_steel_core_instance/program_counter_stage3_reg[2]/Q
                         net (fo=1, routed)           0.086     2.789    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[1]
    SLICE_X19Y121        LUT6 (Prop_lut6_I0_O)        0.045     2.834 r  riscv_steel_core_instance/csr_file_instance/mepc[2]_i_1/O
                         net (fo=1, routed)           0.000     2.834    riscv_steel_core_instance/csr_file_instance/mepc[2]
    SLICE_X19Y121        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.907     3.416    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X19Y121        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[2]/C
                         clock pessimism             -0.842     2.575    
    SLICE_X19Y121        FDRE (Hold_fdre_C_D)         0.091     2.666    riscv_steel_core_instance/csr_file_instance/mepc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.411ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.631     2.557    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X25Y125        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y125        FDRE (Prop_fdre_C_Q)         0.141     2.698 r  riscv_steel_core_instance/program_counter_stage3_reg[10]/Q
                         net (fo=1, routed)           0.098     2.796    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[9]
    SLICE_X27Y125        LUT6 (Prop_lut6_I0_O)        0.045     2.841 r  riscv_steel_core_instance/csr_file_instance/mepc[10]_i_1/O
                         net (fo=1, routed)           0.000     2.841    riscv_steel_core_instance/csr_file_instance/mepc[10]
    SLICE_X27Y125        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.902     3.411    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X27Y125        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[10]/C
                         clock pessimism             -0.842     2.570    
    SLICE_X27Y125        FDRE (Hold_fdre_C_D)         0.092     2.662    riscv_steel_core_instance/csr_file_instance/mepc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/program_counter_stage3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/csr_file_instance/mepc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.410ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.631     2.557    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X31Y126        FDRE                                         r  riscv_steel_core_instance/program_counter_stage3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDRE (Prop_fdre_C_Q)         0.141     2.698 r  riscv_steel_core_instance/program_counter_stage3_reg[15]/Q
                         net (fo=1, routed)           0.139     2.837    riscv_steel_core_instance/csr_file_instance/mepc_reg[31]_1[14]
    SLICE_X30Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.882 r  riscv_steel_core_instance/csr_file_instance/mepc[15]_i_1/O
                         net (fo=1, routed)           0.000     2.882    riscv_steel_core_instance/csr_file_instance/mepc[15]
    SLICE_X30Y126        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.901     3.410    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X30Y126        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/mepc_reg[15]/C
                         clock pessimism             -0.841     2.570    
    SLICE_X30Y126        FDRE (Hold_fdre_C_D)         0.121     2.691    riscv_steel_core_instance/csr_file_instance/mepc_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_instance/rx_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_instance/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.722%)  route 0.112ns (44.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.420ns
    Source Clock Delay      (SCD):    2.565ns
    Clock Pessimism Removal (CPR):    0.843ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.639     2.565    uart_instance/internal_clock_BUFG
    SLICE_X9Y118         FDRE                                         r  uart_instance/rx_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.141     2.706 r  uart_instance/rx_register_reg[2]/Q
                         net (fo=2, routed)           0.112     2.818    uart_instance/p_2_in[1]
    SLICE_X9Y119         FDRE                                         r  uart_instance/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.911     3.420    uart_instance/internal_clock_BUFG
    SLICE_X9Y119         FDRE                                         r  uart_instance/rx_data_reg[2]/C
                         clock pessimism             -0.843     2.578    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.047     2.625    uart_instance/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.959%)  route 0.300ns (68.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.300     3.000    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/ADDRD4
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.904     3.413    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.822     2.592    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.792    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.959%)  route 0.300ns (68.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.300     3.000    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/ADDRD4
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.904     3.413    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.822     2.592    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.792    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.959%)  route 0.300ns (68.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.300     3.000    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/ADDRD4
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.904     3.413    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.822     2.592    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.792    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.959%)  route 0.300ns (68.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.300     3.000    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/ADDRD4
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.904     3.413    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.822     2.592    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.792    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdiv2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdiv2 rise@0.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.959%)  route 0.300ns (68.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.633     2.559    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X11Y124        FDRE                                         r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y124        FDRE (Prop_fdre_C_Q)         0.141     2.700 r  riscv_steel_core_instance/instruction_rd_address_stage3_reg[4]/Q
                         net (fo=94, routed)          0.300     3.000    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/ADDRD4
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.904     3.413    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/WCLK
    SLICE_X14Y124        RAMD32                                       r  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.822     2.592    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     2.792    riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.792    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdiv2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internal_clock_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y26   dual_port_ram_instance/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y24   dual_port_ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y23   dual_port_ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25   dual_port_ram_instance/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26   dual_port_ram_instance/ram_reg_3/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  internal_clock_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X1Y127   dual_port_ram_instance/port0_data_out_valid_reg/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y126  riscv_steel_core_instance/integer_file_instance/Q_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdiv2
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        8.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.285ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.029ns  (required time - arrival time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clkdiv2 rise@0.000ns)
  Data Path Delay:        1.390ns  (logic 0.124ns (8.923%)  route 1.266ns (91.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.575ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           1.266     6.840    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.964 f  internal_clock_i_1/O
                         net (fo=1, routed)           0.000     6.964    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         f  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism              0.180    15.000    
                         clock uncertainty           -0.035    14.964    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.993    internal_clock_reg
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -6.964    
  -------------------------------------------------------------------
                         slack                                  8.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 internal_clock_reg/Q
                            (clock source 'clkdiv2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@10.000ns - clkdiv2 fall@10.000ns)
  Data Path Delay:        0.504ns  (logic 0.045ns (8.936%)  route 0.459ns (91.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 11.992 - 10.000 ) 
    Source Clock Delay      (SCD):    1.619ns = ( 11.619 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 fall edge)   10.000    10.000 f  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257    10.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631    10.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565    11.478    clock_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141    11.619 f  internal_clock_reg/Q
                         net (fo=2, routed)           0.459    12.078    internal_clock
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045    12.123 r  internal_clock_i_1/O
                         net (fo=1, routed)           0.000    12.123    internal_clock_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685    11.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834    11.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  internal_clock_reg/C
                         clock pessimism             -0.245    11.747    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091    11.838    internal_clock_reg
  -------------------------------------------------------------------
                         required time                        -11.838    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.285    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.719ns  (logic 5.240ns (29.575%)  route 12.478ns (70.425%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         5.343     9.225    riscv_steel_core_instance/csr_file_instance/reset_internal
    SLICE_X31Y118        LUT5 (Prop_lut5_I0_O)        0.124     9.349 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.845    14.193    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    17.719 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    17.719    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.609ns  (logic 1.551ns (23.472%)  route 5.057ns (76.528%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.933     1.168    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.045     1.213 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         2.339     3.552    riscv_steel_core_instance/csr_file_instance/reset_internal
    SLICE_X31Y118        LUT5 (Prop_lut5_I0_O)        0.045     3.597 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.786     5.382    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     6.609 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.609    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkdiv2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 riscv_steel_core_instance/reset_register_reg/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.830ns  (logic 4.291ns (28.937%)  route 10.539ns (71.063%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.735     8.141    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y135         FDRE                                         r  riscv_steel_core_instance/reset_register_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.518     8.659 f  riscv_steel_core_instance/reset_register_reg/Q
                         net (fo=1, routed)           0.351     9.010    riscv_steel_core_instance/csr_file_instance/reset_register
    SLICE_X8Y135         LUT2 (Prop_lut2_I1_O)        0.124     9.134 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         5.343    14.477    riscv_steel_core_instance/csr_file_instance/reset_internal
    SLICE_X31Y118        LUT5 (Prop_lut5_I0_O)        0.124    14.601 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.845    19.445    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.525    22.971 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    22.971    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.896ns  (logic 3.977ns (67.460%)  route 1.918ns (32.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.734     6.309    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.405 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.797     8.203    uart_instance/internal_clock_BUFG
    SLICE_X5Y118         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.456     8.659 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.918    10.577    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    14.098 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.098    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.363ns (75.917%)  route 0.432ns (24.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.667     2.593    uart_instance/internal_clock_BUFG
    SLICE_X5Y118         FDRE                                         r  uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.141     2.734 r  uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           0.432     3.166    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.389 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.389    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.867ns  (logic 1.412ns (36.521%)  route 2.455ns (63.479%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.280     1.900    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.926 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.631     2.557    riscv_steel_core_instance/csr_file_instance/internal_clock_BUFG
    SLICE_X29Y126        FDRE                                         r  riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y126        FDRE (Prop_fdre_C_Q)         0.141     2.698 r  riscv_steel_core_instance/csr_file_instance/current_state_reg[3]/Q
                         net (fo=135, routed)         0.669     3.367    riscv_steel_core_instance/csr_file_instance/current_state_reg[3]_0[3]
    SLICE_X31Y118        LUT5 (Prop_lut5_I1_O)        0.045     3.412 r  riscv_steel_core_instance/csr_file_instance/ready_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.786     5.198    ready_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.226     6.424 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000     6.424    ready
    H5                                                                r  ready (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkdiv2

Max Delay          1030 Endpoints
Min Delay          1030 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.643ns  (logic 2.885ns (24.777%)  route 8.758ns (75.223%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.673    11.643    uart_instance/tx_register
    SLICE_X6Y119         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X6Y119         FDRE                                         r  uart_instance/tx_cycle_counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.636ns  (logic 2.885ns (24.792%)  route 8.751ns (75.208%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    11.636    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675     7.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.636ns  (logic 2.885ns (24.792%)  route 8.751ns (75.208%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    11.636    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675     7.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.636ns  (logic 2.885ns (24.792%)  route 8.751ns (75.208%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    11.636    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675     7.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.636ns  (logic 2.885ns (24.792%)  route 8.751ns (75.208%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.605ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.666    11.636    uart_instance/tx_register
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.675     7.605    uart_instance/internal_clock_BUFG
    SLICE_X6Y116         FDRE                                         r  uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.625ns  (logic 3.009ns (25.882%)  route 8.616ns (74.118%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        7.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.601ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.793    10.679    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.326    11.005 f  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[1]_i_2/O
                         net (fo=2, routed)           0.497    11.501    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X7Y119         LUT6 (Prop_lut6_I5_O)        0.124    11.625 r  uart_instance/tx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.625    uart_instance/tx_bit_counter[1]_i_1_n_0
    SLICE_X7Y119         FDRE                                         r  uart_instance/tx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.671     7.601    uart_instance/internal_clock_BUFG
    SLICE_X7Y119         FDRE                                         r  uart_instance/tx_bit_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.564ns  (logic 2.885ns (24.947%)  route 8.679ns (75.053%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.594    11.564    uart_instance/tx_register
    SLICE_X8Y118         FDRE                                         r  uart_instance/tx_register_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.605     7.535    uart_instance/internal_clock_BUFG
    SLICE_X8Y118         FDRE                                         r  uart_instance/tx_register_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_register_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.564ns  (logic 2.885ns (24.947%)  route 8.679ns (75.053%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.594    11.564    uart_instance/tx_register
    SLICE_X8Y118         FDRE                                         r  uart_instance/tx_register_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.605     7.535    uart_instance/internal_clock_BUFG
    SLICE_X8Y118         FDRE                                         r  uart_instance/tx_register_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_bit_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.548ns  (logic 3.009ns (26.055%)  route 8.539ns (73.945%))
  Logic Levels:           10  (IBUF=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        7.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.600ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 f  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 r  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 r  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 r  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 r  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 r  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.793    10.679    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y121         LUT6 (Prop_lut6_I0_O)        0.326    11.005 r  riscv_steel_core_instance/csr_file_instance/tx_bit_counter[1]_i_2/O
                         net (fo=2, routed)           0.419    11.424    uart_instance/tx_bit_counter_reg[1]_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I5_O)        0.124    11.548 r  uart_instance/tx_bit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.548    uart_instance/tx_bit_counter[0]_i_1_n_0
    SLICE_X7Y121         FDRE                                         r  uart_instance/tx_bit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.670     7.600    uart_instance/internal_clock_BUFG
    SLICE_X7Y121         FDRE                                         r  uart_instance/tx_bit_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.544ns  (logic 2.885ns (24.990%)  route 8.659ns (75.010%))
  Logic Levels:           9  (IBUF=1 LUT2=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        7.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.604ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  reset_IBUF_inst/O
                         net (fo=42, routed)          2.291     3.758    riscv_steel_core_instance/csr_file_instance/reset_IBUF
    SLICE_X8Y135         LUT2 (Prop_lut2_I0_O)        0.124     3.882 r  riscv_steel_core_instance/csr_file_instance/prev_write_request_i_1/O
                         net (fo=610, routed)         0.615     4.497    riscv_steel_core_instance/reset_internal
    SLICE_X8Y134         LUT2 (Prop_lut2_I0_O)        0.150     4.647 f  riscv_steel_core_instance/prev_write_request_i_6/O
                         net (fo=66, routed)          1.733     6.380    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[31]_1
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.328     6.708 f  riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address[22]_i_1/O
                         net (fo=3, routed)           0.569     7.277    riscv_steel_core_instance/data_fetch_store_unit_instance/D[6]
    SLICE_X3Y130         LUT4 (Prop_lut4_I3_O)        0.124     7.401 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35/O
                         net (fo=1, routed)           0.304     7.705    riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_35_n_0
    SLICE_X3Y129         LUT6 (Prop_lut6_I0_O)        0.124     7.829 f  riscv_steel_core_instance/data_fetch_store_unit_instance/ram_reg_0_i_34/O
                         net (fo=51, routed)          1.133     8.962    riscv_steel_core_instance/data_fetch_store_unit_instance/prev_rw_address_reg[16]_0
    SLICE_X11Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.086 f  riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3/O
                         net (fo=3, routed)           0.682     9.768    riscv_steel_core_instance/data_fetch_store_unit_instance/uart_rdata[7]_i_3_n_0
    SLICE_X11Y120        LUT5 (Prop_lut5_I0_O)        0.118     9.886 f  riscv_steel_core_instance/data_fetch_store_unit_instance/tx_bit_counter[3]_i_4/O
                         net (fo=21, routed)          0.758    10.644    riscv_steel_core_instance/csr_file_instance/tx_register_reg[8]
    SLICE_X7Y119         LUT5 (Prop_lut5_I1_O)        0.326    10.970 r  riscv_steel_core_instance/csr_file_instance/tx_register[8]_i_1/O
                         net (fo=22, routed)          0.574    11.544    uart_instance/tx_register
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448     4.820    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.367     5.187 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.652     5.839    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.930 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         1.674     7.604    uart_instance/internal_clock_BUFG
    SLICE_X6Y117         FDRE                                         r  uart_instance/tx_cycle_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 halt
                            (input port)
  Destination:            riscv_steel_core_instance/halt_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.294ns (44.968%)  route 0.360ns (55.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  halt (IN)
                         net (fo=0)                   0.000     0.000    halt
    C9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  halt_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.655    riscv_steel_core_instance/halt_IBUF
    SLICE_X5Y127         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.935     3.444    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X5Y127         FDRE                                         r  riscv_steel_core_instance/halt_register_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.235ns (26.957%)  route 0.636ns (73.043%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.636     0.871    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.957     3.466    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_3/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.235ns (24.952%)  route 0.706ns (75.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.706     0.941    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.955     3.464    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y26         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_3/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/port0_data_out_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.235ns (24.852%)  route 0.710ns (75.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.710     0.945    dual_port_ram_instance/reset_IBUF
    SLICE_X1Y127         FDRE                                         r  dual_port_ram_instance/port0_data_out_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.937     3.446    dual_port_ram_instance/internal_clock_BUFG
    SLICE_X1Y127         FDRE                                         r  dual_port_ram_instance/port0_data_out_valid_reg/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_register_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.306ns (32.117%)  route 0.647ns (67.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.647     0.953    uart_instance/rx_register_reg[7]_0[0]
    SLICE_X9Y118         FDRE                                         r  uart_instance/rx_register_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.912     3.421    uart_instance/internal_clock_BUFG
    SLICE_X9Y118         FDRE                                         r  uart_instance/rx_register_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            riscv_steel_core_instance/reset_register_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.235ns (23.485%)  route 0.765ns (76.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.765     1.000    riscv_steel_core_instance/reset_IBUF
    SLICE_X8Y135         FDRE                                         r  riscv_steel_core_instance/reset_register_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.916     3.425    riscv_steel_core_instance/internal_clock_BUFG
    SLICE_X8Y135         FDRE                                         r  riscv_steel_core_instance/reset_register_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.235ns (22.288%)  route 0.819ns (77.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.819     1.054    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.952     3.461    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_2/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.235ns (20.422%)  route 0.915ns (79.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.915     1.150    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.949     3.458    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y25         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_2/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dual_port_ram_instance/ram_reg_0/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.235ns (20.051%)  route 0.936ns (79.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  reset_IBUF_inst/O
                         net (fo=42, routed)          0.936     1.171    dual_port_ram_instance/reset_IBUF
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.949     3.458    dual_port_ram_instance/internal_clock_BUFG
    RAMB36_X0Y24         RAMB36E1                                     r  dual_port_ram_instance/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_instance/rx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkdiv2  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.396ns (33.609%)  route 0.782ns (66.391%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  uart_rx_IBUF_inst/O
                         net (fo=3, routed)           0.639     0.945    uart_instance/rx_register_reg[7]_0[0]
    SLICE_X9Y116         LUT4 (Prop_lut4_I0_O)        0.045     0.990 r  uart_instance/rx_bit_counter[3]_i_4/O
                         net (fo=2, routed)           0.143     1.133    uart_instance/rx_bit_counter[3]_i_4_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I5_O)        0.045     1.178 r  uart_instance/rx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.178    uart_instance/rx_bit_counter[3]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  uart_instance/rx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdiv2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    clock_IBUF_BUFG
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.175     2.167 r  internal_clock_reg/Q
                         net (fo=2, routed)           0.313     2.480    internal_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.509 r  internal_clock_BUFG_inst/O
                         net (fo=818, routed)         0.914     3.423    uart_instance/internal_clock_BUFG
    SLICE_X11Y116        FDRE                                         r  uart_instance/rx_bit_counter_reg[3]/C





