<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>DP16KD</title><link rel="Prev" href="dp16kc.htm" title="Previous" /><link rel="Next" href="dp8ka.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/d.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pVXEAGtg3pHVKGX2VW0r1Mw" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/dp16kd.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1465143">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1465143">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="dcca.htm#1465143">D</a> &gt; DP16KD</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1465143" class="Heading3"><span></span>DP16KD</h4><h5 id="ww1465144" class="Heading4"><span></span>True Dual Port Block RAM</h5><p id="ww1465145" class="Body"><span></span>Architectures Supported:</p><div id="ww1465146" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ECP5</div><div class="ww_skin_page_overflow"><p id="ww1465150" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/dp16kd.gif" width="100%" style="display: block; left: 0.0pt; max-height: 343px; max-width: 370px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1465151" class="Body"><span></span>INPUTS: ADA13, ADA12, ADA11, ADA10, ADA9, ADA8, ADA7, ADA6, ADA5, ADA4, ADA3, ADA2, ADA1, ADA0, DIA17, DIA16, DIA15, DIA14, DIA13, DIA12, DIA11, DIA10, DIA9, DIA8, DIA7, DIA6, DIA5, DIA4, DIA3, DIA2, DIA1, DIA0, CLKA, CEA, OCEA, RSTA, WEA, CSA2, CSA1, CSA0, ADB13, ADB12, ADB11, ADB10, ADB9, ADB8, ADB7, ADB6, ADB5, ADB4, ADB3, ADB2, ADB1, ADB0, DIB17, DIB16, DIB15, DIB14, DIB13, DIB12, DIB11, DIB10, DIB9, DIB8, DIB7, DIB6, DIB5, DIB4, DIB3, DIB2, DIB1, DIB0, CLKB, CEB, OCEB, RSTB. WEB, CSB2, CSB1, CSB0</p><p id="ww1465152" class="Body"><span></span>OUTPUTS: DOA17, DOA16, DOA15, DOA14, DOA13, DOA12, DOA11, DOA10, DOA9, DOA8, DOA7, DOA6, DOA5, DOA4, DOA3, DOA2, DOA1, DOA0, DOB17, DOB16, DOB15, DOB14, DOB13, DOB12, DOB11, DOB10, DOB9, DOB8, DOB7, DOB6, DOB5, DOB4, DOB3, DOB2, DOB1, DOB0</p><p id="ww1465153" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1465155" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026976" title="List of Primitive-Specific HDL Attributes">DATA_WIDTH_A</a></span>: 1, 2, 4, 9 (default)</p><p id="ww1465156" class="Body"><span></span>DATA_WIDTH_B: 1, 2, 4, 9 (default)</p><p id="ww1465158" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027719" title="List of Primitive-Specific HDL Attributes">REGMODE_A</a></span>: "NOREG" (default), "OUTREG"</p><p id="ww1465159" class="Body"><span></span>REGMODE_B: "NOREG" (default), "OUTREG"</p><p id="ww1465161" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1026964" title="List of Primitive-Specific HDL Attributes">CSDECODE_A</a></span>: any 3-bit binary value (default: 3’b000)</p><p id="ww1465162" class="Body"><span></span>CSDECODE_B: any 3-bit binary value (default: 3’b000)</p><p id="ww1465164" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027886" title="List of Primitive-Specific HDL Attributes">WRITEMODE_A</a></span>: "NORMAL" (default), "WRITETHROUGH", "READBEFORE"</p><p id="ww1465165" class="Body"><span></span>WRITEMODE_B: "NORMAL" (default), "WRITETHROUGH", "READBEFORE"</p><p id="ww1465169" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027301" title="List of Primitive-Specific HDL Attributes">GSR</a></span>: "ENABLED" (default), "DISABLED"</p><p id="ww1465173" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027742" title="List of Primitive-Specific HDL Attributes">RESETMODE</a></span>: "SYNC" (default), "ASYNC"</p><p id="ww1465177" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1029123" title="List of Primitive-Specific HDL Attributes">ASYNC_RESET_RELEASE</a></span>: "SYNC" (default), "ASYNC"</p><p id="ww1465181" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1031547" title="List of Primitive-Specific HDL Attributes">INIT_DATA</a></span>: "STATIC" (default), "DYNAMIC"</p><p id="ww1465183" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027334" title="List of Primitive-Specific HDL Attributes">INITVAL_00</a></span> to INITVAL_1F:	(<span style="font-style: italic">Verilog</span>) 320'hXXX...X (80-bit hex value)<br />	(<span style="font-style: italic">VHDL</span>) 0xXXX...X (80-bit hex value)<br />	Default: all zeros</p></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>