<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p6" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_6{left:110px;bottom:1129px;letter-spacing:-0.13px;}
#t2_6{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_6{left:110px;bottom:1080px;letter-spacing:-0.17px;word-spacing:3px;}
#t4_6{left:110px;bottom:1030px;letter-spacing:-0.16px;word-spacing:2.61px;}
#t5_6{left:624px;bottom:1030px;letter-spacing:-0.18px;word-spacing:2.64px;}
#t6_6{left:110px;bottom:1009px;letter-spacing:-0.14px;}
#t7_6{left:152px;bottom:955px;letter-spacing:-0.18px;word-spacing:1.74px;}
#t8_6{left:152px;bottom:934px;letter-spacing:-0.16px;word-spacing:-0.15px;}
#t9_6{left:152px;bottom:914px;letter-spacing:-0.13px;word-spacing:1.35px;}
#ta_6{left:152px;bottom:891px;letter-spacing:-0.2px;word-spacing:1.89px;}
#tb_6{left:152px;bottom:871px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tc_6{left:152px;bottom:848px;letter-spacing:-0.19px;}
#td_6{left:187px;bottom:848px;letter-spacing:-0.17px;}
#te_6{left:273px;bottom:848px;letter-spacing:-0.17px;word-spacing:2.7px;}
#tf_6{left:152px;bottom:828px;letter-spacing:-0.22px;word-spacing:3.76px;}
#tg_6{left:434px;bottom:828px;letter-spacing:-0.21px;word-spacing:3.73px;}
#th_6{left:152px;bottom:807px;letter-spacing:-0.3px;}
#ti_6{left:152px;bottom:785px;letter-spacing:-0.16px;word-spacing:1.41px;}
#tj_6{left:152px;bottom:763px;letter-spacing:-0.15px;word-spacing:1.19px;}
#tk_6{left:152px;bottom:742px;letter-spacing:-0.16px;word-spacing:2.02px;}
#tl_6{left:252px;bottom:742px;letter-spacing:-0.17px;}
#tm_6{left:319px;bottom:742px;letter-spacing:-0.15px;word-spacing:2.03px;}
#tn_6{left:651px;bottom:742px;letter-spacing:-0.18px;}
#to_6{left:693px;bottom:742px;letter-spacing:-0.12px;word-spacing:1.94px;}
#tp_6{left:152px;bottom:721px;letter-spacing:-0.15px;}
#tq_6{left:172px;bottom:721px;letter-spacing:-0.17px;}
#tr_6{left:204px;bottom:721px;letter-spacing:-0.25px;word-spacing:1.6px;}
#ts_6{left:152px;bottom:699px;letter-spacing:-0.14px;word-spacing:0.36px;}
#tt_6{left:759px;bottom:699px;letter-spacing:-0.17px;}
#tu_6{left:820px;bottom:699px;}
#tv_6{left:152px;bottom:677px;letter-spacing:-0.15px;word-spacing:1.39px;}
#tw_6{left:588px;bottom:677px;letter-spacing:-0.18px;}
#tx_6{left:637px;bottom:677px;letter-spacing:-0.18px;}
#ty_6{left:669px;bottom:677px;letter-spacing:-0.18px;}
#tz_6{left:719px;bottom:677px;letter-spacing:-0.18px;}
#t10_6{left:152px;bottom:654px;letter-spacing:-0.16px;word-spacing:1.77px;}
#t11_6{left:392px;bottom:654px;letter-spacing:-0.18px;}
#t12_6{left:424px;bottom:654px;letter-spacing:-0.18px;word-spacing:1.82px;}
#t13_6{left:152px;bottom:634px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t14_6{left:152px;bottom:612px;letter-spacing:-0.19px;}
#t15_6{left:187px;bottom:612px;letter-spacing:-0.17px;}
#t16_6{left:264px;bottom:612px;letter-spacing:-0.16px;word-spacing:2.62px;}
#t17_6{left:616px;bottom:612px;letter-spacing:-0.18px;}
#t18_6{left:666px;bottom:612px;letter-spacing:-0.18px;word-spacing:2.68px;}
#t19_6{left:152px;bottom:591px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t1a_6{left:152px;bottom:569px;letter-spacing:-0.18px;word-spacing:1.75px;}
#t1b_6{left:152px;bottom:548px;letter-spacing:-0.16px;word-spacing:3.13px;}
#t1c_6{left:738px;bottom:548px;letter-spacing:-0.18px;}
#t1d_6{left:789px;bottom:548px;letter-spacing:-0.33px;}
#t1e_6{left:152px;bottom:527px;letter-spacing:-0.17px;}
#t1f_6{left:187px;bottom:527px;letter-spacing:-0.21px;word-spacing:1.18px;}
#t1g_6{left:152px;bottom:507px;letter-spacing:-0.19px;word-spacing:1.25px;}
#t1h_6{left:446px;bottom:507px;letter-spacing:-0.18px;}
#t1i_6{left:513px;bottom:507px;letter-spacing:-0.16px;word-spacing:1.19px;}
#t1j_6{left:152px;bottom:486px;letter-spacing:-0.13px;}
#t1k_6{left:152px;bottom:464px;letter-spacing:-0.13px;word-spacing:4.13px;}
#t1l_6{left:152px;bottom:443px;letter-spacing:-0.11px;word-spacing:1.62px;}
#t1m_6{left:284px;bottom:443px;letter-spacing:-0.17px;}
#t1n_6{left:351px;bottom:443px;letter-spacing:-0.18px;}
#t1o_6{left:384px;bottom:443px;letter-spacing:-0.18px;}
#t1p_6{left:451px;bottom:443px;letter-spacing:-0.16px;word-spacing:1.7px;}
#t1q_6{left:152px;bottom:422px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t1r_6{left:152px;bottom:400px;letter-spacing:-0.21px;word-spacing:2.86px;}
#t1s_6{left:439px;bottom:400px;letter-spacing:-0.18px;}
#t1t_6{left:498px;bottom:400px;letter-spacing:-0.19px;word-spacing:2.83px;}
#t1u_6{left:152px;bottom:379px;letter-spacing:-0.15px;word-spacing:1.62px;}
#t1v_6{left:152px;bottom:359px;letter-spacing:-0.23px;word-spacing:1.52px;}
#t1w_6{left:152px;bottom:336px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t1x_6{left:152px;bottom:314px;letter-spacing:-0.16px;word-spacing:2.14px;}
#t1y_6{left:682px;bottom:314px;letter-spacing:-0.18px;}
#t1z_6{left:750px;bottom:314px;letter-spacing:-0.14px;word-spacing:2.13px;}
#t20_6{left:152px;bottom:293px;letter-spacing:-0.15px;}
#t21_6{left:181px;bottom:293px;letter-spacing:-0.17px;}
#t22_6{left:232px;bottom:293px;letter-spacing:-0.21px;word-spacing:4.67px;}
#t23_6{left:428px;bottom:293px;letter-spacing:-0.18px;}
#t24_6{left:478px;bottom:293px;letter-spacing:-0.13px;word-spacing:2.38px;}
#t25_6{left:700px;bottom:293px;letter-spacing:-0.18px;}
#t26_6{left:741px;bottom:293px;letter-spacing:-0.11px;}
#t27_6{left:152px;bottom:273px;letter-spacing:-0.18px;word-spacing:1.45px;}
#t28_6{left:152px;bottom:251px;letter-spacing:-0.21px;word-spacing:3.31px;}
#t29_6{left:152px;bottom:230px;letter-spacing:-0.14px;}
#t2a_6{left:152px;bottom:208px;letter-spacing:-0.19px;}
#t2b_6{left:186px;bottom:208px;letter-spacing:-0.17px;}
#t2c_6{left:253px;bottom:208px;letter-spacing:-0.1px;word-spacing:1.27px;}
#t2d_6{left:564px;bottom:208px;letter-spacing:-0.18px;}
#t2e_6{left:625px;bottom:208px;}
#t2f_6{left:152px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2g_6{left:376px;bottom:185px;letter-spacing:-0.18px;}
#t2h_6{left:442px;bottom:185px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t2i_6{left:152px;bottom:165px;letter-spacing:-0.15px;word-spacing:1.35px;}
#t2j_6{left:152px;bottom:142px;letter-spacing:-0.18px;word-spacing:1.42px;}
#t2k_6{left:152px;bottom:122px;letter-spacing:-0.2px;word-spacing:1.48px;}

.s1_6{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_6{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_6{font-size:22px;font-family:CMBX12_1fi;color:#000;}
.s4_6{font-size:17px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts6" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg6Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg6" style="-webkit-user-select: none;"><object width="935" height="1210" data="6/6.svg" type="image/svg+xml" id="pdf6" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_6" class="t s1_6">iv </span><span id="t2_6" class="t s2_6">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_6" class="t s3_6">Preface to Version 1.10 </span>
<span id="t4_6" class="t s1_6">This is version 1.10 of the RISC-V privileged architecture proposal. </span><span id="t5_6" class="t s1_6">Changes from version 1.9.1 </span>
<span id="t6_6" class="t s1_6">include: </span>
<span id="t7_6" class="t s1_6">The previous version of this document was released under a Creative Commons Attribution </span>
<span id="t8_6" class="t s1_6">4.0 International License by the original authors, and this and future versions of this document </span>
<span id="t9_6" class="t s1_6">will be released under the same license. </span>
<span id="ta_6" class="t s1_6">The explicit convention on shadow CSR addresses has been removed to reclaim CSR space. </span>
<span id="tb_6" class="t s1_6">Shadow CSRs can still be added as needed. </span>
<span id="tc_6" class="t s1_6">The </span><span id="td_6" class="t s4_6">mvendorid </span><span id="te_6" class="t s1_6">register now contains the JEDEC code of the core provider as opposed to </span>
<span id="tf_6" class="t s1_6">a code supplied by the Foundation. </span><span id="tg_6" class="t s1_6" data-mappings='[[28,"ffl"]]'>This avoids redundancy and oﬄoads work from the </span>
<span id="th_6" class="t s1_6">Foundation. </span>
<span id="ti_6" class="t s1_6" data-mappings='[[53,"fi"]]'>The interrupt-enable stack discipline has been simpliﬁed. </span>
<span id="tj_6" class="t s1_6">An optional mechanism to change the base ISA used by supervisor and user modes has been </span>
<span id="tk_6" class="t s1_6">added to the </span><span id="tl_6" class="t s4_6">mstatus </span><span id="tm_6" class="t s1_6" data-mappings='[[13,"fi"]]'>CSR, and the ﬁeld previously called Base in </span><span id="tn_6" class="t s4_6">misa </span><span id="to_6" class="t s1_6">has been renamed </span>
<span id="tp_6" class="t s1_6">to </span><span id="tq_6" class="t s4_6">MXL </span><span id="tr_6" class="t s1_6">for consistency. </span>
<span id="ts_6" class="t s1_6" data-mappings='[[5,"fi"],[75,"fi"]]'>Clariﬁed expected use of XS to summarize additional extension state status ﬁelds in </span><span id="tt_6" class="t s4_6">mstatus</span><span id="tu_6" class="t s1_6">. </span>
<span id="tv_6" class="t s1_6">Optional vectored interrupt support has been added to the </span><span id="tw_6" class="t s4_6">mtvec </span><span id="tx_6" class="t s1_6">and </span><span id="ty_6" class="t s4_6">stvec </span><span id="tz_6" class="t s1_6">CSRs. </span>
<span id="t10_6" class="t s1_6">The SEIP and UEIP bits in the </span><span id="t11_6" class="t s4_6">mip </span><span id="t12_6" class="t s1_6" data-mappings='[[18,"fi"]]'>CSR have been redeﬁned to support software injection </span>
<span id="t13_6" class="t s1_6">of external interrupts. </span>
<span id="t14_6" class="t s1_6">The </span><span id="t15_6" class="t s4_6">mbadaddr </span><span id="t16_6" class="t s1_6">register has been subsumed by a more general </span><span id="t17_6" class="t s4_6">mtval </span><span id="t18_6" class="t s1_6">register that can now </span>
<span id="t19_6" class="t s1_6">capture bad instruction bits on an illegal instruction fault to speed instruction emulation. </span>
<span id="t1a_6" class="t s1_6">The machine-mode base-and-bounds translation and protection schemes have been removed </span>
<span id="t1b_6" class="t s1_6" data-mappings='[[14,"fi"],[62,"fi"]]'>from the speciﬁcation as part of moving the virtual memory conﬁguration to </span><span id="t1c_6" class="t s4_6">sptbr </span><span id="t1d_6" class="t s1_6">(now </span>
<span id="t1e_6" class="t s4_6">satp</span><span id="t1f_6" class="t s1_6">). Some of the motivation for the base and bound schemes are now covered by the PMP </span>
<span id="t1g_6" class="t s1_6">registers, but space remains available in </span><span id="t1h_6" class="t s4_6">mstatus </span><span id="t1i_6" class="t s1_6">to add these back at a later date if deemed </span>
<span id="t1j_6" class="t s1_6">useful. </span>
<span id="t1k_6" class="t s1_6">In systems with only M-mode, or with both M-mode and U-mode but without U-mode </span>
<span id="t1l_6" class="t s1_6">trap support, the </span><span id="t1m_6" class="t s4_6">medeleg </span><span id="t1n_6" class="t s1_6">and </span><span id="t1o_6" class="t s4_6">mideleg </span><span id="t1p_6" class="t s1_6">registers now do not exist, whereas previously they </span>
<span id="t1q_6" class="t s1_6">returned zero. </span>
<span id="t1r_6" class="t s1_6">Virtual-memory page faults now have </span><span id="t1s_6" class="t s4_6">mcause </span><span id="t1t_6" class="t s1_6">values distinct from physical-memory access </span>
<span id="t1u_6" class="t s1_6">faults. Page-fault exceptions can now be delegated to S-mode without delegating exceptions </span>
<span id="t1v_6" class="t s1_6">generated by PMA and PMP checks. </span>
<span id="t1w_6" class="t s1_6">An optional physical-memory protection (PMP) scheme has been proposed. </span>
<span id="t1x_6" class="t s1_6" data-mappings='[[33,"fi"]]'>The supervisor virtual memory conﬁguration has been moved from the </span><span id="t1y_6" class="t s4_6">mstatus </span><span id="t1z_6" class="t s1_6">register to </span>
<span id="t20_6" class="t s1_6">the </span><span id="t21_6" class="t s4_6">sptbr </span><span id="t22_6" class="t s1_6">register. Accordingly, the </span><span id="t23_6" class="t s4_6">sptbr </span><span id="t24_6" class="t s1_6">register has been renamed to </span><span id="t25_6" class="t s4_6">satp </span><span id="t26_6" class="t s1_6">(Supervisor </span>
<span id="t27_6" class="t s1_6" data-mappings='[[41,"fl"]]'>Address Translation and Protection) to reﬂect its broadened role. </span>
<span id="t28_6" class="t s1_6">The SFENCE.VM instruction has been removed in favor of the improved SFENCE.VMA </span>
<span id="t29_6" class="t s1_6">instruction. </span>
<span id="t2a_6" class="t s1_6">The </span><span id="t2b_6" class="t s4_6">mstatus </span><span id="t2c_6" class="t s1_6">bit MXR has been exposed to S-mode via </span><span id="t2d_6" class="t s4_6">sstatus</span><span id="t2e_6" class="t s1_6">. </span>
<span id="t2f_6" class="t s1_6">The polarity of the PUM bit in </span><span id="t2g_6" class="t s4_6">sstatus </span><span id="t2h_6" class="t s1_6">has been inverted to shorten code sequences involving </span>
<span id="t2i_6" class="t s1_6">MXR. The bit has been renamed to SUM. </span>
<span id="t2j_6" class="t s1_6">Hardware management of page-table entry Accessed and Dirty bits has been made optional; </span>
<span id="t2k_6" class="t s1_6">simpler implementations may trap to software to set them. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
