/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [10:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [24:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = celloutsig_0_13z[2] ? celloutsig_0_0z : celloutsig_0_6z;
  assign celloutsig_1_13z = !(celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_11z);
  assign celloutsig_0_1z = !(in_data[93] ? in_data[16] : in_data[33]);
  assign celloutsig_0_17z = !(celloutsig_0_2z[3] ? celloutsig_0_11z[6] : celloutsig_0_12z[2]);
  assign celloutsig_0_0z = ~(in_data[38] | in_data[82]);
  assign celloutsig_1_9z = ~((celloutsig_1_7z[4] | celloutsig_1_1z[3]) & (celloutsig_1_6z | celloutsig_1_8z[7]));
  assign celloutsig_1_12z = celloutsig_1_9z | celloutsig_1_1z[8];
  assign celloutsig_0_3z = celloutsig_0_2z[7:4] + celloutsig_0_2z[6:3];
  assign celloutsig_1_15z = { celloutsig_1_3z[5:4], celloutsig_1_2z } && { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_6z = { in_data[158:155], celloutsig_1_2z, celloutsig_1_1z } < in_data[174:158];
  assign celloutsig_1_11z = { celloutsig_1_8z[4], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z } < { celloutsig_1_0z[7], celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_0z[9:4], celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_3z[14:4], celloutsig_1_2z, celloutsig_1_14z } % { 1'h1, celloutsig_1_5z[1:0], celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[90:81], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, in_data[32:25], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_10z[8:3], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_8z } % { 1'h1, celloutsig_0_2z[7:6], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[153:144] % { 1'h1, in_data[119:111] };
  assign celloutsig_0_12z = { celloutsig_0_3z[3:1], celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_8z[7:4] };
  assign celloutsig_1_1z = in_data[153:145] * in_data[184:176];
  assign celloutsig_0_8z = celloutsig_0_2z[7] ? in_data[30:19] : { celloutsig_0_3z[2:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_4z[0] ? { celloutsig_0_12z[4:3], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z[2:1], 1'h1, celloutsig_0_6z } : { celloutsig_0_8z[1:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_3z[14:4] = celloutsig_1_1z[1] ? { celloutsig_1_1z[5:4], celloutsig_1_1z[8:2], 1'h1, celloutsig_1_1z[0] } : in_data[121:111];
  assign celloutsig_0_5z = in_data[79:77] != celloutsig_0_3z[2:0];
  assign celloutsig_1_8z = - { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_18z = & celloutsig_1_16z[15:8];
  assign celloutsig_1_14z = | { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_6z = | in_data[45:30];
  assign celloutsig_0_9z = | { in_data[53:51], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_10z = | in_data[112:109];
  assign celloutsig_1_19z = in_data[133] & celloutsig_1_10z;
  assign celloutsig_0_7z = | { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_4z = in_data[10:8] ^ { in_data[61:60], celloutsig_0_1z };
  assign celloutsig_1_2z = celloutsig_1_1z[8:5] ^ celloutsig_1_1z[5:2];
  assign celloutsig_1_5z = celloutsig_1_0z[9:6] ^ in_data[180:177];
  assign celloutsig_1_7z = celloutsig_1_0z[4:0] ^ celloutsig_1_1z[6:2];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[58:48];
  assign celloutsig_1_3z[3:0] = celloutsig_1_2z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
