INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09911/Desktop/CA-Labs/Lab06/Lab06_Verilog/Lab06_Verilog.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09911/Desktop/CA-Labs/Lab06/Lab06_Verilog/Lab06_Verilog.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fs09911/Desktop/CA-Labs/Lab06/Lab06_Verilog/Lab06_Verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
