Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 13:55:19 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.803        0.000                      0                  140        0.227        0.000                      0                  140        7.000        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk               {0.000 10.000}     20.000          50.000          
  clk_out1_video_pll  {0.000 15.152}     30.303          33.000          
  clkfbout_video_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                    16.803        0.000                      0                   25        0.280        0.000                      0                   25        7.000        0.000                       0                    28  
  clk_out1_video_pll       25.534        0.000                      0                  115        0.227        0.000                      0                  115       14.652        0.000                       0                    69  
  clkfbout_video_pll                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.803ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 2.040ns (63.605%)  route 1.167ns (36.395%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.055 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.055    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.389 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.389    ax_pwm_m0/period_cnt_reg[20]_i_1_n_6
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[21]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                 16.803    

Slack (MET) :             16.824ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 2.019ns (63.365%)  route 1.167ns (36.635%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.055 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.055    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.368 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.368    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 16.824    

Slack (MET) :             16.898ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.945ns (62.494%)  route 1.167ns (37.506%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.055 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.055    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.294 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.294    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.294    
  -------------------------------------------------------------------
                         slack                                 16.898    

Slack (MET) :             16.914ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.929ns (62.301%)  route 1.167ns (37.699%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.055 r  ax_pwm_m0/period_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.055    ax_pwm_m0/period_cnt_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.278 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.278    ax_pwm_m0/period_cnt_reg[20]_i_1_n_7
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[20]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y30          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                 16.914    

Slack (MET) :             16.917ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.926ns (62.264%)  route 1.167ns (37.736%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.275 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.275    ax_pwm_m0/period_cnt_reg[16]_i_1_n_6
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[17]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                 16.917    

Slack (MET) :             16.938ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 1.905ns (62.006%)  route 1.167ns (37.994%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.254 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.254    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 16.938    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.831ns (61.068%)  route 1.167ns (38.932%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.180 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.180    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.028ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 1.815ns (60.859%)  route 1.167ns (39.141%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 24.893 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.941 r  ax_pwm_m0/period_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.941    ax_pwm_m0/period_cnt_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.164 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.164    ax_pwm_m0/period_cnt_reg[16]_i_1_n_7
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    24.893    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[16]/C
                         clock pessimism              0.273    25.166    
                         clock uncertainty           -0.035    25.130    
    SLICE_X0Y29          FDCE (Setup_fdce_C_D)        0.062    25.192    ax_pwm_m0/period_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                 17.028    

Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 1.812ns (60.820%)  route 1.167ns (39.180%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.161 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.161    ax_pwm_m0/period_cnt_reg[12]_i_1_n_6
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    24.892    ax_pwm_m0/clk_in1
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[13]/C
                         clock pessimism              0.273    25.165    
                         clock uncertainty           -0.035    25.129    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.062    25.191    ax_pwm_m0/period_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.051ns  (required time - arrival time)
  Source:                 ax_pwm_m0/duty_r_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.791ns (60.542%)  route 1.167ns (39.458%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 24.892 - 20.000 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.618     5.182    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/duty_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.419     5.601 r  ax_pwm_m0/duty_r_reg[22]/Q
                         net (fo=16, routed)          1.167     6.768    ax_pwm_m0/duty_r[22]
    SLICE_X0Y25          LUT2 (Prop_lut2_I0_O)        0.299     7.067 r  ax_pwm_m0/period_cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     7.067    ax_pwm_m0/period_cnt[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.599 r  ax_pwm_m0/period_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    ax_pwm_m0/period_cnt_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.713 r  ax_pwm_m0/period_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.713    ax_pwm_m0/period_cnt_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.827 r  ax_pwm_m0/period_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.827    ax_pwm_m0/period_cnt_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.140 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.140    ax_pwm_m0/period_cnt_reg[12]_i_1_n_4
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.507    24.892    ax_pwm_m0/clk_in1
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism              0.273    25.165    
                         clock uncertainty           -0.035    25.129    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)        0.062    25.191    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         25.191    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                 17.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.508    ax_pwm_m0/clk_in1
    SLICE_X0Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.133     1.782    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    ax_pwm_m0/period_cnt_reg[8]_i_1_n_5
    SLICE_X0Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     2.022    ax_pwm_m0/clk_in1
    SLICE_X0Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.105     1.613    ax_pwm_m0/period_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.509    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.784    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    ax_pwm_m0/period_cnt_reg[16]_i_1_n_5
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     2.024    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.105     1.614    ax_pwm_m0/period_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.508    ax_pwm_m0/clk_in1
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ax_pwm_m0/period_cnt_reg[14]/Q
                         net (fo=3, routed)           0.134     1.783    ax_pwm_m0/period_cnt_reg[14]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    ax_pwm_m0/period_cnt_reg[12]_i_1_n_5
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     2.023    ax_pwm_m0/clk_in1
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.105     1.613    ax_pwm_m0/period_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.510    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ax_pwm_m0/period_cnt_reg[22]/Q
                         net (fo=3, routed)           0.134     1.785    ax_pwm_m0/period_cnt_reg[22]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    ax_pwm_m0/period_cnt_reg[20]_i_1_n_5
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     2.025    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.105     1.615    ax_pwm_m0/period_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.508    ax_pwm_m0/clk_in1
    SLICE_X0Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ax_pwm_m0/period_cnt_reg[10]/Q
                         net (fo=3, routed)           0.133     1.782    ax_pwm_m0/period_cnt_reg[10]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.926 r  ax_pwm_m0/period_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    ax_pwm_m0/period_cnt_reg[8]_i_1_n_4
    SLICE_X0Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.853     2.022    ax_pwm_m0/clk_in1
    SLICE_X0Y27          FDCE                                         r  ax_pwm_m0/period_cnt_reg[11]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.105     1.613    ax_pwm_m0/period_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.509    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  ax_pwm_m0/period_cnt_reg[18]/Q
                         net (fo=3, routed)           0.134     1.784    ax_pwm_m0/period_cnt_reg[18]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.928 r  ax_pwm_m0/period_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    ax_pwm_m0/period_cnt_reg[16]_i_1_n_4
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.855     2.024    ax_pwm_m0/clk_in1
    SLICE_X0Y29          FDCE                                         r  ax_pwm_m0/period_cnt_reg[19]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.105     1.614    ax_pwm_m0/period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.585     1.508    ax_pwm_m0/clk_in1
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDCE (Prop_fdce_C_Q)         0.141     1.649 r  ax_pwm_m0/period_cnt_reg[14]/Q
                         net (fo=3, routed)           0.134     1.783    ax_pwm_m0/period_cnt_reg[14]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.927 r  ax_pwm_m0/period_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    ax_pwm_m0/period_cnt_reg[12]_i_1_n_4
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     2.023    ax_pwm_m0/clk_in1
    SLICE_X0Y28          FDCE                                         r  ax_pwm_m0/period_cnt_reg[15]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X0Y28          FDCE (Hold_fdce_C_D)         0.105     1.613    ax_pwm_m0/period_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.510    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  ax_pwm_m0/period_cnt_reg[22]/Q
                         net (fo=3, routed)           0.134     1.785    ax_pwm_m0/period_cnt_reg[22]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.929 r  ax_pwm_m0/period_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    ax_pwm_m0/period_cnt_reg[20]_i_1_n_4
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     2.025    ax_pwm_m0/clk_in1
    SLICE_X0Y30          FDCE                                         r  ax_pwm_m0/period_cnt_reg[23]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y30          FDCE (Hold_fdce_C_D)         0.105     1.615    ax_pwm_m0/period_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.582     1.505    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDCE (Prop_fdce_C_Q)         0.141     1.646 r  ax_pwm_m0/period_cnt_reg[1]/Q
                         net (fo=3, routed)           0.183     1.829    ax_pwm_m0/period_cnt_reg[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.939 r  ax_pwm_m0/period_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.939    ax_pwm_m0/period_cnt_reg[0]_i_1_n_6
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     2.019    ax_pwm_m0/clk_in1
    SLICE_X0Y25          FDCE                                         r  ax_pwm_m0/period_cnt_reg[1]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X0Y25          FDCE (Hold_fdce_C_D)         0.105     1.610    ax_pwm_m0/period_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 ax_pwm_m0/period_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_pwm_m0/period_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.251ns (57.870%)  route 0.183ns (42.130%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.506    ax_pwm_m0/clk_in1
    SLICE_X0Y26          FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  ax_pwm_m0/period_cnt_reg[5]/Q
                         net (fo=3, routed)           0.183     1.830    ax_pwm_m0/period_cnt_reg[5]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.940 r  ax_pwm_m0/period_cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.940    ax_pwm_m0/period_cnt_reg[4]_i_1_n_6
    SLICE_X0Y26          FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     2.020    ax_pwm_m0/clk_in1
    SLICE_X0Y26          FDCE                                         r  ax_pwm_m0/period_cnt_reg[5]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X0Y26          FDCE (Hold_fdce_C_D)         0.105     1.611    ax_pwm_m0/period_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y25      ax_pwm_m0/duty_r_reg[22]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y25      ax_pwm_m0/period_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y27      ax_pwm_m0/period_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y27      ax_pwm_m0/period_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/duty_r_reg[22]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/period_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/period_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/period_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/duty_r_reg[22]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y25      ax_pwm_m0/period_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y27      ax_pwm_m0/period_cnt_reg[10]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y28      ax_pwm_m0/period_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y29      ax_pwm_m0/period_cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y29      ax_pwm_m0/period_cnt_reg[17]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y29      ax_pwm_m0/period_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y29      ax_pwm_m0/period_cnt_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack       25.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.534ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/v_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 1.154ns (26.082%)  route 3.270ns (73.918%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 35.195 - 30.303 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623     5.187    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.705 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=6, routed)           1.131     6.836    color_bar_m0/h_cnt_reg_n_0_[5]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.152     6.988 f  color_bar_m0/v_cnt[11]_i_3/O
                         net (fo=2, routed)           0.841     7.829    color_bar_m0/v_cnt[11]_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.332     8.161 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.829     8.991    color_bar_m0/v_cnt
    SLICE_X5Y31          LUT4 (Prop_lut4_I0_O)        0.152     9.143 r  color_bar_m0/v_active_i_1/O
                         net (fo=1, routed)           0.469     9.611    color_bar_m0/v_active_i_1_n_0
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/v_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.507    35.195    color_bar_m0/clk_out1
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/v_active_reg/C
                         clock pessimism              0.272    35.467    
                         clock uncertainty           -0.098    35.369    
    SLICE_X6Y31          FDCE (Setup_fdce_C_D)       -0.224    35.145    color_bar_m0/v_active_reg
  -------------------------------------------------------------------
                         required time                         35.145    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 25.534    

Slack (MET) :             25.994ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/vs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 1.126ns (26.676%)  route 3.095ns (73.324%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 35.197 - 30.303 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623     5.187    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.705 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=6, routed)           1.131     6.836    color_bar_m0/h_cnt_reg_n_0_[5]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.152     6.988 f  color_bar_m0/v_cnt[11]_i_3/O
                         net (fo=2, routed)           0.841     7.829    color_bar_m0/v_cnt[11]_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.332     8.161 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=14, routed)          1.123     9.284    color_bar_m0/v_cnt
    SLICE_X5Y32          LUT5 (Prop_lut5_I0_O)        0.124     9.408 r  color_bar_m0/vs_reg_i_1/O
                         net (fo=1, routed)           0.000     9.408    color_bar_m0/vs_reg_i_1_n_0
    SLICE_X5Y32          FDCE                                         r  color_bar_m0/vs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.509    35.197    color_bar_m0/clk_out1
    SLICE_X5Y32          FDCE                                         r  color_bar_m0/vs_reg_reg/C
                         clock pessimism              0.272    35.469    
                         clock uncertainty           -0.098    35.371    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.031    35.402    color_bar_m0/vs_reg_reg
  -------------------------------------------------------------------
                         required time                         35.402    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                 25.994    

Slack (MET) :             26.027ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.854ns (22.103%)  route 3.010ns (77.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 35.200 - 30.303 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.622     5.186    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.642 f  color_bar_m0/active_x_reg[2]/Q
                         net (fo=4, routed)           1.039     6.680    color_bar_m0/active_x[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.804 f  color_bar_m0/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.670     7.474    color_bar_m0/rgb_b_reg[7]_i_3_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  color_bar_m0/rgb_b_reg[7]_i_2/O
                         net (fo=1, routed)           0.452     8.050    color_bar_m0/rgb_b_reg[7]_i_2_n_0
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.150     8.200 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.849     9.050    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.512    35.200    color_bar_m0/clk_out1
    SLICE_X1Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    35.459    
                         clock uncertainty           -0.098    35.361    
    SLICE_X1Y33          FDCE (Setup_fdce_C_D)       -0.285    35.076    color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         35.076    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 26.027    

Slack (MET) :             26.041ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.854ns (22.103%)  route 3.010ns (77.897%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 35.200 - 30.303 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.622     5.186    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.642 f  color_bar_m0/active_x_reg[2]/Q
                         net (fo=4, routed)           1.039     6.680    color_bar_m0/active_x[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.804 f  color_bar_m0/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.670     7.474    color_bar_m0/rgb_b_reg[7]_i_3_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  color_bar_m0/rgb_b_reg[7]_i_2/O
                         net (fo=1, routed)           0.452     8.050    color_bar_m0/rgb_b_reg[7]_i_2_n_0
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.150     8.200 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.849     9.050    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X1Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.512    35.200    color_bar_m0/clk_out1
    SLICE_X1Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]/C
                         clock pessimism              0.259    35.459    
                         clock uncertainty           -0.098    35.361    
    SLICE_X1Y33          FDCE (Setup_fdce_C_D)       -0.271    35.090    color_bar_m0/rgb_b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         35.090    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 26.041    

Slack (MET) :             26.061ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.854ns (22.258%)  route 2.983ns (77.742%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 35.193 - 30.303 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.622     5.186    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.642 f  color_bar_m0/active_x_reg[2]/Q
                         net (fo=4, routed)           1.039     6.680    color_bar_m0/active_x[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.804 f  color_bar_m0/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.670     7.474    color_bar_m0/rgb_b_reg[7]_i_3_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  color_bar_m0/rgb_b_reg[7]_i_2/O
                         net (fo=1, routed)           0.452     8.050    color_bar_m0/rgb_b_reg[7]_i_2_n_0
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.150     8.200 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.822     9.023    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X1Y27          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.505    35.193    color_bar_m0/clk_out1
    SLICE_X1Y27          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.259    35.452    
                         clock uncertainty           -0.098    35.354    
    SLICE_X1Y27          FDCE (Setup_fdce_C_D)       -0.271    35.083    color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         35.083    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                 26.061    

Slack (MET) :             26.088ns  (required time - arrival time)
  Source:                 color_bar_m0/v_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.916ns (23.644%)  route 2.958ns (76.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 35.197 - 30.303 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.627     5.191    color_bar_m0/clk_out1
    SLICE_X6Y33          FDCE                                         r  color_bar_m0/v_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.518     5.709 r  color_bar_m0/v_cnt_reg[11]/Q
                         net (fo=2, routed)           0.932     6.641    color_bar_m0/v_cnt_reg_n_0_[11]
    SLICE_X6Y34          LUT4 (Prop_lut4_I3_O)        0.124     6.765 r  color_bar_m0/v_cnt[11]_i_8/O
                         net (fo=3, routed)           0.647     7.412    color_bar_m0/v_cnt[11]_i_8_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I5_O)        0.124     7.536 f  color_bar_m0/v_cnt[11]_i_6/O
                         net (fo=13, routed)          1.051     8.587    color_bar_m0/v_cnt[11]_i_6_n_0
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.150     8.737 r  color_bar_m0/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.328     9.065    color_bar_m0/v_cnt[0]_i_1_n_0
    SLICE_X6Y32          FDCE                                         r  color_bar_m0/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.509    35.197    color_bar_m0/clk_out1
    SLICE_X6Y32          FDCE                                         r  color_bar_m0/v_cnt_reg[0]/C
                         clock pessimism              0.272    35.469    
                         clock uncertainty           -0.098    35.371    
    SLICE_X6Y32          FDCE (Setup_fdce_C_D)       -0.218    35.153    color_bar_m0/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         35.153    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 26.088    

Slack (MET) :             26.216ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_7/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.854ns (23.241%)  route 2.821ns (76.759%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 35.200 - 30.303 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.622     5.186    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.642 f  color_bar_m0/active_x_reg[2]/Q
                         net (fo=4, routed)           1.039     6.680    color_bar_m0/active_x[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.804 f  color_bar_m0/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.670     7.474    color_bar_m0/rgb_b_reg[7]_i_3_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  color_bar_m0/rgb_b_reg[7]_i_2/O
                         net (fo=1, routed)           0.452     8.050    color_bar_m0/rgb_b_reg[7]_i_2_n_0
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.150     8.200 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.660     8.860    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.512    35.200    color_bar_m0/clk_out1
    SLICE_X0Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_7/C
                         clock pessimism              0.259    35.459    
                         clock uncertainty           -0.098    35.361    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.285    35.076    color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         35.076    
                         arrival time                          -8.860    
  -------------------------------------------------------------------
                         slack                                 26.216    

Slack (MET) :             26.220ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/v_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.002ns (26.649%)  route 2.758ns (73.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 35.198 - 30.303 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623     5.187    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.705 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=6, routed)           1.131     6.836    color_bar_m0/h_cnt_reg_n_0_[5]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.152     6.988 f  color_bar_m0/v_cnt[11]_i_3/O
                         net (fo=2, routed)           0.841     7.829    color_bar_m0/v_cnt[11]_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.332     8.161 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.785     8.947    color_bar_m0/v_cnt
    SLICE_X5Y33          FDCE                                         r  color_bar_m0/v_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.510    35.198    color_bar_m0/clk_out1
    SLICE_X5Y33          FDCE                                         r  color_bar_m0/v_cnt_reg[10]/C
                         clock pessimism              0.272    35.470    
                         clock uncertainty           -0.098    35.372    
    SLICE_X5Y33          FDCE (Setup_fdce_C_CE)      -0.205    35.167    color_bar_m0/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         35.167    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 26.220    

Slack (MET) :             26.220ns  (required time - arrival time)
  Source:                 color_bar_m0/h_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/v_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 1.002ns (26.649%)  route 2.758ns (73.351%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 35.198 - 30.303 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.623     5.187    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.518     5.705 r  color_bar_m0/h_cnt_reg[5]/Q
                         net (fo=6, routed)           1.131     6.836    color_bar_m0/h_cnt_reg_n_0_[5]
    SLICE_X5Y29          LUT4 (Prop_lut4_I0_O)        0.152     6.988 f  color_bar_m0/v_cnt[11]_i_3/O
                         net (fo=2, routed)           0.841     7.829    color_bar_m0/v_cnt[11]_i_3_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.332     8.161 r  color_bar_m0/v_cnt[11]_i_1/O
                         net (fo=14, routed)          0.785     8.947    color_bar_m0/v_cnt
    SLICE_X5Y33          FDCE                                         r  color_bar_m0/v_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.510    35.198    color_bar_m0/clk_out1
    SLICE_X5Y33          FDCE                                         r  color_bar_m0/v_cnt_reg[5]/C
                         clock pessimism              0.272    35.470    
                         clock uncertainty           -0.098    35.372    
    SLICE_X5Y33          FDCE (Setup_fdce_C_CE)      -0.205    35.167    color_bar_m0/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         35.167    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                 26.220    

Slack (MET) :             26.224ns  (required time - arrival time)
  Source:                 color_bar_m0/active_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.303ns  (clk_out1_video_pll rise@30.303ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.854ns (23.204%)  route 2.826ns (76.796%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 35.200 - 30.303 ) 
    Source Clock Delay      (SCD):    5.186ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.575     5.139    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.806 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.467    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.622     5.186    color_bar_m0/clk_out1
    SLICE_X4Y29          FDCE                                         r  color_bar_m0/active_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDCE (Prop_fdce_C_Q)         0.456     5.642 f  color_bar_m0/active_x_reg[2]/Q
                         net (fo=4, routed)           1.039     6.680    color_bar_m0/active_x[2]
    SLICE_X2Y30          LUT5 (Prop_lut5_I1_O)        0.124     6.804 f  color_bar_m0/rgb_b_reg[7]_i_3/O
                         net (fo=1, routed)           0.670     7.474    color_bar_m0/rgb_b_reg[7]_i_3_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I5_O)        0.124     7.598 f  color_bar_m0/rgb_b_reg[7]_i_2/O
                         net (fo=1, routed)           0.452     8.050    color_bar_m0/rgb_b_reg[7]_i_2_n_0
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.150     8.200 r  color_bar_m0/rgb_b_reg[7]_i_1/O
                         net (fo=8, routed)           0.666     8.866    color_bar_m0/rgb_b_reg[7]_i_1_n_0
    SLICE_X0Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                     30.303    30.303 r  
    Y18                                               0.000    30.303 r  sys_clk (IN)
                         net (fo=0)                   0.000    30.303    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    31.728 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    33.596    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    33.687 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.457    35.145    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    32.015 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    33.596    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.687 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          1.512    35.200    color_bar_m0/clk_out1
    SLICE_X0Y33          FDCE                                         r  color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_4/C
                         clock pessimism              0.259    35.459    
                         clock uncertainty           -0.098    35.361    
    SLICE_X0Y33          FDCE (Setup_fdce_C_D)       -0.271    35.090    color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         35.090    
                         arrival time                          -8.866    
  -------------------------------------------------------------------
                         slack                                 26.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.316%)  route 0.176ns (48.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.586     1.509    color_bar_m0/clk_out1
    SLICE_X5Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=16, routed)          0.176     1.827    color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.872 r  color_bar_m0/h_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.872    color_bar_m0/h_cnt[11]
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.855     2.024    color_bar_m0/clk_out1
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[11]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.121     1.644    color_bar_m0/h_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 color_bar_m0/vs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/vs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.065%)  route 0.186ns (56.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.587     1.510    color_bar_m0/clk_out1
    SLICE_X5Y32          FDCE                                         r  color_bar_m0/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  color_bar_m0/vs_reg_reg/Q
                         net (fo=2, routed)           0.186     1.838    color_bar_m0/vs_reg_reg_n_0
    SLICE_X2Y31          FDCE                                         r  color_bar_m0/vs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.857     2.026    color_bar_m0/clk_out1
    SLICE_X2Y31          FDCE                                         r  color_bar_m0/vs_reg_d0_reg/C
                         clock pessimism             -0.480     1.546    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.059     1.605    color_bar_m0/vs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.513%)  route 0.182ns (46.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.585     1.508    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=16, routed)          0.182     1.854    color_bar_m0/h_cnt_reg_n_0_[8]
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.899 r  color_bar_m0/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    color_bar_m0/h_cnt[2]
    SLICE_X6Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.853     2.022    color_bar_m0/clk_out1
    SLICE_X6Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[2]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.121     1.642    color_bar_m0/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.241%)  route 0.184ns (46.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.585     1.508    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  color_bar_m0/h_cnt_reg[8]/Q
                         net (fo=16, routed)          0.184     1.856    color_bar_m0/h_cnt_reg_n_0_[8]
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  color_bar_m0/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    color_bar_m0/h_cnt[1]
    SLICE_X6Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.853     2.022    color_bar_m0/clk_out1
    SLICE_X6Y29          FDCE                                         r  color_bar_m0/h_cnt_reg[1]/C
                         clock pessimism             -0.501     1.521    
    SLICE_X6Y29          FDCE (Hold_fdce_C_D)         0.120     1.641    color_bar_m0/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 color_bar_m0/h_active_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_active_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.586     1.509    color_bar_m0/clk_out1
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/h_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.164     1.673 r  color_bar_m0/h_active_reg/Q
                         net (fo=3, routed)           0.175     1.848    color_bar_m0/h_active_reg_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  color_bar_m0/h_active_i_1/O
                         net (fo=1, routed)           0.000     1.893    color_bar_m0/h_active_i_1_n_0
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/h_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.855     2.024    color_bar_m0/clk_out1
    SLICE_X6Y31          FDCE                                         r  color_bar_m0/h_active_reg/C
                         clock pessimism             -0.515     1.509    
    SLICE_X6Y31          FDCE (Hold_fdce_C_D)         0.120     1.629    color_bar_m0/h_active_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/active_x_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.256ns (62.246%)  route 0.155ns (37.754%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.586     1.509    color_bar_m0/clk_out1
    SLICE_X5Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.650 f  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=16, routed)          0.155     1.805    color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X4Y31          LUT1 (Prop_lut1_I0_O)        0.045     1.850 r  color_bar_m0/active_x[11]_i_5/O
                         net (fo=1, routed)           0.000     1.850    color_bar_m0/active_x[11]_i_5_n_0
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  color_bar_m0/active_x_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.920    color_bar_m0/active_x0[9]
    SLICE_X4Y31          FDCE                                         r  color_bar_m0/active_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.855     2.024    color_bar_m0/clk_out1
    SLICE_X4Y31          FDCE                                         r  color_bar_m0/active_x_reg[9]/C
                         clock pessimism             -0.502     1.522    
    SLICE_X4Y31          FDCE (Hold_fdce_C_D)         0.105     1.627    color_bar_m0/active_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.816%)  route 0.248ns (57.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.586     1.509    color_bar_m0/clk_out1
    SLICE_X5Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=16, routed)          0.248     1.899    color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X6Y30          LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  color_bar_m0/h_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.944    color_bar_m0/h_cnt[8]
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854     2.023    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[8]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X6Y30          FDCE (Hold_fdce_C_D)         0.121     1.643    color_bar_m0/h_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/active_x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.274ns (65.131%)  route 0.147ns (34.869%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.585     1.508    color_bar_m0/clk_out1
    SLICE_X6Y30          FDCE                                         r  color_bar_m0/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.164     1.672 r  color_bar_m0/h_cnt_reg[6]/Q
                         net (fo=7, routed)           0.147     1.819    color_bar_m0/h_cnt_reg_n_0_[6]
    SLICE_X4Y30          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.929 r  color_bar_m0/active_x_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.929    color_bar_m0/active_x0[6]
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/active_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.854     2.023    color_bar_m0/clk_out1
    SLICE_X4Y30          FDCE                                         r  color_bar_m0/active_x_reg[6]/C
                         clock pessimism             -0.501     1.522    
    SLICE_X4Y30          FDCE (Hold_fdce_C_D)         0.105     1.627    color_bar_m0/active_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 color_bar_m0/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/hs_reg_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.800%)  route 0.232ns (62.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.584     1.507    color_bar_m0/clk_out1
    SLICE_X5Y29          FDCE                                         r  color_bar_m0/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDCE (Prop_fdce_C_Q)         0.141     1.648 r  color_bar_m0/hs_reg_reg/Q
                         net (fo=2, routed)           0.232     1.880    color_bar_m0/hs_reg
    SLICE_X5Y29          FDCE                                         r  color_bar_m0/hs_reg_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.853     2.022    color_bar_m0/clk_out1
    SLICE_X5Y29          FDCE                                         r  color_bar_m0/hs_reg_d0_reg/C
                         clock pessimism             -0.515     1.507    
    SLICE_X5Y29          FDCE (Hold_fdce_C_D)         0.066     1.573    color_bar_m0/hs_reg_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 color_bar_m0/h_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Destination:            color_bar_m0/h_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_video_pll  {rise@0.000ns fall@15.152ns period=30.303ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.441%)  route 0.215ns (53.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.549     1.472    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.412 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.898    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.586     1.509    color_bar_m0/clk_out1
    SLICE_X5Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  color_bar_m0/h_cnt_reg[9]/Q
                         net (fo=16, routed)          0.215     1.865    color_bar_m0/h_cnt_reg_n_0_[9]
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.910 r  color_bar_m0/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.910    color_bar_m0/h_cnt[9]
    SLICE_X5Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.817     1.986    video_pll_m0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.611 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.140    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=68, routed)          0.855     2.024    color_bar_m0/clk_out1
    SLICE_X5Y31          FDCE                                         r  color_bar_m0/h_cnt_reg[9]/C
                         clock pessimism             -0.515     1.509    
    SLICE_X5Y31          FDCE (Hold_fdce_C_D)         0.091     1.600    color_bar_m0/h_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 15.152 }
Period(ns):         30.303
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         30.303      28.148     BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         30.303      29.054     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y29      color_bar_m0/active_x_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y29      color_bar_m0/active_x_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y29      color_bar_m0/active_x_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y29      color_bar_m0/active_x_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y30      color_bar_m0/active_x_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y30      color_bar_m0/active_x_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y30      color_bar_m0/active_x_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         30.303      29.303     SLICE_X4Y30      color_bar_m0/active_x_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       30.303      183.057    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y29      color_bar_m0/active_x_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y29      color_bar_m0/active_x_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y29      color_bar_m0/active_x_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X4Y29      color_bar_m0/active_x_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/h_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/h_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/h_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X6Y29      color_bar_m0/h_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X5Y29      color_bar_m0/hs_reg_d0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X5Y29      color_bar_m0/hs_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y27      color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y27      color_bar_m0/rgb_b_reg_reg[7]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y26      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y26      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y25      color_bar_m0/rgb_r_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y25      color_bar_m0/rgb_r_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y26      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y26      color_bar_m0/rgb_g_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y25      color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.152      14.652     SLICE_X1Y25      color_bar_m0/rgb_r_reg_reg[7]_lopt_replica_3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



