Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 15 15:39:19 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.412        0.000                      0                  304        0.110        0.000                      0                  304        4.500        0.000                       0                   172  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.412        0.000                      0                  304        0.110        0.000                      0                  304        4.500        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 2.393ns (38.018%)  route 3.901ns (61.982%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.898     5.501    alien_graph_st_unit/CLK
    SLICE_X6Y46          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDCE (Prop_fdce_C_Q)         0.518     6.019 f  alien_graph_st_unit/bigRockOne_x_reg_reg[1]/Q
                         net (fo=23, routed)          0.893     6.912    alien_graph_st_unit/bigRockOne_x_reg_reg[9]_0[1]
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.146     7.058 r  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=1, routed)           0.165     7.223    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I3_O)        0.328     7.551 r  alien_graph_st_unit/x_big_delta_next2_carry_i_10/O
                         net (fo=6, routed)           0.457     8.008    alien_graph_st_unit/x_big_delta_next2_carry_i_10_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     8.132 r  alien_graph_st_unit/i__carry_i_1__27/O
                         net (fo=1, routed)           0.543     8.675    alien_graph_st_unit/i__carry_i_1__27_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.060 r  alien_graph_st_unit/graph_rgb5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.060    alien_graph_st_unit/graph_rgb5_inferred__1/i__carry_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.331 f  alien_graph_st_unit/graph_rgb5_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.542     9.873    alien_graph_st_unit/graph_rgb515_in
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.373    10.246 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=2, routed)           0.872    11.118    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124    11.242 f  alien_graph_st_unit/rgb_reg[1]_i_2/O
                         net (fo=2, routed)           0.429    11.671    alien_graph_st_unit/bigRockTwo_x_reg_reg[0]_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I5_O)        0.124    11.795 r  alien_graph_st_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.795    rgb_next[1]
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.602    15.025    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.031    15.207    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.290ns  (logic 2.393ns (38.042%)  route 3.897ns (61.958%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.898     5.501    alien_graph_st_unit/CLK
    SLICE_X6Y46          FDCE                                         r  alien_graph_st_unit/bigRockOne_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDCE (Prop_fdce_C_Q)         0.518     6.019 f  alien_graph_st_unit/bigRockOne_x_reg_reg[1]/Q
                         net (fo=23, routed)          0.893     6.912    alien_graph_st_unit/bigRockOne_x_reg_reg[9]_0[1]
    SLICE_X6Y45          LUT2 (Prop_lut2_I1_O)        0.146     7.058 r  alien_graph_st_unit/x_big_delta_next2_carry_i_13/O
                         net (fo=1, routed)           0.165     7.223    alien_graph_st_unit/x_big_delta_next2_carry_i_13_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I3_O)        0.328     7.551 r  alien_graph_st_unit/x_big_delta_next2_carry_i_10/O
                         net (fo=6, routed)           0.457     8.008    alien_graph_st_unit/x_big_delta_next2_carry_i_10_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I4_O)        0.124     8.132 r  alien_graph_st_unit/i__carry_i_1__27/O
                         net (fo=1, routed)           0.543     8.675    alien_graph_st_unit/i__carry_i_1__27_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.060 r  alien_graph_st_unit/graph_rgb5_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.060    alien_graph_st_unit/graph_rgb5_inferred__1/i__carry_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.331 f  alien_graph_st_unit/graph_rgb5_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.542     9.873    alien_graph_st_unit/graph_rgb515_in
    SLICE_X8Y49          LUT6 (Prop_lut6_I2_O)        0.373    10.246 r  alien_graph_st_unit/rgb_reg[2]_i_12/O
                         net (fo=2, routed)           0.872    11.118    alien_graph_st_unit/rgb_reg[2]_i_12_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I3_O)        0.124    11.242 f  alien_graph_st_unit/rgb_reg[1]_i_2/O
                         net (fo=2, routed)           0.425    11.667    vga_sync_unit/rgb_reg_reg[0]_0
    SLICE_X4Y57          LUT4 (Prop_lut4_I3_O)        0.124    11.791 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.791    rgb_next[0]
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.602    15.025    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.187    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.029    15.205    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -11.791    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 2.009ns (32.253%)  route 4.220ns (67.747%))
  Logic Levels:           7  (CARRY4=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.899     5.502    alien_graph_st_unit/CLK
    SLICE_X1Y45          FDCE                                         r  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.456     5.958 f  alien_graph_st_unit/bigRockTwo_x_reg_reg[1]/Q
                         net (fo=24, routed)          1.232     7.190    alien_graph_st_unit/bigRockTwo_x_reg_reg[9]_0[1]
    SLICE_X0Y49          LUT6 (Prop_lut6_I1_O)        0.124     7.314 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_9/O
                         net (fo=8, routed)           0.730     8.044    alien_graph_st_unit/x_bigTwo_delta_next2_carry_i_9_n_0
    SLICE_X4Y48          LUT4 (Prop_lut4_I3_O)        0.118     8.162 r  alien_graph_st_unit/x_bigTwo_delta_next2_carry__0_i_4/O
                         net (fo=6, routed)           0.597     8.759    alien_graph_st_unit/bigRockTwo_x_reg_reg[8]_0
    SLICE_X0Y48          LUT4 (Prop_lut4_I2_O)        0.326     9.085 r  alien_graph_st_unit/graph_rgb5_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.085    alien_graph_st_unit/graph_rgb5_carry__0_i_2_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.449 f  alien_graph_st_unit/graph_rgb5_carry__0/CO[0]
                         net (fo=2, routed)           0.500     9.949    alien_graph_st_unit/graph_rgb5
    SLICE_X5Y51          LUT4 (Prop_lut4_I2_O)        0.373    10.322 r  alien_graph_st_unit/rgb_reg[2]_i_10/O
                         net (fo=1, routed)           0.649    10.971    alien_graph_st_unit/rgb_reg[2]_i_10_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I3_O)        0.124    11.095 f  alien_graph_st_unit/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.512    11.607    alien_graph_st_unit/rgb_reg[2]_i_3_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.124    11.731 r  alien_graph_st_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.731    rgb_next[2]
    SLICE_X5Y56          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X5Y56          FDRE (Setup_fdre_C_D)        0.029    15.206    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.913ns (31.278%)  route 4.203ns (68.722%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.417     7.375    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.150     7.525 r  alien_graph_st_unit/bar_x_reg[9]_i_7/O
                         net (fo=1, routed)           0.165     7.691    alien_graph_st_unit/bar_x_reg[9]_i_7_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.328     8.019 r  alien_graph_st_unit/bar_x_reg[9]_i_3/O
                         net (fo=16, routed)          1.354     9.373    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     9.497 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.497    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_2_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.861 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.430    10.291    alien_graph_st_unit/x_smallThree_delta_next2
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.367    10.658 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.837    11.495    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.124    11.619 r  alien_graph_st_unit/x_smallThree_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.619    alien_graph_st_unit/x_smallThree_delta_reg[1]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X4Y56          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[1]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.029    15.206    alien_graph_st_unit/x_smallThree_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.619    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.941ns (31.591%)  route 4.203ns (68.408%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.417     7.375    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.150     7.525 r  alien_graph_st_unit/bar_x_reg[9]_i_7/O
                         net (fo=1, routed)           0.165     7.691    alien_graph_st_unit/bar_x_reg[9]_i_7_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.328     8.019 r  alien_graph_st_unit/bar_x_reg[9]_i_3/O
                         net (fo=16, routed)          1.354     9.373    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     9.497 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.497    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_2_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.861 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.430    10.291    alien_graph_st_unit/x_smallThree_delta_next2
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.367    10.658 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.837    11.495    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X4Y56          LUT3 (Prop_lut3_I1_O)        0.152    11.647 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.647    alien_graph_st_unit/x_smallThree_delta_reg[8]_i_1_n_0
    SLICE_X4Y56          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X4Y56          FDCE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[8]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y56          FDCE (Setup_fdce_C_D)        0.075    15.252    alien_graph_st_unit/x_smallThree_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 1.934ns (33.349%)  route 3.865ns (66.651%))
  Logic Levels:           6  (CARRY4=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.417     7.375    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.150     7.525 r  alien_graph_st_unit/bar_x_reg[9]_i_7/O
                         net (fo=1, routed)           0.165     7.691    alien_graph_st_unit/bar_x_reg[9]_i_7_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.328     8.019 r  alien_graph_st_unit/bar_x_reg[9]_i_3/O
                         net (fo=16, routed)          0.853     8.871    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.995 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.332     9.328    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.707 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.603    10.310    alien_graph_st_unit/x_smallTwo_delta_next2
    SLICE_X4Y53          LUT6 (Prop_lut6_I3_O)        0.373    10.683 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.495    11.178    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X4Y53          LUT2 (Prop_lut2_I0_O)        0.124    11.302 r  alien_graph_st_unit/x_smallTwo_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.302    alien_graph_st_unit/x_smallTwo_delta_reg[1]_i_1_n_0
    SLICE_X4Y53          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X4Y53          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y53          FDCE (Setup_fdce_C_D)        0.029    15.206    alien_graph_st_unit/x_smallTwo_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.913ns (33.271%)  route 3.837ns (66.729%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.417     7.375    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.150     7.525 r  alien_graph_st_unit/bar_x_reg[9]_i_7/O
                         net (fo=1, routed)           0.165     7.691    alien_graph_st_unit/bar_x_reg[9]_i_7_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.328     8.019 r  alien_graph_st_unit/bar_x_reg[9]_i_3/O
                         net (fo=16, routed)          1.354     9.373    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.124     9.497 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     9.497    alien_graph_st_unit/x_smallThree_delta_next2_carry__0_i_2_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     9.861 r  alien_graph_st_unit/x_smallThree_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.430    10.291    alien_graph_st_unit/x_smallThree_delta_next2
    SLICE_X4Y57          LUT6 (Prop_lut6_I3_O)        0.367    10.658 r  alien_graph_st_unit/x_smallThree_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.471    11.128    alien_graph_st_unit/x_smallThree_delta_next
    SLICE_X3Y55          LUT3 (Prop_lut3_I1_O)        0.124    11.252 r  alien_graph_st_unit/x_smallThree_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.252    alien_graph_st_unit/x_smallThree_delta_reg[2]_i_1_n_0
    SLICE_X3Y55          FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.605    15.028    alien_graph_st_unit/CLK
    SLICE_X3Y55          FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X3Y55          FDPE (Setup_fdpe_C_D)        0.029    15.208    alien_graph_st_unit/x_smallThree_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.252    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.793ns  (logic 1.928ns (33.280%)  route 3.865ns (66.720%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.417     7.375    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X2Y45          LUT2 (Prop_lut2_I1_O)        0.150     7.525 r  alien_graph_st_unit/bar_x_reg[9]_i_7/O
                         net (fo=1, routed)           0.165     7.691    alien_graph_st_unit/bar_x_reg[9]_i_7_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I3_O)        0.328     8.019 r  alien_graph_st_unit/bar_x_reg[9]_i_3/O
                         net (fo=16, routed)          0.853     8.871    alien_graph_st_unit/bar_x_reg_reg[8]_0
    SLICE_X2Y53          LUT6 (Prop_lut6_I5_O)        0.124     8.995 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.332     9.328    alien_graph_st_unit/x_smallTwo_delta_next2_carry__0_i_1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.707 r  alien_graph_st_unit/x_smallTwo_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.603    10.310    alien_graph_st_unit/x_smallTwo_delta_next2
    SLICE_X4Y53          LUT6 (Prop_lut6_I3_O)        0.373    10.683 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.495    11.178    alien_graph_st_unit/x_smallTwo_delta_next
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.118    11.296 r  alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.296    alien_graph_st_unit/x_smallTwo_delta_reg[8]_i_1_n_0
    SLICE_X4Y53          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X4Y53          FDCE                                         r  alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X4Y53          FDCE (Setup_fdce_C_D)        0.075    15.252    alien_graph_st_unit/x_smallTwo_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                         -11.296    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.701ns  (logic 1.940ns (34.031%)  route 3.761ns (65.969%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.010     6.969    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  alien_graph_st_unit/bar_x_reg[9]_i_6/O
                         net (fo=1, routed)           0.288     7.409    alien_graph_st_unit/bar_x_reg[9]_i_6_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.332     7.741 f  alien_graph_st_unit/bar_x_reg[9]_i_2/O
                         net (fo=16, routed)          1.243     8.983    alien_graph_st_unit/bar_x_reg_reg[9]_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  alien_graph_st_unit/x_small_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     9.620    alien_graph_st_unit/x_small_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.999 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.292    10.290    alien_graph_st_unit/x_small_delta_next2
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.373    10.663 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.416    11.079    alien_graph_st_unit/x_small_delta_next
    SLICE_X7Y53          LUT3 (Prop_lut3_I1_O)        0.124    11.203 r  alien_graph_st_unit/x_small_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.203    alien_graph_st_unit/x_small_delta_reg[2]_i_1_n_0
    SLICE_X7Y53          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X7Y53          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y53          FDPE (Setup_fdpe_C_D)        0.031    15.208    alien_graph_st_unit/x_small_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 1.940ns (34.054%)  route 3.757ns (65.946%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.900     5.503    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.456     5.959 f  alien_graph_st_unit/bar_x_reg_reg[2]/Q
                         net (fo=43, routed)          1.010     6.969    alien_graph_st_unit/bar_x_reg_reg[9]_0[0]
    SLICE_X4Y48          LUT3 (Prop_lut3_I0_O)        0.152     7.121 r  alien_graph_st_unit/bar_x_reg[9]_i_6/O
                         net (fo=1, routed)           0.288     7.409    alien_graph_st_unit/bar_x_reg[9]_i_6_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.332     7.741 f  alien_graph_st_unit/bar_x_reg[9]_i_2/O
                         net (fo=16, routed)          1.243     8.983    alien_graph_st_unit/bar_x_reg_reg[9]_1
    SLICE_X7Y53          LUT6 (Prop_lut6_I4_O)        0.124     9.107 r  alien_graph_st_unit/x_small_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.512     9.620    alien_graph_st_unit/x_small_delta_next2_carry__0_i_1_n_0
    SLICE_X5Y53          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     9.999 r  alien_graph_st_unit/x_small_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.292    10.290    alien_graph_st_unit/x_small_delta_next2
    SLICE_X7Y53          LUT6 (Prop_lut6_I3_O)        0.373    10.663 r  alien_graph_st_unit/x_small_delta_reg[8]_i_3/O
                         net (fo=3, routed)           0.412    11.075    alien_graph_st_unit/x_small_delta_next
    SLICE_X7Y53          LUT2 (Prop_lut2_I0_O)        0.124    11.199 r  alien_graph_st_unit/x_small_delta_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.199    alien_graph_st_unit/x_small_delta_reg[1]_i_1_n_0
    SLICE_X7Y53          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X7Y53          FDCE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[1]/C
                         clock pessimism              0.187    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X7Y53          FDCE (Setup_fdce_C_D)        0.029    15.206    alien_graph_st_unit/x_small_delta_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  4.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bar_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.312ns (74.959%)  route 0.104ns (25.041%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=44, routed)          0.104     1.835    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.952 r  alien_graph_st_unit/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.001     1.953    alien_graph_st_unit/p_0_out_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.007 r  alien_graph_st_unit/p_0_out_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.007    alien_graph_st_unit/p_0_out_carry__0_n_7
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[5]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bar_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bar_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.323ns (75.604%)  route 0.104ns (24.396%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=44, routed)          0.104     1.835    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.952 r  alien_graph_st_unit/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.001     1.953    alien_graph_st_unit/p_0_out_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.018 r  alien_graph_st_unit/p_0_out_carry__0/O[2]
                         net (fo=1, routed)           0.000     2.018    alien_graph_st_unit/p_0_out_carry__0_n_5
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[7]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bar_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_sync_delay1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.574     1.493    vga_sync_unit/CLK
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.068     1.702    vga_sync_unit/v_sync_reg
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.845     2.010    vga_sync_unit/CLK
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.075     1.568    vga_sync_unit/v_sync_delay1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bar_x_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.348ns (76.953%)  route 0.104ns (23.047%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=44, routed)          0.104     1.835    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.952 r  alien_graph_st_unit/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.001     1.953    alien_graph_st_unit/p_0_out_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.043 r  alien_graph_st_unit/p_0_out_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.043    alien_graph_st_unit/p_0_out_carry__0_n_6
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[6]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bar_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bar_x_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.348ns (76.953%)  route 0.104ns (23.047%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=44, routed)          0.104     1.835    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.952 r  alien_graph_st_unit/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.001     1.953    alien_graph_st_unit/p_0_out_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.043 r  alien_graph_st_unit/p_0_out_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.043    alien_graph_st_unit/p_0_out_carry__0_n_4
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y50          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y50          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bar_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/bar_x_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bar_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.351ns (77.105%)  route 0.104ns (22.895%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.671     1.591    alien_graph_st_unit/CLK
    SLICE_X3Y49          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDCE (Prop_fdce_C_Q)         0.141     1.732 r  alien_graph_st_unit/bar_x_reg_reg[3]/Q
                         net (fo=44, routed)          0.104     1.835    alien_graph_st_unit/bar_x_reg_reg[9]_0[1]
    SLICE_X3Y49          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.952 r  alien_graph_st_unit/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.001     1.953    alien_graph_st_unit/p_0_out_carry_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.992 r  alien_graph_st_unit/p_0_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.992    alien_graph_st_unit/p_0_out_carry__0_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  alien_graph_st_unit/p_0_out_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.046    alien_graph_st_unit/p_0_out_carry__1_n_7
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X3Y51          FDCE                                         r  alien_graph_st_unit/bar_x_reg_reg[9]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X3Y51          FDCE (Hold_fdce_C_D)         0.105     1.897    alien_graph_st_unit/bar_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/smallRockThree_y_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/y_smallThree_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.777%)  route 0.101ns (35.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.574     1.493    alien_graph_st_unit/CLK
    SLICE_X13Y59         FDCE                                         r  alien_graph_st_unit/smallRockThree_y_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  alien_graph_st_unit/smallRockThree_y_reg_reg[7]/Q
                         net (fo=17, routed)          0.101     1.735    alien_graph_st_unit/smallRockThree_y_reg_reg[9]_0[6]
    SLICE_X12Y59         LUT6 (Prop_lut6_I3_O)        0.045     1.780 r  alien_graph_st_unit/y_smallThree_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.780    alien_graph_st_unit/y_smallThree_delta_reg[8]_i_1_n_0
    SLICE_X12Y59         FDCE                                         r  alien_graph_st_unit/y_smallThree_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.845     2.010    alien_graph_st_unit/CLK
    SLICE_X12Y59         FDCE                                         r  alien_graph_st_unit/y_smallThree_delta_reg_reg[8]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X12Y59         FDCE (Hold_fdce_C_D)         0.120     1.626    alien_graph_st_unit/y_smallThree_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y47         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.878 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     1.878    alien_graph_st_unit/bigRockOne_y_reg0[2]
    SLICE_X14Y47         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.917     2.082    alien_graph_st_unit/CLK
    SLICE_X14Y47         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[2]/C
                         clock pessimism             -0.507     1.575    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134     1.709    alien_graph_st_unit/bigRockOne_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.486%)  route 0.065ns (18.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y47         FDPE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDPE (Prop_fdpe_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.768    alien_graph_st_unit/y_big_delta_reg[2]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.813    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_2_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.914 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[3]
                         net (fo=1, routed)           0.000     1.914    alien_graph_st_unit/bigRockOne_y_reg0[3]
    SLICE_X14Y47         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.917     2.082    alien_graph_st_unit/CLK
    SLICE_X14Y47         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[3]/C
                         clock pessimism             -0.507     1.575    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134     1.709    alien_graph_st_unit/bigRockOne_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_big_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockOne_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.642     1.562    alien_graph_st_unit/CLK
    SLICE_X15Y47         FDCE                                         r  alien_graph_st_unit/y_big_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDCE (Prop_fdce_C_Q)         0.141     1.703 r  alien_graph_st_unit/y_big_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     1.802    alien_graph_st_unit/y_big_delta_reg[0]
    SLICE_X14Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.847 r  alien_graph_st_unit/bigRockOne_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.847    alien_graph_st_unit/bigRockOne_y_reg0_carry_i_4_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  alien_graph_st_unit/bigRockOne_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     1.917    alien_graph_st_unit/bigRockOne_y_reg0[0]
    SLICE_X14Y47         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.917     2.082    alien_graph_st_unit/CLK
    SLICE_X14Y47         FDCE                                         r  alien_graph_st_unit/bigRockOne_y_reg_reg[0]/C
                         clock pessimism             -0.507     1.575    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.134     1.709    alien_graph_st_unit/bigRockOne_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y57     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y56     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50     alien_graph_st_unit/bar_x_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50     alien_graph_st_unit/bar_x_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y50     alien_graph_st_unit/bar_x_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y57     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y56     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y49     alien_graph_st_unit/bar_x_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.535ns  (logic 4.008ns (38.039%)  route 6.528ns (61.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.528    12.309    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.861 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.861    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.527ns  (logic 4.002ns (38.020%)  route 6.525ns (61.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.525    12.306    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.853 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.853    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.315ns  (logic 4.008ns (38.850%)  route 6.308ns (61.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           6.308    12.090    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.642 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.642    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 4.083ns (45.055%)  route 4.979ns (54.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.646     5.249    vga_sync_unit/CLK
    SLICE_X10Y57         FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDCE (Prop_fdce_C_Q)         0.518     5.767 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.979    10.745    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    14.310 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.310    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.021ns (45.570%)  route 4.803ns (54.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.646     5.249    vga_sync_unit/CLK
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.456     5.705 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           4.803    10.508    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.073 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.073    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 4.570ns (52.180%)  route 4.188ns (47.820%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.646     5.249    vga_sync_unit/CLK
    SLICE_X12Y53         FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.518     5.767 f  vga_sync_unit/v_cnt_reg_reg[6]/Q
                         net (fo=31, routed)          1.188     6.955    vga_sync_unit/v_cnt_reg_reg[9]_0[6]
    SLICE_X12Y57         LUT4 (Prop_lut4_I1_O)        0.150     7.105 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.021     8.126    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X4Y58          LUT5 (Prop_lut5_I0_O)        0.348     8.474 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=3, routed)           1.979    10.453    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.007 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.007    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.644ns  (logic 4.150ns (54.296%)  route 3.494ns (45.704%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.722     5.325    vga_sync_unit/CLK
    SLICE_X5Y59          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.866     6.647    vga_sync_unit/clk_div_reg[0]
    SLICE_X5Y59          LUT2 (Prop_lut2_I1_O)        0.124     6.771 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          2.627     9.398    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.969 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.969    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.653ns  (logic 4.149ns (62.364%)  route 2.504ns (37.636%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.724     5.327    vga_sync_unit/CLK
    SLICE_X7Y56          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.825     6.608    vga_sync_unit/h_sync_reg
    SLICE_X7Y57          LUT2 (Prop_lut2_I1_O)        0.124     6.732 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.678     8.411    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.979 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    11.979    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.455ns (71.014%)  route 0.594ns (28.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.574     1.493    vga_sync_unit/CLK
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.269     1.903    vga_sync_unit/v_sync_reg
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.325     2.273    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.543 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.543    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.441ns (65.274%)  route 0.766ns (34.726%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=31, routed)          0.307     1.972    vga_sync_unit/Q[8]
    SLICE_X4Y58          LUT5 (Prop_lut5_I2_O)        0.045     2.017 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.459     2.476    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.731 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.731    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.497ns (64.659%)  route 0.818ns (35.341%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    vga_sync_unit/CLK
    SLICE_X5Y59          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.100     1.749    vga_sync_unit/clk_div_reg[1]
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.098     1.847 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.718     2.565    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.836 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.836    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.407ns (44.465%)  route 1.757ns (55.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.574     1.493    vga_sync_unit/CLK
    SLICE_X11Y57         FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.757     3.391    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     4.657 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.657    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.429ns (43.879%)  route 1.828ns (56.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.574     1.493    vga_sync_unit/CLK
    SLICE_X10Y57         FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           1.828     3.485    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     4.750 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.750    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.986ns  (logic 1.393ns (34.953%)  route 2.593ns (65.047%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y56          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.593     4.256    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.508 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.508    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.066ns  (logic 1.388ns (34.142%)  route 2.678ns (65.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.678     4.340    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.587 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.587    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.088ns  (logic 1.393ns (34.081%)  route 2.695ns (65.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.695     4.357    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.609 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.609    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           198 Endpoints
Min Delay           198 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 1.728ns (30.561%)  route 3.926ns (69.439%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.661     5.654    alien_graph_st_unit/bar_y_next
    SLICE_X12Y56         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y56         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.728ns (31.045%)  route 3.838ns (68.955%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.573     5.566    alien_graph_st_unit/bar_y_next
    SLICE_X12Y54         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y54         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.728ns (31.045%)  route 3.838ns (68.955%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.573     5.566    alien_graph_st_unit/bar_y_next
    SLICE_X12Y54         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y54         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.728ns (31.045%)  route 3.838ns (68.955%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.573     5.566    alien_graph_st_unit/bar_y_next
    SLICE_X12Y54         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y54         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.479ns  (logic 1.728ns (31.537%)  route 3.751ns (68.463%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.479    alien_graph_st_unit/bar_y_next
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.479ns  (logic 1.728ns (31.537%)  route 3.751ns (68.463%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.479    alien_graph_st_unit/bar_y_next
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.479ns  (logic 1.728ns (31.537%)  route 3.751ns (68.463%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.479    alien_graph_st_unit/bar_y_next
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.479ns  (logic 1.728ns (31.537%)  route 3.751ns (68.463%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 f  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.818     4.870    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X13Y56         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  alien_graph_st_unit/bar_y_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.479    alien_graph_st_unit/bar_y_next
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 2.440ns (44.603%)  route 3.030ns (55.397%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 r  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.583     4.634    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.124     4.758 r  alien_graph_st_unit/p_0_out__21_carry_i_3/O
                         net (fo=1, routed)           0.000     4.758    alien_graph_st_unit/p_0_out__21_carry_i_3_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.134 r  alien_graph_st_unit/p_0_out__21_carry/CO[3]
                         net (fo=1, routed)           0.000     5.134    alien_graph_st_unit/p_0_out__21_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.251 r  alien_graph_st_unit/p_0_out__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.251    alien_graph_st_unit/p_0_out__21_carry__0_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.470 r  alien_graph_st_unit/p_0_out__21_carry__1/O[0]
                         net (fo=1, routed)           0.000     5.470    alien_graph_st_unit/p_0_out__21_carry__1_n_7
    SLICE_X12Y56         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y56         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            alien_graph_st_unit/bar_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.457ns  (logic 2.427ns (44.471%)  route 3.030ns (55.529%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           2.448     3.928    alien_graph_st_unit/btn_IBUF[1]
    SLICE_X14Y56         LUT6 (Prop_lut6_I0_O)        0.124     4.052 r  alien_graph_st_unit/bar_y_reg[9]_i_3/O
                         net (fo=4, routed)           0.583     4.634    alien_graph_st_unit/bar_y_reg[9]_i_3_n_0
    SLICE_X12Y54         LUT3 (Prop_lut3_I1_O)        0.124     4.758 r  alien_graph_st_unit/p_0_out__21_carry_i_3/O
                         net (fo=1, routed)           0.000     4.758    alien_graph_st_unit/p_0_out__21_carry_i_3_n_0
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.134 r  alien_graph_st_unit/p_0_out__21_carry/CO[3]
                         net (fo=1, routed)           0.000     5.134    alien_graph_st_unit/p_0_out__21_carry_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.457 r  alien_graph_st_unit/p_0_out__21_carry__0/O[1]
                         net (fo=1, routed)           0.000     5.457    alien_graph_st_unit/p_0_out__21_carry__0_n_6
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         1.524     4.947    alien_graph_st_unit/CLK
    SLICE_X12Y55         FDCE                                         r  alien_graph_st_unit/bar_y_reg_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.292ns (42.180%)  route 0.400ns (57.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.400     0.691    vga_sync_unit/reset_IBUF
    SLICE_X0Y58          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y58          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.292ns (42.180%)  route 0.400ns (57.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.400     0.691    vga_sync_unit/reset_IBUF
    SLICE_X0Y58          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    vga_sync_unit/CLK
    SLICE_X0Y58          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.292ns (42.086%)  route 0.401ns (57.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.401     0.693    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockThree_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.292ns (42.086%)  route 0.401ns (57.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.401     0.693    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockThree_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.292ns (42.086%)  route 0.401ns (57.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.401     0.693    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockThree_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockThree_x_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.292ns (42.086%)  route 0.401ns (57.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.401     0.693    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y57          FDCE                                         f  alien_graph_st_unit/smallRockThree_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X3Y57          FDCE                                         r  alien_graph_st_unit/smallRockThree_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.292ns (39.247%)  route 0.451ns (60.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.451     0.743    vga_sync_unit/reset_IBUF
    SLICE_X1Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.292ns (39.247%)  route 0.451ns (60.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.451     0.743    vga_sync_unit/reset_IBUF
    SLICE_X1Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_sync_unit/h_cnt_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.292ns (39.247%)  route 0.451ns (60.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.451     0.743    vga_sync_unit/reset_IBUF
    SLICE_X1Y56          FDCE                                         f  vga_sync_unit/h_cnt_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    vga_sync_unit/CLK
    SLICE_X1Y56          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.292ns (38.123%)  route 0.473ns (61.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=168, routed)         0.473     0.765    alien_graph_st_unit/reset_IBUF
    SLICE_X3Y55          FDPE                                         f  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=171, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X3Y55          FDPE                                         r  alien_graph_st_unit/x_smallThree_delta_reg_reg[2]/C





