Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-12-12 02:22:52	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	3322	243	4	false	0	0		0	
2019-12-12 02:22:57	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	3408	284	4	false	0	0		0	
2019-12-12 02:23:01	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:23:05	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:23:09	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:23:14	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:23:18	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2838	59	1	false	0	0		0	
2019-12-12 02:23:22	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2774	56	1	false	0	0		0	
2019-12-12 02:23:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	3628	158	0	false	0	0		0	
2019-12-12 02:23:31	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2214	212	1	false	0	0		0	
2019-12-12 02:23:36	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2108	103	1	false	0	0		0	
2019-12-12 02:23:40	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	882	9	1	false	0	0		0	
2019-12-12 02:23:44	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	754	12	1	false	0	0		0	
2019-12-12 02:23:49	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	656	9	3	false	0	0		0	
2019-12-12 02:23:53	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	804	12	1	false	0	0		0	
2019-12-12 02:23:57	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	1874	242	0	false	0	0		0	
2019-12-12 02:24:02	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2064	105	0	false	0	0		0	
2019-12-12 02:24:06	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:24:10	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:24:15	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	434	9	1	false	0	0		0	
2019-12-12 02:24:19	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	6454	133	1	false	0	0		0	
2019-12-12 02:24:23	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	1248	10	0	false	0	0		0	
2019-12-12 02:24:28	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	3652	149	0	false	0	0		0	
2019-12-12 02:24:33	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	1978	65	0	false	0	0		0	
2019-12-12 02:24:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	1876	59	0	false	0	0		0	
2019-12-12 02:24:42	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2804	145	1	false	0	0		0	
2019-12-12 02:24:47	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	3038	147	0	false	0	0		0	
2019-12-12 02:24:51	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	1576	65	0	false	0	0		0	
2019-12-12 02:24:56	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2838	59	1	false	0	0		0	
2019-12-12 02:25:00	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.7	2774	56	1	false	0	0		0	
2019-12-12 02:25:08	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	3322	243	4	false	0	0		0	
2019-12-12 02:25:13	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	3408	284	4	false	0	0		0	
2019-12-12 02:25:18	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:25:22	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:25:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:25:32	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:25:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2838	59	1	false	0	0		0	
2019-12-12 02:25:42	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2774	56	1	false	0	0		0	
2019-12-12 02:25:47	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	3628	158	0	false	0	0		0	
2019-12-12 02:25:51	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2214	212	1	false	0	0		0	
2019-12-12 02:25:56	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2108	103	1	false	0	0		0	
2019-12-12 02:26:01	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	882	9	1	false	0	0		0	
2019-12-12 02:26:06	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	754	12	1	false	0	0		0	
2019-12-12 02:26:11	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	656	9	3	false	0	0		0	
2019-12-12 02:26:16	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	804	12	1	false	0	0		0	
2019-12-12 02:26:21	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	1874	242	0	false	0	0		0	
2019-12-12 02:26:25	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2064	105	0	false	0	0		0	
2019-12-12 02:26:30	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:26:35	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:26:40	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	434	9	1	false	0	0		0	
2019-12-12 02:26:45	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	6454	133	1	false	0	0		0	
2019-12-12 02:26:50	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	1248	10	0	false	0	0		0	
2019-12-12 02:26:55	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	3652	149	0	false	0	0		0	
2019-12-12 02:27:00	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	1978	65	0	false	0	0		0	
2019-12-12 02:27:05	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	1876	59	0	false	0	0		0	
2019-12-12 02:27:10	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2804	145	1	false	0	0		0	
2019-12-12 02:27:15	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	3038	147	0	false	0	0		0	
2019-12-12 02:27:20	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	1576	65	0	false	0	0		0	
2019-12-12 02:27:25	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2838	59	1	false	0	0		0	
2019-12-12 02:27:29	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.9	2774	56	1	false	0	0		0	
2019-12-12 02:27:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	3288	243	4	false	0	0		0	
2019-12-12 02:27:42	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	3374	284	4	false	0	0		0	
2019-12-12 02:27:47	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:27:52	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:27:57	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:28:02	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:28:07	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2834	59	1	false	0	0		0	
2019-12-12 02:28:12	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2772	56	1	false	0	0		0	
2019-12-12 02:28:17	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	3652	158	0	false	0	0		0	
2019-12-12 02:28:22	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2182	212	1	false	0	0		0	
2019-12-12 02:28:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2082	103	1	false	0	0		0	
2019-12-12 02:28:32	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	876	9	1	false	0	0		0	
2019-12-12 02:28:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	756	12	1	false	0	0		0	
2019-12-12 02:28:42	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	654	9	3	false	0	0		0	
2019-12-12 02:28:47	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	806	12	1	false	0	0		0	
2019-12-12 02:28:52	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	1858	242	0	false	0	0		0	
2019-12-12 02:28:57	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2038	105	0	false	0	0		0	
2019-12-12 02:29:02	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:29:07	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:29:12	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	432	9	1	false	0	0		0	
2019-12-12 02:29:17	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	6482	133	1	false	0	0		0	
2019-12-12 02:29:22	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	1246	10	0	false	0	0		0	
2019-12-12 02:29:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	3618	149	0	false	0	0		0	
2019-12-12 02:29:32	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	1968	65	0	false	0	0		0	
2019-12-12 02:29:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	1868	59	0	false	0	0		0	
2019-12-12 02:29:43	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2782	145	1	false	0	0		0	
2019-12-12 02:29:48	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	3014	147	0	false	0	0		0	
2019-12-12 02:29:53	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	1566	65	0	false	0	0		0	
2019-12-12 02:29:58	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2834	59	1	false	0	0		0	
2019-12-12 02:30:03	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.6.13	2772	56	1	false	0	0		0	
2019-12-12 02:30:09	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	3262	237	4	false	0	0		0	
2019-12-12 02:30:12	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	3348	278	4	false	0	0		0	
2019-12-12 02:30:15	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:30:18	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:30:21	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:30:24	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:30:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2604	55	1	false	0	0		0	
2019-12-12 02:30:31	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2542	52	1	false	0	0		0	
2019-12-12 02:30:34	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	3660	152	0	false	0	0		0	
2019-12-12 02:30:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2178	206	1	false	0	0		0	
2019-12-12 02:30:40	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2076	97	1	false	0	0		0	
2019-12-12 02:30:43	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	864	9	1	false	0	0		0	
2019-12-12 02:30:46	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	756	12	1	false	0	0		0	
2019-12-12 02:30:49	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	642	9	3	false	0	0		0	
2019-12-12 02:30:52	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	806	12	1	false	0	0		0	
2019-12-12 02:30:55	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	1828	236	0	false	0	0		0	
2019-12-12 02:30:58	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2036	99	0	false	0	0		0	
2019-12-12 02:31:01	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:31:05	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:31:08	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	432	9	1	false	0	0		0	
2019-12-12 02:31:11	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	6438	133	1	false	0	0		0	
2019-12-12 02:31:14	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	1234	10	0	false	0	0		0	
2019-12-12 02:31:17	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	3616	143	0	false	0	0		0	
2019-12-12 02:31:21	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	1968	65	0	false	0	0		0	
2019-12-12 02:31:24	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	1868	59	0	false	0	0		0	
2019-12-12 02:31:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2766	139	1	false	0	0		0	
2019-12-12 02:31:31	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	3008	141	0	false	0	0		0	
2019-12-12 02:31:34	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	1552	65	0	false	0	0		0	
2019-12-12 02:31:37	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2604	55	1	false	0	0		0	
2019-12-12 02:31:40	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.6	2542	52	1	false	0	0		0	
2019-12-12 02:31:48	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	3260	237	4	false	0	0		0	
2019-12-12 02:31:51	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	3346	278	4	false	0	0		0	
2019-12-12 02:31:55	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:31:59	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:32:02	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/RGBWstrandtest/RGBWstrandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:32:06	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:32:09	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2586	55	1	false	0	0		0	
2019-12-12 02:32:13	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2528	52	1	false	0	0		0	
2019-12-12 02:32:17	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	3624	152	0	false	0	0		0	
2019-12-12 02:32:20	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2164	206	1	false	0	0		0	
2019-12-12 02:32:24	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2058	97	1	false	0	0		0	
2019-12-12 02:32:27	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	858	9	1	false	0	0		0	
2019-12-12 02:32:31	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	752	12	1	false	0	0		0	
2019-12-12 02:32:35	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	642	9	3	false	0	0		0	
2019-12-12 02:32:38	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	802	12	1	false	0	0		0	
2019-12-12 02:32:42	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	1816	236	0	false	0	0		0	
2019-12-12 02:32:45	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2014	99	0	false	0	0		0	
2019-12-12 02:32:49	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/strandtest/strandtest.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:32:52	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/buttoncycler/buttoncycler.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:32:56	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/tinyNeoPixel_Static/examples/simple/simple.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	432	9	1	false	0	0		0	
2019-12-12 02:32:59	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	6372	133	1	false	0	0		0	
2019-12-12 02:33:03	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	1228	10	0	false	0	0		0	
2019-12-12 02:33:07	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	3602	143	1	false	0	0		0	
2019-12-12 02:33:11	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	1976	65	1	false	0	0		0	
2019-12-12 02:33:14	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	1876	59	1	false	0	0		0	
2019-12-12 02:33:18	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2750	139	2	false	0	0		0	
2019-12-12 02:33:22	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	3000	141	1	false	0	0		0	
2019-12-12 02:33:26	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	1558	65	1	false	0	0		0	
2019-12-12 02:33:30	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2586	55	1	false	0	0		0	
2019-12-12 02:33:33	257	257.68	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/623939174	push	false	false	master	72e43c29e15096ffbca5e067e89c894794d584f1	ba08b49d8d9e...72e43c29e150	fix typos in clock source for some boards	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo_ATTinyCore/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=4internal,eesave=aenable,bod=1v8,neopixelport=portb,millis=enabled,pinmapping=new	1.8.10	2528	52	1	false	0	0		0	
