# ------------ General
COMMERCIAL ;
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
SCHEMATIC START ;
SCHEMATIC END ;
BLOCK INTERCLOCKDOMAIN PATHS ;

# ------------ Frequency constraints
FREQUENCY NET "clk_pat_gen"         148.500000 MHz PAR_ADJ 50.000000 ;
FREQUENCY NET "rx_half_clk_ch1_c    148.500000 MHz PAR_ADJ 50.000000 ;
FREQUENCY NET "tx_half_clk_ch0"     148.500000 MHz PAR_ADJ 50.000000 ;
FREQUENCY NET "clk_100_c"           100.000000 MHz PAR_ADJ 30.000000 ;
FREQUENCY NET "pll_148_rx_refclk_c" 148.500000 MHz PAR_ADJ 30.000000 ;
FREQUENCY NET "rx_pdo_clk"          148.500000 MHz PAR_ADJ 30.000000 ;

# ------------ SERDES quad selection
#PROHIBIT SITE "PCSB" ;
#PROHIBIT SITE "PCSC" ;
#PROHIBIT SITE "PCSD" ;
LOCATE COMP "u1_ecp3pcs/pcsd_inst" SITE "PCSA" ;

# ------------ IO pin locations
# DIP Switches
LOCATE COMP "hd_sdn_in"        SITE "Y5" ;  # sw1_1
LOCATE COMP "tg_hdn_in"        SITE "Y4" ;  # sw1_2
LOCATE COMP "sw1_3"            SITE "Y9" ;  # sw1_3, ldr related debug switch used when SD_LDR is used
#LOCATE COMP "sw1_4"           SITE "Y10" ; # sw1_4, ldr_en, use if SD_LDR is used
LOCATE COMP "pg_std_num_0"     SITE "AD2" ; # sw3_1
LOCATE COMP "pg_std_num_1"     SITE "AD1" ; # sw3_2
LOCATE COMP "pg_std_num_2"     SITE "AC6" ; # sw3_3
LOCATE COMP "pg_std_num_3"     SITE "AC7" ; # sw3_4
LOCATE COMP "pg_std_num_4"     SITE "AM1" ; # sw4_1
LOCATE COMP "cb_patho_type_0"  SITE "AM2" ; # sw4_2
LOCATE COMP "cb_patho_type_1"  SITE "AE1" ; # sw4_3
LOCATE COMP "patho_cbn"        SITE "AE2" ; # sw4_4

# Push button switches
LOCATE COMP "pb1"              SITE "P2" ;  # rstn, pb1 (sw10)
LOCATE COMP "pb2"              SITE "P1" ;  # rstn1, pb2 (sw9)
LOCATE COMP "pb3"              SITE "U5" ;  # Error display reset, pb3 ()
LOCATE COMP "pb4"              SITE "U4" ;  # Next display page, pb4 ()

# Clocks and resets
#LOCATE COMP "rx_4915_clkout_se_in" SITE "K16" ; # Not used if BYPASS_Rx_4911 defined
LOCATE COMP "clk_100"          SITE "T26" ;
LOCATE COMP "rxhalfclk_o"      SITE "AL27" ;
LOCATE COMP "tx_x1"            SITE "Y30" ; # Used only if BYPASS_TX_4911 is defined
LOCATE COMP "rx_x1"            SITE "V34" ; # from 27 MHz oscillator
LOCATE COMP "RX_GS4911_RESETn" SITE "D12" ; # Gennum RX4911 reset
LOCATE COMP "TX_GS4911_RESETn" SITE "G11" ; # Gennum TX4911 reset

# LEDs
LOCATE COMP "rx_los"           SITE "AA31" ;# led_d10
LOCATE COMP "rx_cdr_lol"       SITE "AN34" ;# led_d11
LOCATE COMP "crc_error_o"      SITE "AN33" ;# led_d12
LOCATE COMP "tx_pll_lol"       SITE "AP33" ;# led_d13
LOCATE COMP "rx_hd_sdn_o"      SITE "AP32" ;# led_d14
LOCATE COMP "rx_3g_hdn_o"      SITE "AL32" ;# led_d15
LOCATE COMP "vid_format_0"     SITE "AK32" ;# led_d16
LOCATE COMP "vid_format_1"     SITE "N32" ; # led_d17
LOCATE COMP "frame_format_0"   SITE "N31" ; # led_d22
LOCATE COMP "frame_format_1"   SITE "T29" ; # led_d23
LOCATE COMP "frame_format_2"   SITE "T28" ; # led_d24
LOCATE COMP "vidactive"        SITE "T27" ; # led_d26

# LCD display
LOCATE COMP "lcd0"             SITE "A8" ;
LOCATE COMP "lcd1"             SITE "A9" ;
LOCATE COMP "lcd2"             SITE "A7" ;
LOCATE COMP "lcd3"             SITE "E15" ;
LOCATE COMP "lcd4"             SITE "D15" ;
LOCATE COMP "lcd5"             SITE "H15" ;
LOCATE COMP "lcd6"             SITE "E17" ;
LOCATE COMP "lcd7"             SITE "B14" ;
LOCATE COMP "lcd8"             SITE "A14" ;
LOCATE COMP "lcd9"             SITE "E13" ;
LOCATE COMP "lcd10"            SITE "E12" ;

# ------------ IO buffer settings
# DIP Switches
IOBUF PORT "hd_sdn_in"         IO_TYPE=LVCMOS18 ;
IOBUF PORT "tg_hdn_in"         IO_TYPE=LVCMOS18 ;
IOBUF PORT "sw1_3"            IO_TYPE=LVCMOS18 ; # use if SD_LDR
#IOBUF PORT "sw1_4"            IO_TYPE=LVCMOS18 ; # use if SD_LDR
IOBUF PORT "pg_std_num_0"      IO_TYPE=LVCMOS18 ;
IOBUF PORT "pg_std_num_1"      IO_TYPE=LVCMOS18 ;
IOBUF PORT "pg_std_num_2"      IO_TYPE=LVCMOS18 ;
IOBUF PORT "pg_std_num_3"      IO_TYPE=LVCMOS18 ;
IOBUF PORT "pg_std_num_4"      IO_TYPE=LVCMOS18 ;
IOBUF PORT "cb_patho_type_0"   IO_TYPE=LVCMOS18 ;
IOBUF PORT "cb_patho_type_1"   IO_TYPE=LVCMOS18 ;
IOBUF PORT "patho_cbn"         IO_TYPE=LVCMOS18 ;

# Clocks and resets
#IOBUF PORT "rx_4915_clkout_se_in" IO_TYPE=LVCMOS33 ; # use this if Rx 4911 is used
IOBUF PORT "rxhalfclk_o"       IO_TYPE=LVCMOS25 PULLMODE=NONE DRIVE=20 ;
IOBUF PORT "RX_GS4911_RESETn"  IO_TYPE=LVCMOS33 ;
IOBUF PORT "TX_GS4911_RESETn"  IO_TYPE=LVCMOS33 ;

# LEDs
IOBUF PORT "rx_cdr_lol"        IO_TYPE=LVCMOS25 ;
IOBUF PORT "tx_pll_lol"        IO_TYPE=LVCMOS25 DRIVE=20 ;
IOBUF PORT "rx_hd_sdn_o"       IO_TYPE=LVCMOS25 ;
IOBUF PORT "rx_3g_hdn_o"       IO_TYPE=LVCMOS25 ;

# LCD display
IOBUF PORT "lcd0"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd1"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd10"             IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd2"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd3"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd4"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd5"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd6"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd7"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd8"              IO_TYPE=LVCMOS33 ;
IOBUF PORT "lcd9"              IO_TYPE=LVCMOS33 ;

