
dez_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc10  080001f8  080001f8  000011f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800de08  0800de08  0000ee08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e3b4  0800e3b4  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e3b4  0800e3b4  0000f3b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e3bc  0800e3bc  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e3bc  0800e3bc  0000f3bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e3c0  0800e3c0  0000f3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800e3c4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  200001d8  0800e59c  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004fc  0800e59c  000104fc  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000181dd  00000000  00000000  0001020e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003079  00000000  00000000  000283eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  0002b468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f43  00000000  00000000  0002c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bf2c  00000000  00000000  0002d793  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001690d  00000000  00000000  000596bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00119a68  00000000  00000000  0006ffcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00189a34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cdc  00000000  00000000  00189a78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00190754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	200001d8 	.word	0x200001d8
 8000214:	00000000 	.word	0x00000000
 8000218:	0800ddf0 	.word	0x0800ddf0

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	200001dc 	.word	0x200001dc
 8000234:	0800ddf0 	.word	0x0800ddf0

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_drsub>:
 8000248:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800024c:	e002      	b.n	8000254 <__adddf3>
 800024e:	bf00      	nop

08000250 <__aeabi_dsub>:
 8000250:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000254 <__adddf3>:
 8000254:	b530      	push	{r4, r5, lr}
 8000256:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800025e:	ea94 0f05 	teq	r4, r5
 8000262:	bf08      	it	eq
 8000264:	ea90 0f02 	teqeq	r0, r2
 8000268:	bf1f      	itttt	ne
 800026a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800026e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000272:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000276:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027a:	f000 80e2 	beq.w	8000442 <__adddf3+0x1ee>
 800027e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000282:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000286:	bfb8      	it	lt
 8000288:	426d      	neglt	r5, r5
 800028a:	dd0c      	ble.n	80002a6 <__adddf3+0x52>
 800028c:	442c      	add	r4, r5
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	ea82 0000 	eor.w	r0, r2, r0
 800029a:	ea83 0101 	eor.w	r1, r3, r1
 800029e:	ea80 0202 	eor.w	r2, r0, r2
 80002a2:	ea81 0303 	eor.w	r3, r1, r3
 80002a6:	2d36      	cmp	r5, #54	@ 0x36
 80002a8:	bf88      	it	hi
 80002aa:	bd30      	pophi	{r4, r5, pc}
 80002ac:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002bc:	d002      	beq.n	80002c4 <__adddf3+0x70>
 80002be:	4240      	negs	r0, r0
 80002c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002cc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d0:	d002      	beq.n	80002d8 <__adddf3+0x84>
 80002d2:	4252      	negs	r2, r2
 80002d4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d8:	ea94 0f05 	teq	r4, r5
 80002dc:	f000 80a7 	beq.w	800042e <__adddf3+0x1da>
 80002e0:	f1a4 0401 	sub.w	r4, r4, #1
 80002e4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e8:	db0d      	blt.n	8000306 <__adddf3+0xb2>
 80002ea:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ee:	fa22 f205 	lsr.w	r2, r2, r5
 80002f2:	1880      	adds	r0, r0, r2
 80002f4:	f141 0100 	adc.w	r1, r1, #0
 80002f8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002fc:	1880      	adds	r0, r0, r2
 80002fe:	fa43 f305 	asr.w	r3, r3, r5
 8000302:	4159      	adcs	r1, r3
 8000304:	e00e      	b.n	8000324 <__adddf3+0xd0>
 8000306:	f1a5 0520 	sub.w	r5, r5, #32
 800030a:	f10e 0e20 	add.w	lr, lr, #32
 800030e:	2a01      	cmp	r2, #1
 8000310:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000314:	bf28      	it	cs
 8000316:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031a:	fa43 f305 	asr.w	r3, r3, r5
 800031e:	18c0      	adds	r0, r0, r3
 8000320:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000324:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000328:	d507      	bpl.n	800033a <__adddf3+0xe6>
 800032a:	f04f 0e00 	mov.w	lr, #0
 800032e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000332:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000336:	eb6e 0101 	sbc.w	r1, lr, r1
 800033a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800033e:	d31b      	bcc.n	8000378 <__adddf3+0x124>
 8000340:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000344:	d30c      	bcc.n	8000360 <__adddf3+0x10c>
 8000346:	0849      	lsrs	r1, r1, #1
 8000348:	ea5f 0030 	movs.w	r0, r0, rrx
 800034c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000350:	f104 0401 	add.w	r4, r4, #1
 8000354:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000358:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800035c:	f080 809a 	bcs.w	8000494 <__adddf3+0x240>
 8000360:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	ea41 0105 	orr.w	r1, r1, r5
 8000376:	bd30      	pop	{r4, r5, pc}
 8000378:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800037c:	4140      	adcs	r0, r0
 800037e:	eb41 0101 	adc.w	r1, r1, r1
 8000382:	3c01      	subs	r4, #1
 8000384:	bf28      	it	cs
 8000386:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038a:	d2e9      	bcs.n	8000360 <__adddf3+0x10c>
 800038c:	f091 0f00 	teq	r1, #0
 8000390:	bf04      	itt	eq
 8000392:	4601      	moveq	r1, r0
 8000394:	2000      	moveq	r0, #0
 8000396:	fab1 f381 	clz	r3, r1
 800039a:	bf08      	it	eq
 800039c:	3320      	addeq	r3, #32
 800039e:	f1a3 030b 	sub.w	r3, r3, #11
 80003a2:	f1b3 0220 	subs.w	r2, r3, #32
 80003a6:	da0c      	bge.n	80003c2 <__adddf3+0x16e>
 80003a8:	320c      	adds	r2, #12
 80003aa:	dd08      	ble.n	80003be <__adddf3+0x16a>
 80003ac:	f102 0c14 	add.w	ip, r2, #20
 80003b0:	f1c2 020c 	rsb	r2, r2, #12
 80003b4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b8:	fa21 f102 	lsr.w	r1, r1, r2
 80003bc:	e00c      	b.n	80003d8 <__adddf3+0x184>
 80003be:	f102 0214 	add.w	r2, r2, #20
 80003c2:	bfd8      	it	le
 80003c4:	f1c2 0c20 	rsble	ip, r2, #32
 80003c8:	fa01 f102 	lsl.w	r1, r1, r2
 80003cc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d0:	bfdc      	itt	le
 80003d2:	ea41 010c 	orrle.w	r1, r1, ip
 80003d6:	4090      	lslle	r0, r2
 80003d8:	1ae4      	subs	r4, r4, r3
 80003da:	bfa2      	ittt	ge
 80003dc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e0:	4329      	orrge	r1, r5
 80003e2:	bd30      	popge	{r4, r5, pc}
 80003e4:	ea6f 0404 	mvn.w	r4, r4
 80003e8:	3c1f      	subs	r4, #31
 80003ea:	da1c      	bge.n	8000426 <__adddf3+0x1d2>
 80003ec:	340c      	adds	r4, #12
 80003ee:	dc0e      	bgt.n	800040e <__adddf3+0x1ba>
 80003f0:	f104 0414 	add.w	r4, r4, #20
 80003f4:	f1c4 0220 	rsb	r2, r4, #32
 80003f8:	fa20 f004 	lsr.w	r0, r0, r4
 80003fc:	fa01 f302 	lsl.w	r3, r1, r2
 8000400:	ea40 0003 	orr.w	r0, r0, r3
 8000404:	fa21 f304 	lsr.w	r3, r1, r4
 8000408:	ea45 0103 	orr.w	r1, r5, r3
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f1c4 040c 	rsb	r4, r4, #12
 8000412:	f1c4 0220 	rsb	r2, r4, #32
 8000416:	fa20 f002 	lsr.w	r0, r0, r2
 800041a:	fa01 f304 	lsl.w	r3, r1, r4
 800041e:	ea40 0003 	orr.w	r0, r0, r3
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	fa21 f004 	lsr.w	r0, r1, r4
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	f094 0f00 	teq	r4, #0
 8000432:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000436:	bf06      	itte	eq
 8000438:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800043c:	3401      	addeq	r4, #1
 800043e:	3d01      	subne	r5, #1
 8000440:	e74e      	b.n	80002e0 <__adddf3+0x8c>
 8000442:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000446:	bf18      	it	ne
 8000448:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044c:	d029      	beq.n	80004a2 <__adddf3+0x24e>
 800044e:	ea94 0f05 	teq	r4, r5
 8000452:	bf08      	it	eq
 8000454:	ea90 0f02 	teqeq	r0, r2
 8000458:	d005      	beq.n	8000466 <__adddf3+0x212>
 800045a:	ea54 0c00 	orrs.w	ip, r4, r0
 800045e:	bf04      	itt	eq
 8000460:	4619      	moveq	r1, r3
 8000462:	4610      	moveq	r0, r2
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	ea91 0f03 	teq	r1, r3
 800046a:	bf1e      	ittt	ne
 800046c:	2100      	movne	r1, #0
 800046e:	2000      	movne	r0, #0
 8000470:	bd30      	popne	{r4, r5, pc}
 8000472:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000476:	d105      	bne.n	8000484 <__adddf3+0x230>
 8000478:	0040      	lsls	r0, r0, #1
 800047a:	4149      	adcs	r1, r1
 800047c:	bf28      	it	cs
 800047e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000488:	bf3c      	itt	cc
 800048a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800048e:	bd30      	popcc	{r4, r5, pc}
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000498:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800049c:	f04f 0000 	mov.w	r0, #0
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004a6:	bf1a      	itte	ne
 80004a8:	4619      	movne	r1, r3
 80004aa:	4610      	movne	r0, r2
 80004ac:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b0:	bf1c      	itt	ne
 80004b2:	460b      	movne	r3, r1
 80004b4:	4602      	movne	r2, r0
 80004b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ba:	bf06      	itte	eq
 80004bc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c0:	ea91 0f03 	teqeq	r1, r3
 80004c4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	bf00      	nop

080004cc <__aeabi_ui2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e0:	f04f 0500 	mov.w	r5, #0
 80004e4:	f04f 0100 	mov.w	r1, #0
 80004e8:	e750      	b.n	800038c <__adddf3+0x138>
 80004ea:	bf00      	nop

080004ec <__aeabi_i2d>:
 80004ec:	f090 0f00 	teq	r0, #0
 80004f0:	bf04      	itt	eq
 80004f2:	2100      	moveq	r1, #0
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000500:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000504:	bf48      	it	mi
 8000506:	4240      	negmi	r0, r0
 8000508:	f04f 0100 	mov.w	r1, #0
 800050c:	e73e      	b.n	800038c <__adddf3+0x138>
 800050e:	bf00      	nop

08000510 <__aeabi_f2d>:
 8000510:	0042      	lsls	r2, r0, #1
 8000512:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000516:	ea4f 0131 	mov.w	r1, r1, rrx
 800051a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800051e:	bf1f      	itttt	ne
 8000520:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000524:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000528:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800052c:	4770      	bxne	lr
 800052e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000532:	bf08      	it	eq
 8000534:	4770      	bxeq	lr
 8000536:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053a:	bf04      	itt	eq
 800053c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000550:	e71c      	b.n	800038c <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_ul2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f04f 0500 	mov.w	r5, #0
 8000562:	e00a      	b.n	800057a <__aeabi_l2d+0x16>

08000564 <__aeabi_l2d>:
 8000564:	ea50 0201 	orrs.w	r2, r0, r1
 8000568:	bf08      	it	eq
 800056a:	4770      	bxeq	lr
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000572:	d502      	bpl.n	800057a <__aeabi_l2d+0x16>
 8000574:	4240      	negs	r0, r0
 8000576:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000582:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000586:	f43f aed8 	beq.w	800033a <__adddf3+0xe6>
 800058a:	f04f 0203 	mov.w	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a2:	f1c2 0320 	rsb	r3, r2, #32
 80005a6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005aa:	fa20 f002 	lsr.w	r0, r0, r2
 80005ae:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b2:	ea40 000e 	orr.w	r0, r0, lr
 80005b6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ba:	4414      	add	r4, r2
 80005bc:	e6bd      	b.n	800033a <__adddf3+0xe6>
 80005be:	bf00      	nop

080005c0 <__aeabi_dmul>:
 80005c0:	b570      	push	{r4, r5, r6, lr}
 80005c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ce:	bf1d      	ittte	ne
 80005d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d4:	ea94 0f0c 	teqne	r4, ip
 80005d8:	ea95 0f0c 	teqne	r5, ip
 80005dc:	f000 f8de 	bleq	800079c <__aeabi_dmul+0x1dc>
 80005e0:	442c      	add	r4, r5
 80005e2:	ea81 0603 	eor.w	r6, r1, r3
 80005e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f2:	bf18      	it	ne
 80005f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000600:	d038      	beq.n	8000674 <__aeabi_dmul+0xb4>
 8000602:	fba0 ce02 	umull	ip, lr, r0, r2
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800060e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000612:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000616:	f04f 0600 	mov.w	r6, #0
 800061a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800061e:	f09c 0f00 	teq	ip, #0
 8000622:	bf18      	it	ne
 8000624:	f04e 0e01 	orrne.w	lr, lr, #1
 8000628:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800062c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000630:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000634:	d204      	bcs.n	8000640 <__aeabi_dmul+0x80>
 8000636:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063a:	416d      	adcs	r5, r5
 800063c:	eb46 0606 	adc.w	r6, r6, r6
 8000640:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000644:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000648:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800064c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000650:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000654:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000658:	bf88      	it	hi
 800065a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800065e:	d81e      	bhi.n	800069e <__aeabi_dmul+0xde>
 8000660:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000664:	bf08      	it	eq
 8000666:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066a:	f150 0000 	adcs.w	r0, r0, #0
 800066e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000678:	ea46 0101 	orr.w	r1, r6, r1
 800067c:	ea40 0002 	orr.w	r0, r0, r2
 8000680:	ea81 0103 	eor.w	r1, r1, r3
 8000684:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000688:	bfc2      	ittt	gt
 800068a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800068e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000692:	bd70      	popgt	{r4, r5, r6, pc}
 8000694:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000698:	f04f 0e00 	mov.w	lr, #0
 800069c:	3c01      	subs	r4, #1
 800069e:	f300 80ab 	bgt.w	80007f8 <__aeabi_dmul+0x238>
 80006a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006a6:	bfde      	ittt	le
 80006a8:	2000      	movle	r0, #0
 80006aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006ae:	bd70      	pople	{r4, r5, r6, pc}
 80006b0:	f1c4 0400 	rsb	r4, r4, #0
 80006b4:	3c20      	subs	r4, #32
 80006b6:	da35      	bge.n	8000724 <__aeabi_dmul+0x164>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc1b      	bgt.n	80006f4 <__aeabi_dmul+0x134>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f305 	lsl.w	r3, r0, r5
 80006c8:	fa20 f004 	lsr.w	r0, r0, r4
 80006cc:	fa01 f205 	lsl.w	r2, r1, r5
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e0:	fa21 f604 	lsr.w	r6, r1, r4
 80006e4:	eb42 0106 	adc.w	r1, r2, r6
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 040c 	rsb	r4, r4, #12
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000700:	fa20 f005 	lsr.w	r0, r0, r5
 8000704:	fa01 f204 	lsl.w	r2, r1, r4
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000714:	f141 0100 	adc.w	r1, r1, #0
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 0520 	rsb	r5, r4, #32
 8000728:	fa00 f205 	lsl.w	r2, r0, r5
 800072c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000730:	fa20 f304 	lsr.w	r3, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea43 0302 	orr.w	r3, r3, r2
 800073c:	fa21 f004 	lsr.w	r0, r1, r4
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	fa21 f204 	lsr.w	r2, r1, r4
 8000748:	ea20 0002 	bic.w	r0, r0, r2
 800074c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f094 0f00 	teq	r4, #0
 8000760:	d10f      	bne.n	8000782 <__aeabi_dmul+0x1c2>
 8000762:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000766:	0040      	lsls	r0, r0, #1
 8000768:	eb41 0101 	adc.w	r1, r1, r1
 800076c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000770:	bf08      	it	eq
 8000772:	3c01      	subeq	r4, #1
 8000774:	d0f7      	beq.n	8000766 <__aeabi_dmul+0x1a6>
 8000776:	ea41 0106 	orr.w	r1, r1, r6
 800077a:	f095 0f00 	teq	r5, #0
 800077e:	bf18      	it	ne
 8000780:	4770      	bxne	lr
 8000782:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000786:	0052      	lsls	r2, r2, #1
 8000788:	eb43 0303 	adc.w	r3, r3, r3
 800078c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000790:	bf08      	it	eq
 8000792:	3d01      	subeq	r5, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1c6>
 8000796:	ea43 0306 	orr.w	r3, r3, r6
 800079a:	4770      	bx	lr
 800079c:	ea94 0f0c 	teq	r4, ip
 80007a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a4:	bf18      	it	ne
 80007a6:	ea95 0f0c 	teqne	r5, ip
 80007aa:	d00c      	beq.n	80007c6 <__aeabi_dmul+0x206>
 80007ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b0:	bf18      	it	ne
 80007b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007b6:	d1d1      	bne.n	800075c <__aeabi_dmul+0x19c>
 80007b8:	ea81 0103 	eor.w	r1, r1, r3
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
 80007c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ca:	bf06      	itte	eq
 80007cc:	4610      	moveq	r0, r2
 80007ce:	4619      	moveq	r1, r3
 80007d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d4:	d019      	beq.n	800080a <__aeabi_dmul+0x24a>
 80007d6:	ea94 0f0c 	teq	r4, ip
 80007da:	d102      	bne.n	80007e2 <__aeabi_dmul+0x222>
 80007dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e0:	d113      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007e2:	ea95 0f0c 	teq	r5, ip
 80007e6:	d105      	bne.n	80007f4 <__aeabi_dmul+0x234>
 80007e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ec:	bf1c      	itt	ne
 80007ee:	4610      	movne	r0, r2
 80007f0:	4619      	movne	r1, r3
 80007f2:	d10a      	bne.n	800080a <__aeabi_dmul+0x24a>
 80007f4:	ea81 0103 	eor.w	r1, r1, r3
 80007f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000800:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000804:	f04f 0000 	mov.w	r0, #0
 8000808:	bd70      	pop	{r4, r5, r6, pc}
 800080a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800080e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000812:	bd70      	pop	{r4, r5, r6, pc}

08000814 <__aeabi_ddiv>:
 8000814:	b570      	push	{r4, r5, r6, lr}
 8000816:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800081e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000822:	bf1d      	ittte	ne
 8000824:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000828:	ea94 0f0c 	teqne	r4, ip
 800082c:	ea95 0f0c 	teqne	r5, ip
 8000830:	f000 f8a7 	bleq	8000982 <__aeabi_ddiv+0x16e>
 8000834:	eba4 0405 	sub.w	r4, r4, r5
 8000838:	ea81 0e03 	eor.w	lr, r1, r3
 800083c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000840:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000844:	f000 8088 	beq.w	8000958 <__aeabi_ddiv+0x144>
 8000848:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800084c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000850:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000854:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000858:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800085c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000860:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000864:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000868:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800086c:	429d      	cmp	r5, r3
 800086e:	bf08      	it	eq
 8000870:	4296      	cmpeq	r6, r2
 8000872:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000876:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087a:	d202      	bcs.n	8000882 <__aeabi_ddiv+0x6e>
 800087c:	085b      	lsrs	r3, r3, #1
 800087e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000882:	1ab6      	subs	r6, r6, r2
 8000884:	eb65 0503 	sbc.w	r5, r5, r3
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000892:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f4:	d018      	beq.n	8000928 <__aeabi_ddiv+0x114>
 80008f6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008fe:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000902:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000906:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800090e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000912:	d1c0      	bne.n	8000896 <__aeabi_ddiv+0x82>
 8000914:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000918:	d10b      	bne.n	8000932 <__aeabi_ddiv+0x11e>
 800091a:	ea41 0100 	orr.w	r1, r1, r0
 800091e:	f04f 0000 	mov.w	r0, #0
 8000922:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000926:	e7b6      	b.n	8000896 <__aeabi_ddiv+0x82>
 8000928:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800092c:	bf04      	itt	eq
 800092e:	4301      	orreq	r1, r0
 8000930:	2000      	moveq	r0, #0
 8000932:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000936:	bf88      	it	hi
 8000938:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800093c:	f63f aeaf 	bhi.w	800069e <__aeabi_dmul+0xde>
 8000940:	ebb5 0c03 	subs.w	ip, r5, r3
 8000944:	bf04      	itt	eq
 8000946:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800094e:	f150 0000 	adcs.w	r0, r0, #0
 8000952:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000956:	bd70      	pop	{r4, r5, r6, pc}
 8000958:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800095c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000960:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000964:	bfc2      	ittt	gt
 8000966:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800096e:	bd70      	popgt	{r4, r5, r6, pc}
 8000970:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000974:	f04f 0e00 	mov.w	lr, #0
 8000978:	3c01      	subs	r4, #1
 800097a:	e690      	b.n	800069e <__aeabi_dmul+0xde>
 800097c:	ea45 0e06 	orr.w	lr, r5, r6
 8000980:	e68d      	b.n	800069e <__aeabi_dmul+0xde>
 8000982:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000986:	ea94 0f0c 	teq	r4, ip
 800098a:	bf08      	it	eq
 800098c:	ea95 0f0c 	teqeq	r5, ip
 8000990:	f43f af3b 	beq.w	800080a <__aeabi_dmul+0x24a>
 8000994:	ea94 0f0c 	teq	r4, ip
 8000998:	d10a      	bne.n	80009b0 <__aeabi_ddiv+0x19c>
 800099a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800099e:	f47f af34 	bne.w	800080a <__aeabi_dmul+0x24a>
 80009a2:	ea95 0f0c 	teq	r5, ip
 80009a6:	f47f af25 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009aa:	4610      	mov	r0, r2
 80009ac:	4619      	mov	r1, r3
 80009ae:	e72c      	b.n	800080a <__aeabi_dmul+0x24a>
 80009b0:	ea95 0f0c 	teq	r5, ip
 80009b4:	d106      	bne.n	80009c4 <__aeabi_ddiv+0x1b0>
 80009b6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ba:	f43f aefd 	beq.w	80007b8 <__aeabi_dmul+0x1f8>
 80009be:	4610      	mov	r0, r2
 80009c0:	4619      	mov	r1, r3
 80009c2:	e722      	b.n	800080a <__aeabi_dmul+0x24a>
 80009c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ce:	f47f aec5 	bne.w	800075c <__aeabi_dmul+0x19c>
 80009d2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009d6:	f47f af0d 	bne.w	80007f4 <__aeabi_dmul+0x234>
 80009da:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009de:	f47f aeeb 	bne.w	80007b8 <__aeabi_dmul+0x1f8>
 80009e2:	e712      	b.n	800080a <__aeabi_dmul+0x24a>

080009e4 <__gedf2>:
 80009e4:	f04f 3cff 	mov.w	ip, #4294967295
 80009e8:	e006      	b.n	80009f8 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__ledf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	e002      	b.n	80009f8 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__cmpdf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a0e:	d01b      	beq.n	8000a48 <__cmpdf2+0x54>
 8000a10:	b001      	add	sp, #4
 8000a12:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a16:	bf0c      	ite	eq
 8000a18:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a1c:	ea91 0f03 	teqne	r1, r3
 8000a20:	bf02      	ittt	eq
 8000a22:	ea90 0f02 	teqeq	r0, r2
 8000a26:	2000      	moveq	r0, #0
 8000a28:	4770      	bxeq	lr
 8000a2a:	f110 0f00 	cmn.w	r0, #0
 8000a2e:	ea91 0f03 	teq	r1, r3
 8000a32:	bf58      	it	pl
 8000a34:	4299      	cmppl	r1, r3
 8000a36:	bf08      	it	eq
 8000a38:	4290      	cmpeq	r0, r2
 8000a3a:	bf2c      	ite	cs
 8000a3c:	17d8      	asrcs	r0, r3, #31
 8000a3e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a42:	f040 0001 	orr.w	r0, r0, #1
 8000a46:	4770      	bx	lr
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d102      	bne.n	8000a58 <__cmpdf2+0x64>
 8000a52:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a56:	d107      	bne.n	8000a68 <__cmpdf2+0x74>
 8000a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a60:	d1d6      	bne.n	8000a10 <__cmpdf2+0x1c>
 8000a62:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a66:	d0d3      	beq.n	8000a10 <__cmpdf2+0x1c>
 8000a68:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdrcmple>:
 8000a70:	4684      	mov	ip, r0
 8000a72:	4610      	mov	r0, r2
 8000a74:	4662      	mov	r2, ip
 8000a76:	468c      	mov	ip, r1
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	e000      	b.n	8000a80 <__aeabi_cdcmpeq>
 8000a7e:	bf00      	nop

08000a80 <__aeabi_cdcmpeq>:
 8000a80:	b501      	push	{r0, lr}
 8000a82:	f7ff ffb7 	bl	80009f4 <__cmpdf2>
 8000a86:	2800      	cmp	r0, #0
 8000a88:	bf48      	it	mi
 8000a8a:	f110 0f00 	cmnmi.w	r0, #0
 8000a8e:	bd01      	pop	{r0, pc}

08000a90 <__aeabi_dcmpeq>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff fff4 	bl	8000a80 <__aeabi_cdcmpeq>
 8000a98:	bf0c      	ite	eq
 8000a9a:	2001      	moveq	r0, #1
 8000a9c:	2000      	movne	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmplt>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffea 	bl	8000a80 <__aeabi_cdcmpeq>
 8000aac:	bf34      	ite	cc
 8000aae:	2001      	movcc	r0, #1
 8000ab0:	2000      	movcs	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmple>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffe0 	bl	8000a80 <__aeabi_cdcmpeq>
 8000ac0:	bf94      	ite	ls
 8000ac2:	2001      	movls	r0, #1
 8000ac4:	2000      	movhi	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmpge>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffce 	bl	8000a70 <__aeabi_cdrcmple>
 8000ad4:	bf94      	ite	ls
 8000ad6:	2001      	movls	r0, #1
 8000ad8:	2000      	movhi	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmpgt>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffc4 	bl	8000a70 <__aeabi_cdrcmple>
 8000ae8:	bf34      	ite	cc
 8000aea:	2001      	movcc	r0, #1
 8000aec:	2000      	movcs	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpun>:
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x10>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d10a      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d102      	bne.n	8000b14 <__aeabi_dcmpun+0x20>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d102      	bne.n	8000b1a <__aeabi_dcmpun+0x26>
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	f04f 0001 	mov.w	r0, #1
 8000b1e:	4770      	bx	lr

08000b20 <__aeabi_d2iz>:
 8000b20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b24:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b28:	d215      	bcs.n	8000b56 <__aeabi_d2iz+0x36>
 8000b2a:	d511      	bpl.n	8000b50 <__aeabi_d2iz+0x30>
 8000b2c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b30:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b34:	d912      	bls.n	8000b5c <__aeabi_d2iz+0x3c>
 8000b36:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b42:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	4240      	negne	r0, r0
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5a:	d105      	bne.n	8000b68 <__aeabi_d2iz+0x48>
 8000b5c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b60:	bf08      	it	eq
 8000b62:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b66:	4770      	bx	lr
 8000b68:	f04f 0000 	mov.w	r0, #0
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop

08000b70 <__aeabi_d2uiz>:
 8000b70:	004a      	lsls	r2, r1, #1
 8000b72:	d211      	bcs.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b78:	d211      	bcs.n	8000b9e <__aeabi_d2uiz+0x2e>
 8000b7a:	d50d      	bpl.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d40e      	bmi.n	8000ba4 <__aeabi_d2uiz+0x34>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d102      	bne.n	8000baa <__aeabi_d2uiz+0x3a>
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_d2f>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb8:	bf24      	itt	cs
 8000bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bc2:	d90d      	bls.n	8000be0 <__aeabi_d2f+0x30>
 8000bc4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd8:	bf08      	it	eq
 8000bda:	f020 0001 	biceq.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be4:	d121      	bne.n	8000c2a <__aeabi_d2f+0x7a>
 8000be6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bea:	bfbc      	itt	lt
 8000bec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf0:	4770      	bxlt	lr
 8000bf2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfa:	f1c2 0218 	rsb	r2, r2, #24
 8000bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8000c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c06:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0a:	bf18      	it	ne
 8000c0c:	f040 0001 	orrne.w	r0, r0, #1
 8000c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c1c:	ea40 000c 	orr.w	r0, r0, ip
 8000c20:	fa23 f302 	lsr.w	r3, r3, r2
 8000c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c28:	e7cc      	b.n	8000bc4 <__aeabi_d2f+0x14>
 8000c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2e:	d107      	bne.n	8000c40 <__aeabi_d2f+0x90>
 8000c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c34:	bf1e      	ittt	ne
 8000c36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3e:	4770      	bxne	lr
 8000c40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295
 8000c64:	f000 b9e6 	b.w	8001034 <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f83c 	bl	8000cec <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__aeabi_d2lz>:
 8000c80:	b538      	push	{r3, r4, r5, lr}
 8000c82:	2200      	movs	r2, #0
 8000c84:	2300      	movs	r3, #0
 8000c86:	4604      	mov	r4, r0
 8000c88:	460d      	mov	r5, r1
 8000c8a:	f7ff ff0b 	bl	8000aa4 <__aeabi_dcmplt>
 8000c8e:	b928      	cbnz	r0, 8000c9c <__aeabi_d2lz+0x1c>
 8000c90:	4620      	mov	r0, r4
 8000c92:	4629      	mov	r1, r5
 8000c94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c98:	f000 b80a 	b.w	8000cb0 <__aeabi_d2ulz>
 8000c9c:	4620      	mov	r0, r4
 8000c9e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ca2:	f000 f805 	bl	8000cb0 <__aeabi_d2ulz>
 8000ca6:	4240      	negs	r0, r0
 8000ca8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cac:	bd38      	pop	{r3, r4, r5, pc}
 8000cae:	bf00      	nop

08000cb0 <__aeabi_d2ulz>:
 8000cb0:	b5d0      	push	{r4, r6, r7, lr}
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <__aeabi_d2ulz+0x34>)
 8000cb6:	4606      	mov	r6, r0
 8000cb8:	460f      	mov	r7, r1
 8000cba:	f7ff fc81 	bl	80005c0 <__aeabi_dmul>
 8000cbe:	f7ff ff57 	bl	8000b70 <__aeabi_d2uiz>
 8000cc2:	4604      	mov	r4, r0
 8000cc4:	f7ff fc02 	bl	80004cc <__aeabi_ui2d>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <__aeabi_d2ulz+0x38>)
 8000ccc:	f7ff fc78 	bl	80005c0 <__aeabi_dmul>
 8000cd0:	4602      	mov	r2, r0
 8000cd2:	460b      	mov	r3, r1
 8000cd4:	4630      	mov	r0, r6
 8000cd6:	4639      	mov	r1, r7
 8000cd8:	f7ff faba 	bl	8000250 <__aeabi_dsub>
 8000cdc:	f7ff ff48 	bl	8000b70 <__aeabi_d2uiz>
 8000ce0:	4621      	mov	r1, r4
 8000ce2:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce4:	3df00000 	.word	0x3df00000
 8000ce8:	41f00000 	.word	0x41f00000

08000cec <__udivmoddi4>:
 8000cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000cf0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	4604      	mov	r4, r0
 8000cf6:	468e      	mov	lr, r1
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d14a      	bne.n	8000d92 <__udivmoddi4+0xa6>
 8000cfc:	428a      	cmp	r2, r1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	d95f      	bls.n	8000dc2 <__udivmoddi4+0xd6>
 8000d02:	fab2 f682 	clz	r6, r2
 8000d06:	b14e      	cbz	r6, 8000d1c <__udivmoddi4+0x30>
 8000d08:	f1c6 0320 	rsb	r3, r6, #32
 8000d0c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	40b4      	lsls	r4, r6
 8000d14:	fa20 f303 	lsr.w	r3, r0, r3
 8000d18:	ea43 0e0e 	orr.w	lr, r3, lr
 8000d1c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d20:	fa1f fc87 	uxth.w	ip, r7
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fbbe f1f8 	udiv	r1, lr, r8
 8000d2a:	fb08 ee11 	mls	lr, r8, r1, lr
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x5e>
 8000d3a:	18fb      	adds	r3, r7, r3
 8000d3c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d40:	d202      	bcs.n	8000d48 <__udivmoddi4+0x5c>
 8000d42:	429a      	cmp	r2, r3
 8000d44:	f200 8154 	bhi.w	8000ff0 <__udivmoddi4+0x304>
 8000d48:	4601      	mov	r1, r0
 8000d4a:	1a9b      	subs	r3, r3, r2
 8000d4c:	b2a2      	uxth	r2, r4
 8000d4e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d52:	fb08 3310 	mls	r3, r8, r0, r3
 8000d56:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000d5e:	4594      	cmp	ip, r2
 8000d60:	d90b      	bls.n	8000d7a <__udivmoddi4+0x8e>
 8000d62:	18ba      	adds	r2, r7, r2
 8000d64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d68:	bf2c      	ite	cs
 8000d6a:	2401      	movcs	r4, #1
 8000d6c:	2400      	movcc	r4, #0
 8000d6e:	4594      	cmp	ip, r2
 8000d70:	d902      	bls.n	8000d78 <__udivmoddi4+0x8c>
 8000d72:	2c00      	cmp	r4, #0
 8000d74:	f000 813f 	beq.w	8000ff6 <__udivmoddi4+0x30a>
 8000d78:	4618      	mov	r0, r3
 8000d7a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7e:	eba2 020c 	sub.w	r2, r2, ip
 8000d82:	2100      	movs	r1, #0
 8000d84:	b11d      	cbz	r5, 8000d8e <__udivmoddi4+0xa2>
 8000d86:	40f2      	lsrs	r2, r6
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e9c5 2300 	strd	r2, r3, [r5]
 8000d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d905      	bls.n	8000da2 <__udivmoddi4+0xb6>
 8000d96:	b10d      	cbz	r5, 8000d9c <__udivmoddi4+0xb0>
 8000d98:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4608      	mov	r0, r1
 8000da0:	e7f5      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000da2:	fab3 f183 	clz	r1, r3
 8000da6:	2900      	cmp	r1, #0
 8000da8:	d14e      	bne.n	8000e48 <__udivmoddi4+0x15c>
 8000daa:	4543      	cmp	r3, r8
 8000dac:	f0c0 8112 	bcc.w	8000fd4 <__udivmoddi4+0x2e8>
 8000db0:	4282      	cmp	r2, r0
 8000db2:	f240 810f 	bls.w	8000fd4 <__udivmoddi4+0x2e8>
 8000db6:	4608      	mov	r0, r1
 8000db8:	2d00      	cmp	r5, #0
 8000dba:	d0e8      	beq.n	8000d8e <__udivmoddi4+0xa2>
 8000dbc:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dc0:	e7e5      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000dc2:	2a00      	cmp	r2, #0
 8000dc4:	f000 80ac 	beq.w	8000f20 <__udivmoddi4+0x234>
 8000dc8:	fab2 f682 	clz	r6, r2
 8000dcc:	2e00      	cmp	r6, #0
 8000dce:	f040 80bb 	bne.w	8000f48 <__udivmoddi4+0x25c>
 8000dd2:	1a8b      	subs	r3, r1, r2
 8000dd4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000dd8:	b2bc      	uxth	r4, r7
 8000dda:	2101      	movs	r1, #1
 8000ddc:	0c02      	lsrs	r2, r0, #16
 8000dde:	b280      	uxth	r0, r0
 8000de0:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de4:	fb0e 331c 	mls	r3, lr, ip, r3
 8000de8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000dec:	fb04 f20c 	mul.w	r2, r4, ip
 8000df0:	429a      	cmp	r2, r3
 8000df2:	d90e      	bls.n	8000e12 <__udivmoddi4+0x126>
 8000df4:	18fb      	adds	r3, r7, r3
 8000df6:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfa:	bf2c      	ite	cs
 8000dfc:	f04f 0901 	movcs.w	r9, #1
 8000e00:	f04f 0900 	movcc.w	r9, #0
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d903      	bls.n	8000e10 <__udivmoddi4+0x124>
 8000e08:	f1b9 0f00 	cmp.w	r9, #0
 8000e0c:	f000 80ec 	beq.w	8000fe8 <__udivmoddi4+0x2fc>
 8000e10:	46c4      	mov	ip, r8
 8000e12:	1a9b      	subs	r3, r3, r2
 8000e14:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e1c:	fb04 f408 	mul.w	r4, r4, r8
 8000e20:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000e24:	4294      	cmp	r4, r2
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x154>
 8000e28:	18ba      	adds	r2, r7, r2
 8000e2a:	f108 33ff 	add.w	r3, r8, #4294967295
 8000e2e:	bf2c      	ite	cs
 8000e30:	2001      	movcs	r0, #1
 8000e32:	2000      	movcc	r0, #0
 8000e34:	4294      	cmp	r4, r2
 8000e36:	d902      	bls.n	8000e3e <__udivmoddi4+0x152>
 8000e38:	2800      	cmp	r0, #0
 8000e3a:	f000 80d1 	beq.w	8000fe0 <__udivmoddi4+0x2f4>
 8000e3e:	4698      	mov	r8, r3
 8000e40:	1b12      	subs	r2, r2, r4
 8000e42:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000e46:	e79d      	b.n	8000d84 <__udivmoddi4+0x98>
 8000e48:	f1c1 0620 	rsb	r6, r1, #32
 8000e4c:	408b      	lsls	r3, r1
 8000e4e:	fa08 f401 	lsl.w	r4, r8, r1
 8000e52:	fa00 f901 	lsl.w	r9, r0, r1
 8000e56:	fa22 f706 	lsr.w	r7, r2, r6
 8000e5a:	fa28 f806 	lsr.w	r8, r8, r6
 8000e5e:	408a      	lsls	r2, r1
 8000e60:	431f      	orrs	r7, r3
 8000e62:	fa20 f306 	lsr.w	r3, r0, r6
 8000e66:	0c38      	lsrs	r0, r7, #16
 8000e68:	4323      	orrs	r3, r4
 8000e6a:	fa1f fc87 	uxth.w	ip, r7
 8000e6e:	0c1c      	lsrs	r4, r3, #16
 8000e70:	fbb8 fef0 	udiv	lr, r8, r0
 8000e74:	fb00 881e 	mls	r8, r0, lr, r8
 8000e78:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000e7c:	fb0e f80c 	mul.w	r8, lr, ip
 8000e80:	45a0      	cmp	r8, r4
 8000e82:	d90e      	bls.n	8000ea2 <__udivmoddi4+0x1b6>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e8a:	bf2c      	ite	cs
 8000e8c:	f04f 0b01 	movcs.w	fp, #1
 8000e90:	f04f 0b00 	movcc.w	fp, #0
 8000e94:	45a0      	cmp	r8, r4
 8000e96:	d903      	bls.n	8000ea0 <__udivmoddi4+0x1b4>
 8000e98:	f1bb 0f00 	cmp.w	fp, #0
 8000e9c:	f000 80b8 	beq.w	8001010 <__udivmoddi4+0x324>
 8000ea0:	46d6      	mov	lr, sl
 8000ea2:	eba4 0408 	sub.w	r4, r4, r8
 8000ea6:	fa1f f883 	uxth.w	r8, r3
 8000eaa:	fbb4 f3f0 	udiv	r3, r4, r0
 8000eae:	fb00 4413 	mls	r4, r0, r3, r4
 8000eb2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eb6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000eba:	45a4      	cmp	ip, r4
 8000ebc:	d90e      	bls.n	8000edc <__udivmoddi4+0x1f0>
 8000ebe:	193c      	adds	r4, r7, r4
 8000ec0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000ec4:	bf2c      	ite	cs
 8000ec6:	f04f 0801 	movcs.w	r8, #1
 8000eca:	f04f 0800 	movcc.w	r8, #0
 8000ece:	45a4      	cmp	ip, r4
 8000ed0:	d903      	bls.n	8000eda <__udivmoddi4+0x1ee>
 8000ed2:	f1b8 0f00 	cmp.w	r8, #0
 8000ed6:	f000 809f 	beq.w	8001018 <__udivmoddi4+0x32c>
 8000eda:	4603      	mov	r3, r0
 8000edc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ee0:	eba4 040c 	sub.w	r4, r4, ip
 8000ee4:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ee8:	4564      	cmp	r4, ip
 8000eea:	4673      	mov	r3, lr
 8000eec:	46e0      	mov	r8, ip
 8000eee:	d302      	bcc.n	8000ef6 <__udivmoddi4+0x20a>
 8000ef0:	d107      	bne.n	8000f02 <__udivmoddi4+0x216>
 8000ef2:	45f1      	cmp	r9, lr
 8000ef4:	d205      	bcs.n	8000f02 <__udivmoddi4+0x216>
 8000ef6:	ebbe 0302 	subs.w	r3, lr, r2
 8000efa:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000efe:	3801      	subs	r0, #1
 8000f00:	46e0      	mov	r8, ip
 8000f02:	b15d      	cbz	r5, 8000f1c <__udivmoddi4+0x230>
 8000f04:	ebb9 0203 	subs.w	r2, r9, r3
 8000f08:	eb64 0408 	sbc.w	r4, r4, r8
 8000f0c:	fa04 f606 	lsl.w	r6, r4, r6
 8000f10:	fa22 f301 	lsr.w	r3, r2, r1
 8000f14:	40cc      	lsrs	r4, r1
 8000f16:	431e      	orrs	r6, r3
 8000f18:	e9c5 6400 	strd	r6, r4, [r5]
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	e736      	b.n	8000d8e <__udivmoddi4+0xa2>
 8000f20:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f24:	0c01      	lsrs	r1, r0, #16
 8000f26:	4614      	mov	r4, r2
 8000f28:	b280      	uxth	r0, r0
 8000f2a:	4696      	mov	lr, r2
 8000f2c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f30:	2620      	movs	r6, #32
 8000f32:	4690      	mov	r8, r2
 8000f34:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000f38:	4610      	mov	r0, r2
 8000f3a:	fbb1 f1f2 	udiv	r1, r1, r2
 8000f3e:	eba3 0308 	sub.w	r3, r3, r8
 8000f42:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f46:	e74b      	b.n	8000de0 <__udivmoddi4+0xf4>
 8000f48:	40b7      	lsls	r7, r6
 8000f4a:	f1c6 0320 	rsb	r3, r6, #32
 8000f4e:	fa01 f206 	lsl.w	r2, r1, r6
 8000f52:	fa21 f803 	lsr.w	r8, r1, r3
 8000f56:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f5a:	fa20 f303 	lsr.w	r3, r0, r3
 8000f5e:	b2bc      	uxth	r4, r7
 8000f60:	40b0      	lsls	r0, r6
 8000f62:	4313      	orrs	r3, r2
 8000f64:	0c02      	lsrs	r2, r0, #16
 8000f66:	0c19      	lsrs	r1, r3, #16
 8000f68:	b280      	uxth	r0, r0
 8000f6a:	fbb8 f9fe 	udiv	r9, r8, lr
 8000f6e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000f72:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000f76:	fb09 f804 	mul.w	r8, r9, r4
 8000f7a:	4588      	cmp	r8, r1
 8000f7c:	d951      	bls.n	8001022 <__udivmoddi4+0x336>
 8000f7e:	1879      	adds	r1, r7, r1
 8000f80:	f109 3cff 	add.w	ip, r9, #4294967295
 8000f84:	bf2c      	ite	cs
 8000f86:	f04f 0a01 	movcs.w	sl, #1
 8000f8a:	f04f 0a00 	movcc.w	sl, #0
 8000f8e:	4588      	cmp	r8, r1
 8000f90:	d902      	bls.n	8000f98 <__udivmoddi4+0x2ac>
 8000f92:	f1ba 0f00 	cmp.w	sl, #0
 8000f96:	d031      	beq.n	8000ffc <__udivmoddi4+0x310>
 8000f98:	eba1 0108 	sub.w	r1, r1, r8
 8000f9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa0:	fb09 f804 	mul.w	r8, r9, r4
 8000fa4:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fa8:	b29b      	uxth	r3, r3
 8000faa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fae:	4543      	cmp	r3, r8
 8000fb0:	d235      	bcs.n	800101e <__udivmoddi4+0x332>
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fb8:	bf2c      	ite	cs
 8000fba:	f04f 0a01 	movcs.w	sl, #1
 8000fbe:	f04f 0a00 	movcc.w	sl, #0
 8000fc2:	4543      	cmp	r3, r8
 8000fc4:	d2bb      	bcs.n	8000f3e <__udivmoddi4+0x252>
 8000fc6:	f1ba 0f00 	cmp.w	sl, #0
 8000fca:	d1b8      	bne.n	8000f3e <__udivmoddi4+0x252>
 8000fcc:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd0:	443b      	add	r3, r7
 8000fd2:	e7b4      	b.n	8000f3e <__udivmoddi4+0x252>
 8000fd4:	1a84      	subs	r4, r0, r2
 8000fd6:	eb68 0203 	sbc.w	r2, r8, r3
 8000fda:	2001      	movs	r0, #1
 8000fdc:	4696      	mov	lr, r2
 8000fde:	e6eb      	b.n	8000db8 <__udivmoddi4+0xcc>
 8000fe0:	443a      	add	r2, r7
 8000fe2:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe6:	e72b      	b.n	8000e40 <__udivmoddi4+0x154>
 8000fe8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fec:	443b      	add	r3, r7
 8000fee:	e710      	b.n	8000e12 <__udivmoddi4+0x126>
 8000ff0:	3902      	subs	r1, #2
 8000ff2:	443b      	add	r3, r7
 8000ff4:	e6a9      	b.n	8000d4a <__udivmoddi4+0x5e>
 8000ff6:	443a      	add	r2, r7
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e6be      	b.n	8000d7a <__udivmoddi4+0x8e>
 8000ffc:	eba7 0808 	sub.w	r8, r7, r8
 8001000:	f1a9 0c02 	sub.w	ip, r9, #2
 8001004:	4441      	add	r1, r8
 8001006:	fbb1 f9fe 	udiv	r9, r1, lr
 800100a:	fb09 f804 	mul.w	r8, r9, r4
 800100e:	e7c9      	b.n	8000fa4 <__udivmoddi4+0x2b8>
 8001010:	f1ae 0e02 	sub.w	lr, lr, #2
 8001014:	443c      	add	r4, r7
 8001016:	e744      	b.n	8000ea2 <__udivmoddi4+0x1b6>
 8001018:	3b02      	subs	r3, #2
 800101a:	443c      	add	r4, r7
 800101c:	e75e      	b.n	8000edc <__udivmoddi4+0x1f0>
 800101e:	4649      	mov	r1, r9
 8001020:	e78d      	b.n	8000f3e <__udivmoddi4+0x252>
 8001022:	eba1 0108 	sub.w	r1, r1, r8
 8001026:	46cc      	mov	ip, r9
 8001028:	fbb1 f9fe 	udiv	r9, r1, lr
 800102c:	fb09 f804 	mul.w	r8, r9, r4
 8001030:	e7b8      	b.n	8000fa4 <__udivmoddi4+0x2b8>
 8001032:	bf00      	nop

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <read_voltage>:
/**
  * @brief Read voltage from ADC
  *
  */
static float read_voltage(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
    uint32_t adcValue = 0;
 800103e:	2300      	movs	r3, #0
 8001040:	61bb      	str	r3, [r7, #24]
    float voltage = 0.0f;
 8001042:	f04f 0300 	mov.w	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001048:	463b      	mov	r3, r7
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]
 8001056:	615a      	str	r2, [r3, #20]

    //   ADC
    sConfig.Channel = ADC_CHANNEL_5;
 8001058:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <read_voltage+0xa4>)
 800105a:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800105c:	2306      	movs	r3, #6
 800105e:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001060:	2300      	movs	r3, #0
 8001062:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001064:	237f      	movs	r3, #127	@ 0x7f
 8001066:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001068:	2304      	movs	r3, #4
 800106a:	613b      	str	r3, [r7, #16]
    sConfig.Offset = 0;
 800106c:	2300      	movs	r3, #0
 800106e:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001070:	463b      	mov	r3, r7
 8001072:	4619      	mov	r1, r3
 8001074:	481a      	ldr	r0, [pc, #104]	@ (80010e0 <read_voltage+0xa8>)
 8001076:	f002 f9a5 	bl	80033c4 <HAL_ADC_ConfigChannel>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d002      	beq.n	8001086 <read_voltage+0x4e>
    {
        return 0.0f;
 8001080:	f04f 0300 	mov.w	r3, #0
 8001084:	e023      	b.n	80010ce <read_voltage+0x96>
    }

    //   ADC
    if (HAL_ADC_Start(&hadc1) == HAL_OK)
 8001086:	4816      	ldr	r0, [pc, #88]	@ (80010e0 <read_voltage+0xa8>)
 8001088:	f001 ffc8 	bl	800301c <HAL_ADC_Start>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d11c      	bne.n	80010cc <read_voltage+0x94>
    {
        //   
        if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK)
 8001092:	2164      	movs	r1, #100	@ 0x64
 8001094:	4812      	ldr	r0, [pc, #72]	@ (80010e0 <read_voltage+0xa8>)
 8001096:	f002 f8af 	bl	80031f8 <HAL_ADC_PollForConversion>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d112      	bne.n	80010c6 <read_voltage+0x8e>
        {
            adcValue = HAL_ADC_GetValue(&hadc1);
 80010a0:	480f      	ldr	r0, [pc, #60]	@ (80010e0 <read_voltage+0xa8>)
 80010a2:	f002 f981 	bl	80033a8 <HAL_ADC_GetValue>
 80010a6:	61b8      	str	r0, [r7, #24]
            voltage = (float)adcValue * 3.3f / 4095.0f;
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010b2:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80010e4 <read_voltage+0xac>
 80010b6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010ba:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80010e8 <read_voltage+0xb0>
 80010be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        HAL_ADC_Stop(&hadc1);
 80010c6:	4806      	ldr	r0, [pc, #24]	@ (80010e0 <read_voltage+0xa8>)
 80010c8:	f002 f862 	bl	8003190 <HAL_ADC_Stop>
    }

    return voltage;
 80010cc:	69fb      	ldr	r3, [r7, #28]
}
 80010ce:	ee07 3a90 	vmov	s15, r3
 80010d2:	eeb0 0a67 	vmov.f32	s0, s15
 80010d6:	3720      	adds	r7, #32
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	14f00020 	.word	0x14f00020
 80010e0:	200001f4 	.word	0x200001f4
 80010e4:	40533333 	.word	0x40533333
 80010e8:	457ff000 	.word	0x457ff000

080010ec <read_temperature>:

/**
  * @brief Read temperature from internal sensor
  */
static float read_temperature(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
    //     ADC
    HAL_Delay(10);
 80010f2:	200a      	movs	r0, #10
 80010f4:	f001 fab0 	bl	8002658 <HAL_Delay>

    //   ADC   
    if (HAL_ADC_DeInit(&hadc1) != HAL_OK) {
 80010f8:	481e      	ldr	r0, [pc, #120]	@ (8001174 <read_temperature+0x88>)
 80010fa:	f001 fe61 	bl	8002dc0 <HAL_ADC_DeInit>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <read_temperature+0x1c>
        return -999.0f;
 8001104:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <read_temperature+0x8c>)
 8001106:	e02d      	b.n	8001164 <read_temperature+0x78>
    }
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001108:	481a      	ldr	r0, [pc, #104]	@ (8001174 <read_temperature+0x88>)
 800110a:	f001 fd0d 	bl	8002b28 <HAL_ADC_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <read_temperature+0x2c>
        return -999.0f;
 8001114:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <read_temperature+0x8c>)
 8001116:	e025      	b.n	8001164 <read_temperature+0x78>
    }

    //     
    HAL_Delay(5);
 8001118:	2005      	movs	r0, #5
 800111a:	f001 fa9d 	bl	8002658 <HAL_Delay>

    TU1AdcValues adcValues = {0};
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
    GetAdcValues(&adcValues);
 8001128:	1d3b      	adds	r3, r7, #4
 800112a:	4618      	mov	r0, r3
 800112c:	f001 f85a 	bl	80021e4 <GetAdcValues>

    //    
    if (adcValues.ChipTemperature < -40.0f || adcValues.ChipTemperature > 150.0f) {
 8001130:	edd7 7a01 	vldr	s15, [r7, #4]
 8001134:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800117c <read_temperature+0x90>
 8001138:	eef4 7ac7 	vcmpe.f32	s15, s14
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	d408      	bmi.n	8001154 <read_temperature+0x68>
 8001142:	edd7 7a01 	vldr	s15, [r7, #4]
 8001146:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001180 <read_temperature+0x94>
 800114a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800114e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001152:	dd06      	ble.n	8001162 <read_temperature+0x76>
        //      
        HAL_Delay(5);
 8001154:	2005      	movs	r0, #5
 8001156:	f001 fa7f 	bl	8002658 <HAL_Delay>
        GetAdcValues(&adcValues);
 800115a:	1d3b      	adds	r3, r7, #4
 800115c:	4618      	mov	r0, r3
 800115e:	f001 f841 	bl	80021e4 <GetAdcValues>
    }

    return adcValues.ChipTemperature;
 8001162:	687b      	ldr	r3, [r7, #4]
}
 8001164:	ee07 3a90 	vmov	s15, r3
 8001168:	eeb0 0a67 	vmov.f32	s0, s15
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	200001f4 	.word	0x200001f4
 8001178:	c479c000 	.word	0xc479c000
 800117c:	c2200000 	.word	0xc2200000
 8001180:	43160000 	.word	0x43160000

08001184 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART receive complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
    if(huart->Instance == LPUART1) {
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a2c      	ldr	r2, [pc, #176]	@ (8001244 <HAL_UART_RxCpltCallback+0xc0>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d153      	bne.n	800123e <HAL_UART_RxCpltCallback+0xba>
        uart_last_rx_time = HAL_GetTick();
 8001196:	f001 fa53 	bl	8002640 <HAL_GetTick>
 800119a:	4603      	mov	r3, r0
 800119c:	4a2a      	ldr	r2, [pc, #168]	@ (8001248 <HAL_UART_RxCpltCallback+0xc4>)
 800119e:	6013      	str	r3, [r2, #0]

        // ,     COMPLETE
        if (uart_rx_pos >= 8 && strncmp((char*)&uart_rx_buf[uart_rx_pos - 8], "COMPLETE", 8) == 0) {
 80011a0:	4b2a      	ldr	r3, [pc, #168]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	2b07      	cmp	r3, #7
 80011a6:	d922      	bls.n	80011ee <HAL_UART_RxCpltCallback+0x6a>
 80011a8:	4b28      	ldr	r3, [pc, #160]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	3b08      	subs	r3, #8
 80011ae:	4a28      	ldr	r2, [pc, #160]	@ (8001250 <HAL_UART_RxCpltCallback+0xcc>)
 80011b0:	4413      	add	r3, r2
 80011b2:	2208      	movs	r2, #8
 80011b4:	4927      	ldr	r1, [pc, #156]	@ (8001254 <HAL_UART_RxCpltCallback+0xd0>)
 80011b6:	4618      	mov	r0, r3
 80011b8:	f008 fdff 	bl	8009dba <strncmp>
 80011bc:	4603      	mov	r3, r0
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d115      	bne.n	80011ee <HAL_UART_RxCpltCallback+0x6a>
            complete_received = 1;
 80011c2:	4b25      	ldr	r3, [pc, #148]	@ (8001258 <HAL_UART_RxCpltCallback+0xd4>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	701a      	strb	r2, [r3, #0]
            uart_rx_pos = 0;
 80011c8:	4b20      	ldr	r3, [pc, #128]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	701a      	strb	r2, [r3, #0]
            memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 80011ce:	2280      	movs	r2, #128	@ 0x80
 80011d0:	2100      	movs	r1, #0
 80011d2:	481f      	ldr	r0, [pc, #124]	@ (8001250 <HAL_UART_RxCpltCallback+0xcc>)
 80011d4:	f008 fde9 	bl	8009daa <memset>
            HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 80011d8:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <HAL_UART_RxCpltCallback+0xcc>)
 80011e0:	4413      	add	r3, r2
 80011e2:	2201      	movs	r2, #1
 80011e4:	4619      	mov	r1, r3
 80011e6:	481d      	ldr	r0, [pc, #116]	@ (800125c <HAL_UART_RxCpltCallback+0xd8>)
 80011e8:	f005 fca0 	bl	8006b2c <HAL_UART_Receive_IT>
            return;
 80011ec:	e027      	b.n	800123e <HAL_UART_RxCpltCallback+0xba>
        }

        if(uart_rx_buf[uart_rx_pos] == '\n' || uart_rx_pos >= sizeof(uart_rx_buf)-1) {
 80011ee:	4b17      	ldr	r3, [pc, #92]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	461a      	mov	r2, r3
 80011f4:	4b16      	ldr	r3, [pc, #88]	@ (8001250 <HAL_UART_RxCpltCallback+0xcc>)
 80011f6:	5c9b      	ldrb	r3, [r3, r2]
 80011f8:	2b0a      	cmp	r3, #10
 80011fa:	d003      	beq.n	8001204 <HAL_UART_RxCpltCallback+0x80>
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	2b7e      	cmp	r3, #126	@ 0x7e
 8001202:	d90c      	bls.n	800121e <HAL_UART_RxCpltCallback+0x9a>
            uart_cmd_ready = 1;
 8001204:	4b16      	ldr	r3, [pc, #88]	@ (8001260 <HAL_UART_RxCpltCallback+0xdc>)
 8001206:	2201      	movs	r2, #1
 8001208:	701a      	strb	r2, [r3, #0]
            uart_rx_buf[uart_rx_pos] = '\0';
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	461a      	mov	r2, r3
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <HAL_UART_RxCpltCallback+0xcc>)
 8001212:	2100      	movs	r1, #0
 8001214:	5499      	strb	r1, [r3, r2]
            HAL_UART_AbortReceive_IT(&hlpuart1);
 8001216:	4811      	ldr	r0, [pc, #68]	@ (800125c <HAL_UART_RxCpltCallback+0xd8>)
 8001218:	f005 fcd4 	bl	8006bc4 <HAL_UART_AbortReceive_IT>
 800121c:	e00f      	b.n	800123e <HAL_UART_RxCpltCallback+0xba>
        } else {
            uart_rx_pos++;
 800121e:	4b0b      	ldr	r3, [pc, #44]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	3301      	adds	r3, #1
 8001224:	b2da      	uxtb	r2, r3
 8001226:	4b09      	ldr	r3, [pc, #36]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 8001228:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 800122a:	4b08      	ldr	r3, [pc, #32]	@ (800124c <HAL_UART_RxCpltCallback+0xc8>)
 800122c:	781b      	ldrb	r3, [r3, #0]
 800122e:	461a      	mov	r2, r3
 8001230:	4b07      	ldr	r3, [pc, #28]	@ (8001250 <HAL_UART_RxCpltCallback+0xcc>)
 8001232:	4413      	add	r3, r2
 8001234:	2201      	movs	r2, #1
 8001236:	4619      	mov	r1, r3
 8001238:	4808      	ldr	r0, [pc, #32]	@ (800125c <HAL_UART_RxCpltCallback+0xd8>)
 800123a:	f005 fc77 	bl	8006b2c <HAL_UART_Receive_IT>
        }
    }
}
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40008000 	.word	0x40008000
 8001248:	2000039c 	.word	0x2000039c
 800124c:	20000398 	.word	0x20000398
 8001250:	20000318 	.word	0x20000318
 8001254:	0800de08 	.word	0x0800de08
 8001258:	200003a5 	.word	0x200003a5
 800125c:	2000025c 	.word	0x2000025c
 8001260:	20000399 	.word	0x20000399

08001264 <enter_sleep_mode>:

/**
  * @brief       RTC
  */
static void enter_sleep_mode(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
    //  USB_STATUS = 1,         !
    if (usb_connection_status == 1) {
 800126a:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <enter_sleep_mode+0x60>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	2b01      	cmp	r3, #1
 8001272:	d022      	beq.n	80012ba <enter_sleep_mode+0x56>
        return;
    }

    //   PB0  PC13   USB_STATUS = 0
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001274:	2200      	movs	r2, #0
 8001276:	2101      	movs	r1, #1
 8001278:	4813      	ldr	r0, [pc, #76]	@ (80012c8 <enter_sleep_mode+0x64>)
 800127a:	f003 fb49 	bl	8004910 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800127e:	2200      	movs	r2, #0
 8001280:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001284:	4811      	ldr	r0, [pc, #68]	@ (80012cc <enter_sleep_mode+0x68>)
 8001286:	f003 fb43 	bl	8004910 <HAL_GPIO_WritePin>

    //  RTC WakeUp   
    HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 800128a:	4811      	ldr	r0, [pc, #68]	@ (80012d0 <enter_sleep_mode+0x6c>)
 800128c:	f005 fada 	bl	8006844 <HAL_RTCEx_DeactivateWakeUpTimer>

    //    : LSI = ~32.768 kHz,  16 -> 2048 
    // 2048  * _ =  
    uint32_t wakeup_ticks = (period_sec * 2048) - 1;
 8001290:	4b10      	ldr	r3, [pc, #64]	@ (80012d4 <enter_sleep_mode+0x70>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	02db      	lsls	r3, r3, #11
 8001296:	3b01      	subs	r3, #1
 8001298:	607b      	str	r3, [r7, #4]
    if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, wakeup_ticks, RTC_WAKEUPCLOCK_RTCCLK_DIV16, 0) != HAL_OK)
 800129a:	2300      	movs	r3, #0
 800129c:	2200      	movs	r2, #0
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	480b      	ldr	r0, [pc, #44]	@ (80012d0 <enter_sleep_mode+0x6c>)
 80012a2:	f005 fa49 	bl	8006738 <HAL_RTCEx_SetWakeUpTimer_IT>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <enter_sleep_mode+0x4c>
    {
        Error_Handler();
 80012ac:	f000 fc74 	bl	8001b98 <Error_Handler>
    }

    //    
    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80012b0:	2101      	movs	r1, #1
 80012b2:	2000      	movs	r0, #0
 80012b4:	f003 fb44 	bl	8004940 <HAL_PWR_EnterSLEEPMode>
 80012b8:	e000      	b.n	80012bc <enter_sleep_mode+0x58>
        return;
 80012ba:	bf00      	nop
}
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000000 	.word	0x20000000
 80012c8:	42020400 	.word	0x42020400
 80012cc:	42020800 	.word	0x42020800
 80012d0:	200002f0 	.word	0x200002f0
 80012d4:	200003a0 	.word	0x200003a0

080012d8 <process_uart_command>:
/**
  * @brief Process UART command from main MCU
  */
//   
static void process_uart_command(uint8_t* data, uint8_t len)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b090      	sub	sp, #64	@ 0x40
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
 80012e0:	460b      	mov	r3, r1
 80012e2:	70fb      	strb	r3, [r7, #3]
    char* date_ptr = strstr((char*)data, "DATE:");
 80012e4:	4965      	ldr	r1, [pc, #404]	@ (800147c <process_uart_command+0x1a4>)
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f008 fd8c 	bl	8009e04 <strstr>
 80012ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
    char* time_ptr = strstr((char*)data, ";TIME:");
 80012ee:	4964      	ldr	r1, [pc, #400]	@ (8001480 <process_uart_command+0x1a8>)
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f008 fd87 	bl	8009e04 <strstr>
 80012f6:	63b8      	str	r0, [r7, #56]	@ 0x38
    char* period_ptr = strstr((char*)data, ";PERIOD:");
 80012f8:	4962      	ldr	r1, [pc, #392]	@ (8001484 <process_uart_command+0x1ac>)
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f008 fd82 	bl	8009e04 <strstr>
 8001300:	6378      	str	r0, [r7, #52]	@ 0x34
    char* usb_ptr = strstr((char*)data, ";USB:");
 8001302:	4961      	ldr	r1, [pc, #388]	@ (8001488 <process_uart_command+0x1b0>)
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f008 fd7d 	bl	8009e04 <strstr>
 800130a:	6338      	str	r0, [r7, #48]	@ 0x30

    if(date_ptr && time_ptr && period_ptr && usb_ptr) {
 800130c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800130e:	2b00      	cmp	r3, #0
 8001310:	f000 809e 	beq.w	8001450 <process_uart_command+0x178>
 8001314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001316:	2b00      	cmp	r3, #0
 8001318:	f000 809a 	beq.w	8001450 <process_uart_command+0x178>
 800131c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800131e:	2b00      	cmp	r3, #0
 8001320:	f000 8096 	beq.w	8001450 <process_uart_command+0x178>
 8001324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001326:	2b00      	cmp	r3, #0
 8001328:	f000 8092 	beq.w	8001450 <process_uart_command+0x178>
        char date_str[16] = {0};
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
        char time_str[16] = {0};
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
 8001342:	605a      	str	r2, [r3, #4]
 8001344:	609a      	str	r2, [r3, #8]
 8001346:	60da      	str	r2, [r3, #12]
        uint8_t usb_status = 0;
 8001348:	2300      	movs	r3, #0
 800134a:	72fb      	strb	r3, [r7, #11]

        //  , ,    USB  
        sscanf(date_ptr, "DATE:%15[^;]", date_ptr);
 800134c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800134e:	494f      	ldr	r1, [pc, #316]	@ (800148c <process_uart_command+0x1b4>)
 8001350:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001352:	f008 fcb9 	bl	8009cc8 <siscanf>
        sscanf(time_ptr, ";TIME:%15[^;]", time_ptr);
 8001356:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001358:	494d      	ldr	r1, [pc, #308]	@ (8001490 <process_uart_command+0x1b8>)
 800135a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800135c:	f008 fcb4 	bl	8009cc8 <siscanf>
        sscanf(period_ptr, ";PERIOD:%lu", &period_sec);
 8001360:	4a4c      	ldr	r2, [pc, #304]	@ (8001494 <process_uart_command+0x1bc>)
 8001362:	494d      	ldr	r1, [pc, #308]	@ (8001498 <process_uart_command+0x1c0>)
 8001364:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001366:	f008 fcaf 	bl	8009cc8 <siscanf>
        sscanf(usb_ptr, ";USB:%hhu", &usb_status);
 800136a:	f107 030b 	add.w	r3, r7, #11
 800136e:	461a      	mov	r2, r3
 8001370:	494a      	ldr	r1, [pc, #296]	@ (800149c <process_uart_command+0x1c4>)
 8001372:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001374:	f008 fca8 	bl	8009cc8 <siscanf>

        //    
        strncpy(date_str, date_ptr + 5, 10); // "DATE:YYYY-MM-DD"
 8001378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800137a:	1d59      	adds	r1, r3, #5
 800137c:	f107 031c 	add.w	r3, r7, #28
 8001380:	220a      	movs	r2, #10
 8001382:	4618      	mov	r0, r3
 8001384:	f008 fd2b 	bl	8009dde <strncpy>
        strncpy(time_str, time_ptr + 6, 8);  // "TIME:HH:MM:SS"
 8001388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800138a:	1d99      	adds	r1, r3, #6
 800138c:	f107 030c 	add.w	r3, r7, #12
 8001390:	2208      	movs	r2, #8
 8001392:	4618      	mov	r0, r3
 8001394:	f008 fd23 	bl	8009dde <strncpy>

        HAL_Delay(100);
 8001398:	2064      	movs	r0, #100	@ 0x64
 800139a:	f001 f95d 	bl	8002658 <HAL_Delay>

        //  ,   
        period_received = 1;
 800139e:	4b40      	ldr	r3, [pc, #256]	@ (80014a0 <process_uart_command+0x1c8>)
 80013a0:	2201      	movs	r2, #1
 80013a2:	701a      	strb	r2, [r3, #0]

        //   USB   
        usb_connection_status = usb_status;
 80013a4:	7afa      	ldrb	r2, [r7, #11]
 80013a6:	4b3f      	ldr	r3, [pc, #252]	@ (80014a4 <process_uart_command+0x1cc>)
 80013a8:	701a      	strb	r2, [r3, #0]

        //      
       send_datetime_with_voltage_and_temp(date_str, time_str);
 80013aa:	f107 020c 	add.w	r2, r7, #12
 80013ae:	f107 031c 	add.w	r3, r7, #28
 80013b2:	4611      	mov	r1, r2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f000 f883 	bl	80014c0 <send_datetime_with_voltage_and_temp>

        //  USB_STATUS = 1,         !
        if (usb_connection_status == 0) {
 80013ba:	4b3a      	ldr	r3, [pc, #232]	@ (80014a4 <process_uart_command+0x1cc>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d145      	bne.n	8001450 <process_uart_command+0x178>
            //  COMPLETE    10 
            uint32_t start_time = HAL_GetTick();
 80013c4:	f001 f93c 	bl	8002640 <HAL_GetTick>
 80013c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
            complete_received = 0;
 80013ca:	4b37      	ldr	r3, [pc, #220]	@ (80014a8 <process_uart_command+0x1d0>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]

            while ((HAL_GetTick() - start_time) < COMPLETE_TIMEOUT_MS && !complete_received) {
 80013d0:	e02e      	b.n	8001430 <process_uart_command+0x158>
                //   UART 
                if(uart_cmd_ready) {
 80013d2:	4b36      	ldr	r3, [pc, #216]	@ (80014ac <process_uart_command+0x1d4>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d008      	beq.n	80013ee <process_uart_command+0x116>
                    uart_cmd_ready = 0;
 80013dc:	4b33      	ldr	r3, [pc, #204]	@ (80014ac <process_uart_command+0x1d4>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
                    //    ,  
                    process_uart_command(uart_rx_buf, uart_rx_pos);
 80013e2:	4b33      	ldr	r3, [pc, #204]	@ (80014b0 <process_uart_command+0x1d8>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	4619      	mov	r1, r3
 80013e8:	4832      	ldr	r0, [pc, #200]	@ (80014b4 <process_uart_command+0x1dc>)
 80013ea:	f7ff ff75 	bl	80012d8 <process_uart_command>
                }

                //  UART 
                if(uart_rx_pos > 0 && (HAL_GetTick() - uart_last_rx_time) > UART_TIMEOUT_MS) {
 80013ee:	4b30      	ldr	r3, [pc, #192]	@ (80014b0 <process_uart_command+0x1d8>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d019      	beq.n	800142a <process_uart_command+0x152>
 80013f6:	f001 f923 	bl	8002640 <HAL_GetTick>
 80013fa:	4602      	mov	r2, r0
 80013fc:	4b2e      	ldr	r3, [pc, #184]	@ (80014b8 <process_uart_command+0x1e0>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b64      	cmp	r3, #100	@ 0x64
 8001404:	d911      	bls.n	800142a <process_uart_command+0x152>
                    uart_rx_pos = 0;
 8001406:	4b2a      	ldr	r3, [pc, #168]	@ (80014b0 <process_uart_command+0x1d8>)
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
                    memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 800140c:	2280      	movs	r2, #128	@ 0x80
 800140e:	2100      	movs	r1, #0
 8001410:	4828      	ldr	r0, [pc, #160]	@ (80014b4 <process_uart_command+0x1dc>)
 8001412:	f008 fcca 	bl	8009daa <memset>
                    HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 8001416:	4b26      	ldr	r3, [pc, #152]	@ (80014b0 <process_uart_command+0x1d8>)
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	461a      	mov	r2, r3
 800141c:	4b25      	ldr	r3, [pc, #148]	@ (80014b4 <process_uart_command+0x1dc>)
 800141e:	4413      	add	r3, r2
 8001420:	2201      	movs	r2, #1
 8001422:	4619      	mov	r1, r3
 8001424:	4825      	ldr	r0, [pc, #148]	@ (80014bc <process_uart_command+0x1e4>)
 8001426:	f005 fb81 	bl	8006b2c <HAL_UART_Receive_IT>
                }

                HAL_Delay(10);
 800142a:	200a      	movs	r0, #10
 800142c:	f001 f914 	bl	8002658 <HAL_Delay>
            while ((HAL_GetTick() - start_time) < COMPLETE_TIMEOUT_MS && !complete_received) {
 8001430:	f001 f906 	bl	8002640 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800143e:	4293      	cmp	r3, r2
 8001440:	d804      	bhi.n	800144c <process_uart_command+0x174>
 8001442:	4b19      	ldr	r3, [pc, #100]	@ (80014a8 <process_uart_command+0x1d0>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	b2db      	uxtb	r3, r3
 8001448:	2b00      	cmp	r3, #0
 800144a:	d0c2      	beq.n	80013d2 <process_uart_command+0xfa>
            }

            //      USB_STATUS = 0
            enter_sleep_mode();
 800144c:	f7ff ff0a 	bl	8001264 <enter_sleep_mode>
        }
        //  USB_STATUS = 1,       
    }

    uart_rx_pos = 0;
 8001450:	4b17      	ldr	r3, [pc, #92]	@ (80014b0 <process_uart_command+0x1d8>)
 8001452:	2200      	movs	r2, #0
 8001454:	701a      	strb	r2, [r3, #0]
    memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8001456:	2280      	movs	r2, #128	@ 0x80
 8001458:	2100      	movs	r1, #0
 800145a:	4816      	ldr	r0, [pc, #88]	@ (80014b4 <process_uart_command+0x1dc>)
 800145c:	f008 fca5 	bl	8009daa <memset>
    HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 8001460:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <process_uart_command+0x1d8>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	461a      	mov	r2, r3
 8001466:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <process_uart_command+0x1dc>)
 8001468:	4413      	add	r3, r2
 800146a:	2201      	movs	r2, #1
 800146c:	4619      	mov	r1, r3
 800146e:	4813      	ldr	r0, [pc, #76]	@ (80014bc <process_uart_command+0x1e4>)
 8001470:	f005 fb5c 	bl	8006b2c <HAL_UART_Receive_IT>
}
 8001474:	bf00      	nop
 8001476:	3740      	adds	r7, #64	@ 0x40
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	0800de14 	.word	0x0800de14
 8001480:	0800de1c 	.word	0x0800de1c
 8001484:	0800de24 	.word	0x0800de24
 8001488:	0800de30 	.word	0x0800de30
 800148c:	0800de38 	.word	0x0800de38
 8001490:	0800de48 	.word	0x0800de48
 8001494:	200003a0 	.word	0x200003a0
 8001498:	0800de58 	.word	0x0800de58
 800149c:	0800de64 	.word	0x0800de64
 80014a0:	200003a6 	.word	0x200003a6
 80014a4:	20000000 	.word	0x20000000
 80014a8:	200003a5 	.word	0x200003a5
 80014ac:	20000399 	.word	0x20000399
 80014b0:	20000398 	.word	0x20000398
 80014b4:	20000318 	.word	0x20000318
 80014b8:	2000039c 	.word	0x2000039c
 80014bc:	2000025c 	.word	0x2000025c

080014c0 <send_datetime_with_voltage_and_temp>:

/**
  * @brief Send datetime with voltage and temperature to main MCU
  */
static void send_datetime_with_voltage_and_temp(char* date_str, char* time_str)
{
 80014c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c2:	b0ab      	sub	sp, #172	@ 0xac
 80014c4:	af06      	add	r7, sp, #24
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
    float voltage = read_voltage();
 80014ca:	f7ff fdb5 	bl	8001038 <read_voltage>
 80014ce:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
    float temperature = read_temperature();
 80014d2:	f7ff fe0b 	bl	80010ec <read_temperature>
 80014d6:	ed87 0a22 	vstr	s0, [r7, #136]	@ 0x88


    char uart_msg[128];

    //      ,     
    snprintf(uart_msg, sizeof(uart_msg),
 80014da:	4b16      	ldr	r3, [pc, #88]	@ (8001534 <send_datetime_with_voltage_and_temp+0x74>)
 80014dc:	681e      	ldr	r6, [r3, #0]
 80014de:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80014e2:	f7ff f815 	bl	8000510 <__aeabi_f2d>
 80014e6:	4604      	mov	r4, r0
 80014e8:	460d      	mov	r5, r1
 80014ea:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 80014ee:	f7ff f80f 	bl	8000510 <__aeabi_f2d>
 80014f2:	4602      	mov	r2, r0
 80014f4:	460b      	mov	r3, r1
 80014f6:	f107 0008 	add.w	r0, r7, #8
 80014fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80014fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001502:	9601      	str	r6, [sp, #4]
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a0b      	ldr	r2, [pc, #44]	@ (8001538 <send_datetime_with_voltage_and_temp+0x78>)
 800150c:	2180      	movs	r1, #128	@ 0x80
 800150e:	f008 fb83 	bl	8009c18 <sniprintf>
           "DATE:%s;TIME:%s;PERIOD:%lu;VOLTAGE:%.4f;TEMP:%.2f\r\n",
           date_str, time_str, period_sec, voltage, temperature);

    HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), 100);
 8001512:	f107 0308 	add.w	r3, r7, #8
 8001516:	4618      	mov	r0, r3
 8001518:	f7fe fe8e 	bl	8000238 <strlen>
 800151c:	4603      	mov	r3, r0
 800151e:	b29a      	uxth	r2, r3
 8001520:	f107 0108 	add.w	r1, r7, #8
 8001524:	2364      	movs	r3, #100	@ 0x64
 8001526:	4805      	ldr	r0, [pc, #20]	@ (800153c <send_datetime_with_voltage_and_temp+0x7c>)
 8001528:	f005 fa72 	bl	8006a10 <HAL_UART_Transmit>
}
 800152c:	bf00      	nop
 800152e:	3794      	adds	r7, #148	@ 0x94
 8001530:	46bd      	mov	sp, r7
 8001532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001534:	200003a0 	.word	0x200003a0
 8001538:	0800de70 	.word	0x0800de70
 800153c:	2000025c 	.word	0x2000025c

08001540 <HAL_RTCEx_WakeUpTimerEventCallback>:
/**
  * @brief    WakeUp Timer.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  //   
  wakeup_flag = 1;
 8001548:	4b04      	ldr	r3, [pc, #16]	@ (800155c <HAL_RTCEx_WakeUpTimerEventCallback+0x1c>)
 800154a:	2201      	movs	r2, #1
 800154c:	701a      	strb	r2, [r3, #0]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	200003a4 	.word	0x200003a4

08001560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001562:	b0a9      	sub	sp, #164	@ 0xa4
 8001564:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001566:	f001 f800 	bl	800256a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800156a:	f000 f90d 	bl	8001788 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800156e:	f000 fa85 	bl	8001a7c <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001572:	f000 f9ed 	bl	8001950 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 8001576:	f000 f951 	bl	800181c <MX_ADC1_Init>
  MX_RTC_Init();
 800157a:	f000 fa35 	bl	80019e8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  //    RTC WakeUp
  HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 800157e:	2200      	movs	r2, #0
 8001580:	2100      	movs	r1, #0
 8001582:	2002      	movs	r0, #2
 8001584:	f002 fe4f 	bl	8004226 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001588:	2002      	movs	r0, #2
 800158a:	f002 fe66 	bl	800425a <HAL_NVIC_EnableIRQ>

  //   PC13  PB0  
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800158e:	2201      	movs	r2, #1
 8001590:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001594:	486f      	ldr	r0, [pc, #444]	@ (8001754 <main+0x1f4>)
 8001596:	f003 f9bb 	bl	8004910 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800159a:	2201      	movs	r2, #1
 800159c:	2101      	movs	r1, #1
 800159e:	486e      	ldr	r0, [pc, #440]	@ (8001758 <main+0x1f8>)
 80015a0:	f003 f9b6 	bl	8004910 <HAL_GPIO_WritePin>

  //  UART 
  uart_last_rx_time = HAL_GetTick();
 80015a4:	f001 f84c 	bl	8002640 <HAL_GetTick>
 80015a8:	4603      	mov	r3, r0
 80015aa:	4a6c      	ldr	r2, [pc, #432]	@ (800175c <main+0x1fc>)
 80015ac:	6013      	str	r3, [r2, #0]
  HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 80015ae:	4b6c      	ldr	r3, [pc, #432]	@ (8001760 <main+0x200>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b6b      	ldr	r3, [pc, #428]	@ (8001764 <main+0x204>)
 80015b6:	4413      	add	r3, r2
 80015b8:	2201      	movs	r2, #1
 80015ba:	4619      	mov	r1, r3
 80015bc:	486a      	ldr	r0, [pc, #424]	@ (8001768 <main+0x208>)
 80015be:	f005 fab5 	bl	8006b2c <HAL_UART_Receive_IT>

  //      
  period_received = 0;
 80015c2:	4b6a      	ldr	r3, [pc, #424]	@ (800176c <main+0x20c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]

  {

	  //    
	  //  :     RTC       USB_STATUS = 0
	     if(wakeup_flag && period_received && (usb_connection_status == 0))
 80015c8:	4b69      	ldr	r3, [pc, #420]	@ (8001770 <main+0x210>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 8091 	beq.w	80016f6 <main+0x196>
 80015d4:	4b65      	ldr	r3, [pc, #404]	@ (800176c <main+0x20c>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	2b00      	cmp	r3, #0
 80015dc:	f000 808b 	beq.w	80016f6 <main+0x196>
 80015e0:	4b64      	ldr	r3, [pc, #400]	@ (8001774 <main+0x214>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	f040 8085 	bne.w	80016f6 <main+0x196>
	     {
	         //  
	         wakeup_flag = 0;
 80015ec:	4b60      	ldr	r3, [pc, #384]	@ (8001770 <main+0x210>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	701a      	strb	r2, [r3, #0]

	         //   PC13  PB0
	         HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80015f2:	2201      	movs	r2, #1
 80015f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015f8:	4856      	ldr	r0, [pc, #344]	@ (8001754 <main+0x1f4>)
 80015fa:	f003 f989 	bl	8004910 <HAL_GPIO_WritePin>
	         HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80015fe:	2201      	movs	r2, #1
 8001600:	2101      	movs	r1, #1
 8001602:	4855      	ldr	r0, [pc, #340]	@ (8001758 <main+0x1f8>)
 8001604:	f003 f984 	bl	8004910 <HAL_GPIO_WritePin>

	         //  3   
	         HAL_Delay(3000);
 8001608:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800160c:	f001 f824 	bl	8002658 <HAL_Delay>

	         //    
	         float voltage = read_voltage();
 8001610:	f7ff fd12 	bl	8001038 <read_voltage>
 8001614:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c
	         float temperature = read_temperature();
 8001618:	f7ff fd68 	bl	80010ec <read_temperature>
 800161c:	ed87 0a22 	vstr	s0, [r7, #136]	@ 0x88


	         //      
	         char uart_msg[128];
	         snprintf(uart_msg, sizeof(uart_msg),
 8001620:	4b55      	ldr	r3, [pc, #340]	@ (8001778 <main+0x218>)
 8001622:	681e      	ldr	r6, [r3, #0]
 8001624:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001628:	f7fe ff72 	bl	8000510 <__aeabi_f2d>
 800162c:	4604      	mov	r4, r0
 800162e:	460d      	mov	r5, r1
 8001630:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001634:	f7fe ff6c 	bl	8000510 <__aeabi_f2d>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	1d38      	adds	r0, r7, #4
 800163e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001642:	e9cd 4500 	strd	r4, r5, [sp]
 8001646:	4633      	mov	r3, r6
 8001648:	4a4c      	ldr	r2, [pc, #304]	@ (800177c <main+0x21c>)
 800164a:	2180      	movs	r1, #128	@ 0x80
 800164c:	f008 fae4 	bl	8009c18 <sniprintf>
	                "DATE:2000-01-01;TIME:00:00:00;PERIOD:%lu;VOLTAGE:%.4f;TEMP:%.2f\r\n",
	                period_sec, voltage, temperature);

	         HAL_UART_Transmit(&hlpuart1, (uint8_t*)uart_msg, strlen(uart_msg), 100);
 8001650:	1d3b      	adds	r3, r7, #4
 8001652:	4618      	mov	r0, r3
 8001654:	f7fe fdf0 	bl	8000238 <strlen>
 8001658:	4603      	mov	r3, r0
 800165a:	b29a      	uxth	r2, r3
 800165c:	1d39      	adds	r1, r7, #4
 800165e:	2364      	movs	r3, #100	@ 0x64
 8001660:	4841      	ldr	r0, [pc, #260]	@ (8001768 <main+0x208>)
 8001662:	f005 f9d5 	bl	8006a10 <HAL_UART_Transmit>

	         //  COMPLETE    10 
	         uint32_t start_time = HAL_GetTick();
 8001666:	f000 ffeb 	bl	8002640 <HAL_GetTick>
 800166a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	         complete_received = 0;
 800166e:	4b44      	ldr	r3, [pc, #272]	@ (8001780 <main+0x220>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]

	         while ((HAL_GetTick() - start_time) < COMPLETE_TIMEOUT_MS && !complete_received) {
 8001674:	e02e      	b.n	80016d4 <main+0x174>
	             //   UART 
	             if(uart_cmd_ready) {
 8001676:	4b43      	ldr	r3, [pc, #268]	@ (8001784 <main+0x224>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b00      	cmp	r3, #0
 800167e:	d008      	beq.n	8001692 <main+0x132>
	                 uart_cmd_ready = 0;
 8001680:	4b40      	ldr	r3, [pc, #256]	@ (8001784 <main+0x224>)
 8001682:	2200      	movs	r2, #0
 8001684:	701a      	strb	r2, [r3, #0]
	                 process_uart_command(uart_rx_buf, uart_rx_pos);
 8001686:	4b36      	ldr	r3, [pc, #216]	@ (8001760 <main+0x200>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	4619      	mov	r1, r3
 800168c:	4835      	ldr	r0, [pc, #212]	@ (8001764 <main+0x204>)
 800168e:	f7ff fe23 	bl	80012d8 <process_uart_command>
	             }

	             //  UART 
	             if(uart_rx_pos > 0 && (HAL_GetTick() - uart_last_rx_time) > UART_TIMEOUT_MS) {
 8001692:	4b33      	ldr	r3, [pc, #204]	@ (8001760 <main+0x200>)
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d019      	beq.n	80016ce <main+0x16e>
 800169a:	f000 ffd1 	bl	8002640 <HAL_GetTick>
 800169e:	4602      	mov	r2, r0
 80016a0:	4b2e      	ldr	r3, [pc, #184]	@ (800175c <main+0x1fc>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b64      	cmp	r3, #100	@ 0x64
 80016a8:	d911      	bls.n	80016ce <main+0x16e>
	                 uart_rx_pos = 0;
 80016aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001760 <main+0x200>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	701a      	strb	r2, [r3, #0]
	                 memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 80016b0:	2280      	movs	r2, #128	@ 0x80
 80016b2:	2100      	movs	r1, #0
 80016b4:	482b      	ldr	r0, [pc, #172]	@ (8001764 <main+0x204>)
 80016b6:	f008 fb78 	bl	8009daa <memset>
	                 HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 80016ba:	4b29      	ldr	r3, [pc, #164]	@ (8001760 <main+0x200>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	4b28      	ldr	r3, [pc, #160]	@ (8001764 <main+0x204>)
 80016c2:	4413      	add	r3, r2
 80016c4:	2201      	movs	r2, #1
 80016c6:	4619      	mov	r1, r3
 80016c8:	4827      	ldr	r0, [pc, #156]	@ (8001768 <main+0x208>)
 80016ca:	f005 fa2f 	bl	8006b2c <HAL_UART_Receive_IT>
	             }

	             HAL_Delay(10);
 80016ce:	200a      	movs	r0, #10
 80016d0:	f000 ffc2 	bl	8002658 <HAL_Delay>
	         while ((HAL_GetTick() - start_time) < COMPLETE_TIMEOUT_MS && !complete_received) {
 80016d4:	f000 ffb4 	bl	8002640 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d804      	bhi.n	80016f2 <main+0x192>
 80016e8:	4b25      	ldr	r3, [pc, #148]	@ (8001780 <main+0x220>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d0c1      	beq.n	8001676 <main+0x116>
	         }

	         //      USB_STATUS = 0
	         enter_sleep_mode();
 80016f2:	f7ff fdb7 	bl	8001264 <enter_sleep_mode>
	     }

	     //  UART  (       USB)
	     if(uart_cmd_ready) {
 80016f6:	4b23      	ldr	r3, [pc, #140]	@ (8001784 <main+0x224>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d008      	beq.n	8001712 <main+0x1b2>
	         uart_cmd_ready = 0;
 8001700:	4b20      	ldr	r3, [pc, #128]	@ (8001784 <main+0x224>)
 8001702:	2200      	movs	r2, #0
 8001704:	701a      	strb	r2, [r3, #0]
	         process_uart_command(uart_rx_buf, uart_rx_pos);
 8001706:	4b16      	ldr	r3, [pc, #88]	@ (8001760 <main+0x200>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	4815      	ldr	r0, [pc, #84]	@ (8001764 <main+0x204>)
 800170e:	f7ff fde3 	bl	80012d8 <process_uart_command>
	     }

	     //   UART
	     if(uart_rx_pos > 0 && (HAL_GetTick() - uart_last_rx_time) > UART_TIMEOUT_MS) {
 8001712:	4b13      	ldr	r3, [pc, #76]	@ (8001760 <main+0x200>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	f43f af56 	beq.w	80015c8 <main+0x68>
 800171c:	f000 ff90 	bl	8002640 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <main+0x1fc>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	2b64      	cmp	r3, #100	@ 0x64
 800172a:	f67f af4d 	bls.w	80015c8 <main+0x68>
	         uart_rx_pos = 0;
 800172e:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <main+0x200>)
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
	         memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8001734:	2280      	movs	r2, #128	@ 0x80
 8001736:	2100      	movs	r1, #0
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <main+0x204>)
 800173a:	f008 fb36 	bl	8009daa <memset>
	         HAL_UART_Receive_IT(&hlpuart1, &uart_rx_buf[uart_rx_pos], 1);
 800173e:	4b08      	ldr	r3, [pc, #32]	@ (8001760 <main+0x200>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	461a      	mov	r2, r3
 8001744:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <main+0x204>)
 8001746:	4413      	add	r3, r2
 8001748:	2201      	movs	r2, #1
 800174a:	4619      	mov	r1, r3
 800174c:	4806      	ldr	r0, [pc, #24]	@ (8001768 <main+0x208>)
 800174e:	f005 f9ed 	bl	8006b2c <HAL_UART_Receive_IT>
	     if(wakeup_flag && period_received && (usb_connection_status == 0))
 8001752:	e739      	b.n	80015c8 <main+0x68>
 8001754:	42020800 	.word	0x42020800
 8001758:	42020400 	.word	0x42020400
 800175c:	2000039c 	.word	0x2000039c
 8001760:	20000398 	.word	0x20000398
 8001764:	20000318 	.word	0x20000318
 8001768:	2000025c 	.word	0x2000025c
 800176c:	200003a6 	.word	0x200003a6
 8001770:	200003a4 	.word	0x200003a4
 8001774:	20000000 	.word	0x20000000
 8001778:	200003a0 	.word	0x200003a0
 800177c:	0800dea4 	.word	0x0800dea4
 8001780:	200003a5 	.word	0x200003a5
 8001784:	20000399 	.word	0x20000399

08001788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b098      	sub	sp, #96	@ 0x60
 800178c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178e:	f107 0318 	add.w	r3, r7, #24
 8001792:	2248      	movs	r2, #72	@ 0x48
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f008 fb07 	bl	8009daa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179c:	1d3b      	adds	r3, r7, #4
 800179e:	2200      	movs	r2, #0
 80017a0:	601a      	str	r2, [r3, #0]
 80017a2:	605a      	str	r2, [r3, #4]
 80017a4:	609a      	str	r2, [r3, #8]
 80017a6:	60da      	str	r2, [r3, #12]
 80017a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80017aa:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80017ae:	f003 f909 	bl	80049c4 <HAL_PWREx_ControlVoltageScaling>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <SystemClock_Config+0x34>
  {
    Error_Handler();
 80017b8:	f000 f9ee 	bl	8001b98 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80017bc:	2318      	movs	r3, #24
 80017be:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80017c4:	2301      	movs	r3, #1
 80017c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80017c8:	2301      	movs	r3, #1
 80017ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80017cc:	2300      	movs	r3, #0
 80017ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80017d0:	2360      	movs	r3, #96	@ 0x60
 80017d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017d4:	2300      	movs	r3, #0
 80017d6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017d8:	f107 0318 	add.w	r3, r7, #24
 80017dc:	4618      	mov	r0, r3
 80017de:	f003 f9d1 	bl	8004b84 <HAL_RCC_OscConfig>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <SystemClock_Config+0x64>
  {
    Error_Handler();
 80017e8:	f000 f9d6 	bl	8001b98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ec:	230f      	movs	r3, #15
 80017ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80017f0:	2300      	movs	r3, #0
 80017f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017f4:	2300      	movs	r3, #0
 80017f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001800:	1d3b      	adds	r3, r7, #4
 8001802:	2100      	movs	r1, #0
 8001804:	4618      	mov	r0, r3
 8001806:	f003 fe93 	bl	8005530 <HAL_RCC_ClockConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001810:	f000 f9c2 	bl	8001b98 <Error_Handler>
  }
}
 8001814:	bf00      	nop
 8001816:	3760      	adds	r7, #96	@ 0x60
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001822:	f107 031c 	add.w	r3, r7, #28
 8001826:	2200      	movs	r2, #0
 8001828:	601a      	str	r2, [r3, #0]
 800182a:	605a      	str	r2, [r3, #4]
 800182c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800182e:	1d3b      	adds	r3, r7, #4
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]
 800183a:	611a      	str	r2, [r3, #16]
 800183c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800183e:	4b41      	ldr	r3, [pc, #260]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001840:	4a41      	ldr	r2, [pc, #260]	@ (8001948 <MX_ADC1_Init+0x12c>)
 8001842:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001844:	4b3f      	ldr	r3, [pc, #252]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001846:	2200      	movs	r2, #0
 8001848:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800184a:	4b3e      	ldr	r3, [pc, #248]	@ (8001944 <MX_ADC1_Init+0x128>)
 800184c:	2200      	movs	r2, #0
 800184e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001850:	4b3c      	ldr	r3, [pc, #240]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001852:	2200      	movs	r2, #0
 8001854:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001856:	4b3b      	ldr	r3, [pc, #236]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001858:	2201      	movs	r2, #1
 800185a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800185c:	4b39      	ldr	r3, [pc, #228]	@ (8001944 <MX_ADC1_Init+0x128>)
 800185e:	2204      	movs	r2, #4
 8001860:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001862:	4b38      	ldr	r3, [pc, #224]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001864:	2200      	movs	r2, #0
 8001866:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001868:	4b36      	ldr	r3, [pc, #216]	@ (8001944 <MX_ADC1_Init+0x128>)
 800186a:	2200      	movs	r2, #0
 800186c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 800186e:	4b35      	ldr	r3, [pc, #212]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001870:	2204      	movs	r2, #4
 8001872:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001874:	4b33      	ldr	r3, [pc, #204]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800187c:	4b31      	ldr	r3, [pc, #196]	@ (8001944 <MX_ADC1_Init+0x128>)
 800187e:	2200      	movs	r2, #0
 8001880:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001882:	4b30      	ldr	r3, [pc, #192]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001884:	2200      	movs	r2, #0
 8001886:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001888:	4b2e      	ldr	r3, [pc, #184]	@ (8001944 <MX_ADC1_Init+0x128>)
 800188a:	2200      	movs	r2, #0
 800188c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001890:	4b2c      	ldr	r3, [pc, #176]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001892:	2200      	movs	r2, #0
 8001894:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001896:	4b2b      	ldr	r3, [pc, #172]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001898:	2200      	movs	r2, #0
 800189a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800189e:	4829      	ldr	r0, [pc, #164]	@ (8001944 <MX_ADC1_Init+0x128>)
 80018a0:	f001 f942 	bl	8002b28 <HAL_ADC_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80018aa:	f000 f975 	bl	8001b98 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80018b2:	f107 031c 	add.w	r3, r7, #28
 80018b6:	4619      	mov	r1, r3
 80018b8:	4822      	ldr	r0, [pc, #136]	@ (8001944 <MX_ADC1_Init+0x128>)
 80018ba:	f002 fb35 	bl	8003f28 <HAL_ADCEx_MultiModeConfigChannel>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80018c4:	f000 f968 	bl	8001b98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80018c8:	4b20      	ldr	r3, [pc, #128]	@ (800194c <MX_ADC1_Init+0x130>)
 80018ca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80018cc:	2306      	movs	r3, #6
 80018ce:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80018d0:	2300      	movs	r3, #0
 80018d2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80018d4:	237f      	movs	r3, #127	@ 0x7f
 80018d6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80018d8:	2304      	movs	r3, #4
 80018da:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80018dc:	2300      	movs	r3, #0
 80018de:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018e0:	1d3b      	adds	r3, r7, #4
 80018e2:	4619      	mov	r1, r3
 80018e4:	4817      	ldr	r0, [pc, #92]	@ (8001944 <MX_ADC1_Init+0x128>)
 80018e6:	f001 fd6d 	bl	80033c4 <HAL_ADC_ConfigChannel>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d001      	beq.n	80018f4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80018f0:	f000 f952 	bl	8001b98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80018f4:	230c      	movs	r3, #12
 80018f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018f8:	1d3b      	adds	r3, r7, #4
 80018fa:	4619      	mov	r1, r3
 80018fc:	4811      	ldr	r0, [pc, #68]	@ (8001944 <MX_ADC1_Init+0x128>)
 80018fe:	f001 fd61 	bl	80033c4 <HAL_ADC_ConfigChannel>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8001908:	f000 f946 	bl	8001b98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800190c:	2312      	movs	r3, #18
 800190e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001910:	1d3b      	adds	r3, r7, #4
 8001912:	4619      	mov	r1, r3
 8001914:	480b      	ldr	r0, [pc, #44]	@ (8001944 <MX_ADC1_Init+0x128>)
 8001916:	f001 fd55 	bl	80033c4 <HAL_ADC_ConfigChannel>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8001920:	f000 f93a 	bl	8001b98 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001924:	2318      	movs	r3, #24
 8001926:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001928:	1d3b      	adds	r3, r7, #4
 800192a:	4619      	mov	r1, r3
 800192c:	4805      	ldr	r0, [pc, #20]	@ (8001944 <MX_ADC1_Init+0x128>)
 800192e:	f001 fd49 	bl	80033c4 <HAL_ADC_ConfigChannel>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8001938:	f000 f92e 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800193c:	bf00      	nop
 800193e:	3728      	adds	r7, #40	@ 0x28
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	200001f4 	.word	0x200001f4
 8001948:	42028000 	.word	0x42028000
 800194c:	14f00020 	.word	0x14f00020

08001950 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001954:	4b22      	ldr	r3, [pc, #136]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001956:	4a23      	ldr	r2, [pc, #140]	@ (80019e4 <MX_LPUART1_UART_Init+0x94>)
 8001958:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 800195a:	4b21      	ldr	r3, [pc, #132]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 800195c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001960:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001962:	4b1f      	ldr	r3, [pc, #124]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001968:	4b1d      	ldr	r3, [pc, #116]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 800196a:	2200      	movs	r2, #0
 800196c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800196e:	4b1c      	ldr	r3, [pc, #112]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001974:	4b1a      	ldr	r3, [pc, #104]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001976:	220c      	movs	r2, #12
 8001978:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197a:	4b19      	ldr	r3, [pc, #100]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 800197c:	2200      	movs	r2, #0
 800197e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001980:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001982:	2200      	movs	r2, #0
 8001984:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001986:	4b16      	ldr	r3, [pc, #88]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001988:	2200      	movs	r2, #0
 800198a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 800198e:	2200      	movs	r2, #0
 8001990:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001992:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 8001994:	2200      	movs	r2, #0
 8001996:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001998:	4811      	ldr	r0, [pc, #68]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 800199a:	f004 ffe9 	bl	8006970 <HAL_UART_Init>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80019a4:	f000 f8f8 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019a8:	2100      	movs	r1, #0
 80019aa:	480d      	ldr	r0, [pc, #52]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 80019ac:	f007 f941 	bl	8008c32 <HAL_UARTEx_SetTxFifoThreshold>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80019b6:	f000 f8ef 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80019ba:	2100      	movs	r1, #0
 80019bc:	4808      	ldr	r0, [pc, #32]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 80019be:	f007 f976 	bl	8008cae <HAL_UARTEx_SetRxFifoThreshold>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80019c8:	f000 f8e6 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80019cc:	4804      	ldr	r0, [pc, #16]	@ (80019e0 <MX_LPUART1_UART_Init+0x90>)
 80019ce:	f007 f8f7 	bl	8008bc0 <HAL_UARTEx_DisableFifoMode>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80019d8:	f000 f8de 	bl	8001b98 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	2000025c 	.word	0x2000025c
 80019e4:	40008000 	.word	0x40008000

080019e8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b086      	sub	sp, #24
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 80019ee:	463b      	mov	r3, r7
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
 80019fc:	615a      	str	r2, [r3, #20]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80019fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a00:	4a1d      	ldr	r2, [pc, #116]	@ (8001a78 <MX_RTC_Init+0x90>)
 8001a02:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001a04:	4b1b      	ldr	r3, [pc, #108]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001a0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a0c:	227f      	movs	r2, #127	@ 0x7f
 8001a0e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001a10:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a12:	22ff      	movs	r2, #255	@ 0xff
 8001a14:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a16:	4b17      	ldr	r3, [pc, #92]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001a1c:	4b15      	ldr	r3, [pc, #84]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a22:	4b14      	ldr	r3, [pc, #80]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a28:	4b12      	ldr	r3, [pc, #72]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a2a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a2e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001a30:	4b10      	ldr	r3, [pc, #64]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001a36:	480f      	ldr	r0, [pc, #60]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a38:	f004 fd70 	bl	800651c <HAL_RTC_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8001a42:	f000 f8a9 	bl	8001b98 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8001a46:	2300      	movs	r3, #0
 8001a48:	603b      	str	r3, [r7, #0]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	617b      	str	r3, [r7, #20]
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8001a56:	463b      	mov	r3, r7
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4806      	ldr	r0, [pc, #24]	@ (8001a74 <MX_RTC_Init+0x8c>)
 8001a5c:	f004 ff5c 	bl	8006918 <HAL_RTCEx_PrivilegeModeSet>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001a66:	f000 f897 	bl	8001b98 <Error_Handler>

  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001a6a:	bf00      	nop
 8001a6c:	3718      	adds	r7, #24
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	200002f0 	.word	0x200002f0
 8001a78:	40002800 	.word	0x40002800

08001a7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08a      	sub	sp, #40	@ 0x28
 8001a80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]
 8001a8c:	609a      	str	r2, [r3, #8]
 8001a8e:	60da      	str	r2, [r3, #12]
 8001a90:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a92:	4b3d      	ldr	r3, [pc, #244]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001a94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a96:	4a3c      	ldr	r2, [pc, #240]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001a98:	f043 0304 	orr.w	r3, r3, #4
 8001a9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a9e:	4b3a      	ldr	r3, [pc, #232]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001aaa:	4b37      	ldr	r3, [pc, #220]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aae:	4a36      	ldr	r2, [pc, #216]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ab0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ab4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ab6:	4b34      	ldr	r3, [pc, #208]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ab8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac2:	4b31      	ldr	r3, [pc, #196]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac6:	4a30      	ldr	r2, [pc, #192]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ac8:	f043 0301 	orr.w	r3, r3, #1
 8001acc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ace:	4b2e      	ldr	r3, [pc, #184]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ada:	4b2b      	ldr	r3, [pc, #172]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ade:	4a2a      	ldr	r2, [pc, #168]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ae0:	f043 0302 	orr.w	r3, r3, #2
 8001ae4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ae6:	4b28      	ldr	r3, [pc, #160]	@ (8001b88 <MX_GPIO_Init+0x10c>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	f003 0302 	and.w	r3, r3, #2
 8001aee:	607b      	str	r3, [r7, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001af2:	2200      	movs	r2, #0
 8001af4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001af8:	4824      	ldr	r0, [pc, #144]	@ (8001b8c <MX_GPIO_Init+0x110>)
 8001afa:	f002 ff09 	bl	8004910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2110      	movs	r1, #16
 8001b02:	4823      	ldr	r0, [pc, #140]	@ (8001b90 <MX_GPIO_Init+0x114>)
 8001b04:	f002 ff04 	bl	8004910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	4821      	ldr	r0, [pc, #132]	@ (8001b94 <MX_GPIO_Init+0x118>)
 8001b0e:	f002 feff 	bl	8004910 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001b12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b20:	2300      	movs	r3, #0
 8001b22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4818      	ldr	r0, [pc, #96]	@ (8001b8c <MX_GPIO_Init+0x110>)
 8001b2c:	f002 fc6a 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : Bat23_Pin */
  GPIO_InitStruct.Pin = Bat23_Pin;
 8001b30:	2302      	movs	r3, #2
 8001b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Bat23_GPIO_Port, &GPIO_InitStruct);
 8001b3c:	f107 0314 	add.w	r3, r7, #20
 8001b40:	4619      	mov	r1, r3
 8001b42:	4813      	ldr	r0, [pc, #76]	@ (8001b90 <MX_GPIO_Init+0x114>)
 8001b44:	f002 fc5e 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b48:	2310      	movs	r3, #16
 8001b4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b54:	2300      	movs	r3, #0
 8001b56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b58:	f107 0314 	add.w	r3, r7, #20
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <MX_GPIO_Init+0x114>)
 8001b60:	f002 fc50 	bl	8004404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b64:	2301      	movs	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4806      	ldr	r0, [pc, #24]	@ (8001b94 <MX_GPIO_Init+0x118>)
 8001b7c:	f002 fc42 	bl	8004404 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b80:	bf00      	nop
 8001b82:	3728      	adds	r7, #40	@ 0x28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	42020800 	.word	0x42020800
 8001b90:	42020000 	.word	0x42020000
 8001b94:	42020400 	.word	0x42020400

08001b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9c:	b672      	cpsid	i
}
 8001b9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <Error_Handler+0x8>

08001ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bae:	4a0e      	ldr	r2, [pc, #56]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bb6:	4b0c      	ldr	r3, [pc, #48]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	607b      	str	r3, [r7, #4]
 8001bc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc2:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bc6:	4a08      	ldr	r2, [pc, #32]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bcc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <HAL_MspInit+0x44>)
 8001bd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bd6:	603b      	str	r3, [r7, #0]
 8001bd8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bda:	f002 ff9f 	bl	8004b1c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b0ae      	sub	sp, #184	@ 0xb8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
 8001c02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2294      	movs	r2, #148	@ 0x94
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f008 f8cc 	bl	8009daa <memset>
  if(hadc->Instance==ADC1)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a27      	ldr	r2, [pc, #156]	@ (8001cb4 <HAL_ADC_MspInit+0xc8>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d146      	bne.n	8001caa <HAL_ADC_MspInit+0xbe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c1c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001c20:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001c22:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001c26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSAI1SOURCE_MSI;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001c32:	2310      	movs	r3, #16
 8001c34:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001c36:	2307      	movs	r3, #7
 8001c38:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001c42:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c48:	f107 0310 	add.w	r3, r7, #16
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f003 ff4f 	bl	8005af0 <HAL_RCCEx_PeriphCLKConfig>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001c58:	f7ff ff9e 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001c5c:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <HAL_ADC_MspInit+0xcc>)
 8001c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c60:	4a15      	ldr	r2, [pc, #84]	@ (8001cb8 <HAL_ADC_MspInit+0xcc>)
 8001c62:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c68:	4b13      	ldr	r3, [pc, #76]	@ (8001cb8 <HAL_ADC_MspInit+0xcc>)
 8001c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c74:	4b10      	ldr	r3, [pc, #64]	@ (8001cb8 <HAL_ADC_MspInit+0xcc>)
 8001c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c78:	4a0f      	ldr	r2, [pc, #60]	@ (8001cb8 <HAL_ADC_MspInit+0xcc>)
 8001c7a:	f043 0301 	orr.w	r3, r3, #1
 8001c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c80:	4b0d      	ldr	r3, [pc, #52]	@ (8001cb8 <HAL_ADC_MspInit+0xcc>)
 8001c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	60bb      	str	r3, [r7, #8]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c92:	2303      	movs	r3, #3
 8001c94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c9e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4805      	ldr	r0, [pc, #20]	@ (8001cbc <HAL_ADC_MspInit+0xd0>)
 8001ca6:	f002 fbad 	bl	8004404 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001caa:	bf00      	nop
 8001cac:	37b8      	adds	r7, #184	@ 0xb8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	42028000 	.word	0x42028000
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	42020000 	.word	0x42020000

08001cc0 <HAL_ADC_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a08      	ldr	r2, [pc, #32]	@ (8001cf0 <HAL_ADC_MspDeInit+0x30>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d109      	bne.n	8001ce6 <HAL_ADC_MspDeInit+0x26>
  {
    /* USER CODE BEGIN ADC1_MspDeInit 0 */

    /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001cd2:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <HAL_ADC_MspDeInit+0x34>)
 8001cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cd6:	4a07      	ldr	r2, [pc, #28]	@ (8001cf4 <HAL_ADC_MspDeInit+0x34>)
 8001cd8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001cdc:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 8001cde:	2101      	movs	r1, #1
 8001ce0:	4805      	ldr	r0, [pc, #20]	@ (8001cf8 <HAL_ADC_MspDeInit+0x38>)
 8001ce2:	f002 fd0f 	bl	8004704 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN ADC1_MspDeInit 1 */

    /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	42028000 	.word	0x42028000
 8001cf4:	40021000 	.word	0x40021000
 8001cf8:	42020000 	.word	0x42020000

08001cfc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b0ae      	sub	sp, #184	@ 0xb8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d14:	f107 0310 	add.w	r3, r7, #16
 8001d18:	2294      	movs	r2, #148	@ 0x94
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f008 f844 	bl	8009daa <memset>
  if(huart->Instance==LPUART1)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a25      	ldr	r2, [pc, #148]	@ (8001dbc <HAL_UART_MspInit+0xc0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d143      	bne.n	8001db4 <HAL_UART_MspInit+0xb8>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001d2c:	2320      	movs	r3, #32
 8001d2e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001d30:	2300      	movs	r3, #0
 8001d32:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d34:	f107 0310 	add.w	r3, r7, #16
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f003 fed9 	bl	8005af0 <HAL_RCCEx_PeriphCLKConfig>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d001      	beq.n	8001d48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d44:	f7ff ff28 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001d48:	4b1d      	ldr	r3, [pc, #116]	@ (8001dc0 <HAL_UART_MspInit+0xc4>)
 8001d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d4c:	4a1c      	ldr	r2, [pc, #112]	@ (8001dc0 <HAL_UART_MspInit+0xc4>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001d54:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <HAL_UART_MspInit+0xc4>)
 8001d56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d60:	4b17      	ldr	r3, [pc, #92]	@ (8001dc0 <HAL_UART_MspInit+0xc4>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d64:	4a16      	ldr	r2, [pc, #88]	@ (8001dc0 <HAL_UART_MspInit+0xc4>)
 8001d66:	f043 0302 	orr.w	r3, r3, #2
 8001d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6c:	4b14      	ldr	r3, [pc, #80]	@ (8001dc0 <HAL_UART_MspInit+0xc4>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PB10     ------> LPUART1_RX
    PB11     ------> LPUART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d78:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001d7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d80:	2302      	movs	r3, #2
 8001d82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001d92:	2308      	movs	r3, #8
 8001d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d98:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4809      	ldr	r0, [pc, #36]	@ (8001dc4 <HAL_UART_MspInit+0xc8>)
 8001da0:	f002 fb30 	bl	8004404 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2100      	movs	r1, #0
 8001da8:	2042      	movs	r0, #66	@ 0x42
 8001daa:	f002 fa3c 	bl	8004226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001dae:	2042      	movs	r0, #66	@ 0x42
 8001db0:	f002 fa53 	bl	800425a <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001db4:	bf00      	nop
 8001db6:	37b8      	adds	r7, #184	@ 0xb8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40008000 	.word	0x40008000
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	42020400 	.word	0x42020400

08001dc8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b0a8      	sub	sp, #160	@ 0xa0
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	2294      	movs	r2, #148	@ 0x94
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f007 ffe6 	bl	8009daa <memset>
  if(hrtc->Instance==RTC)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a1a      	ldr	r2, [pc, #104]	@ (8001e4c <HAL_RTC_MspInit+0x84>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d12c      	bne.n	8001e42 <HAL_RTC_MspInit+0x7a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001de8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001dec:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001dee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001df2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001df6:	f107 030c 	add.w	r3, r7, #12
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f003 fe78 	bl	8005af0 <HAL_RCCEx_PeriphCLKConfig>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001e06:	f7ff fec7 	bl	8001b98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001e0a:	4b11      	ldr	r3, [pc, #68]	@ (8001e50 <HAL_RTC_MspInit+0x88>)
 8001e0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e10:	4a0f      	ldr	r2, [pc, #60]	@ (8001e50 <HAL_RTC_MspInit+0x88>)
 8001e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e16:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001e50 <HAL_RTC_MspInit+0x88>)
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e50 <HAL_RTC_MspInit+0x88>)
 8001e20:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e24:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <HAL_RTC_MspInit+0x88>)
 8001e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2100      	movs	r1, #0
 8001e36:	2002      	movs	r0, #2
 8001e38:	f002 f9f5 	bl	8004226 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 8001e3c:	2002      	movs	r0, #2
 8001e3e:	f002 fa0c 	bl	800425a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001e42:	bf00      	nop
 8001e44:	37a0      	adds	r7, #160	@ 0xa0
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40002800 	.word	0x40002800
 8001e50:	40021000 	.word	0x40021000

08001e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e58:	bf00      	nop
 8001e5a:	e7fd      	b.n	8001e58 <NMI_Handler+0x4>

08001e5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e60:	bf00      	nop
 8001e62:	e7fd      	b.n	8001e60 <HardFault_Handler+0x4>

08001e64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e68:	bf00      	nop
 8001e6a:	e7fd      	b.n	8001e68 <MemManage_Handler+0x4>

08001e6c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <BusFault_Handler+0x4>

08001e74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e78:	bf00      	nop
 8001e7a:	e7fd      	b.n	8001e78 <UsageFault_Handler+0x4>

08001e7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eaa:	f000 fbb5 	bl	8002618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <RTC_IRQHandler>:

/**
  * @brief This function handles RTC non-secure interrupts through EXTI line 17.
  */
void RTC_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <RTC_IRQHandler+0x10>)
 8001eba:	f004 fd13 	bl	80068e4 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	200002f0 	.word	0x200002f0

08001ec8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <LPUART1_IRQHandler+0x10>)
 8001ece:	f004 ff47 	bl	8006d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	2000025c 	.word	0x2000025c

08001edc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  return 1;
 8001ee0:	2301      	movs	r3, #1
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_kill>:

int _kill(int pid, int sig)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ef6:	f007 ffe5 	bl	8009ec4 <__errno>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2216      	movs	r2, #22
 8001efe:	601a      	str	r2, [r3, #0]
  return -1;
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3708      	adds	r7, #8
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}

08001f0c <_exit>:

void _exit (int status)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f14:	f04f 31ff 	mov.w	r1, #4294967295
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f7ff ffe7 	bl	8001eec <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f1e:	bf00      	nop
 8001f20:	e7fd      	b.n	8001f1e <_exit+0x12>

08001f22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b086      	sub	sp, #24
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	e00a      	b.n	8001f4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f34:	f3af 8000 	nop.w
 8001f38:	4601      	mov	r1, r0
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	1c5a      	adds	r2, r3, #1
 8001f3e:	60ba      	str	r2, [r7, #8]
 8001f40:	b2ca      	uxtb	r2, r1
 8001f42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	3301      	adds	r3, #1
 8001f48:	617b      	str	r3, [r7, #20]
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	dbf0      	blt.n	8001f34 <_read+0x12>
  }

  return len;
 8001f52:	687b      	ldr	r3, [r7, #4]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}

08001f5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b086      	sub	sp, #24
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	60f8      	str	r0, [r7, #12]
 8001f64:	60b9      	str	r1, [r7, #8]
 8001f66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f68:	2300      	movs	r3, #0
 8001f6a:	617b      	str	r3, [r7, #20]
 8001f6c:	e009      	b.n	8001f82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1c5a      	adds	r2, r3, #1
 8001f72:	60ba      	str	r2, [r7, #8]
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7c:	697b      	ldr	r3, [r7, #20]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	617b      	str	r3, [r7, #20]
 8001f82:	697a      	ldr	r2, [r7, #20]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	dbf1      	blt.n	8001f6e <_write+0x12>
  }
  return len;
 8001f8a:	687b      	ldr	r3, [r7, #4]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3718      	adds	r7, #24
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <_close>:

int _close(int file)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fbc:	605a      	str	r2, [r3, #4]
  return 0;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr

08001fcc <_isatty>:

int _isatty(int file)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001fd4:	2301      	movs	r3, #1
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b085      	sub	sp, #20
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	60b9      	str	r1, [r7, #8]
 8001fec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001fee:	2300      	movs	r3, #0
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b086      	sub	sp, #24
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002004:	4a14      	ldr	r2, [pc, #80]	@ (8002058 <_sbrk+0x5c>)
 8002006:	4b15      	ldr	r3, [pc, #84]	@ (800205c <_sbrk+0x60>)
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002010:	4b13      	ldr	r3, [pc, #76]	@ (8002060 <_sbrk+0x64>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d102      	bne.n	800201e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002018:	4b11      	ldr	r3, [pc, #68]	@ (8002060 <_sbrk+0x64>)
 800201a:	4a12      	ldr	r2, [pc, #72]	@ (8002064 <_sbrk+0x68>)
 800201c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800201e:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <_sbrk+0x64>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4413      	add	r3, r2
 8002026:	693a      	ldr	r2, [r7, #16]
 8002028:	429a      	cmp	r2, r3
 800202a:	d207      	bcs.n	800203c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800202c:	f007 ff4a 	bl	8009ec4 <__errno>
 8002030:	4603      	mov	r3, r0
 8002032:	220c      	movs	r2, #12
 8002034:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002036:	f04f 33ff 	mov.w	r3, #4294967295
 800203a:	e009      	b.n	8002050 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800203c:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <_sbrk+0x64>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002042:	4b07      	ldr	r3, [pc, #28]	@ (8002060 <_sbrk+0x64>)
 8002044:	681a      	ldr	r2, [r3, #0]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4413      	add	r3, r2
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <_sbrk+0x64>)
 800204c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800204e:	68fb      	ldr	r3, [r7, #12]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	20030000 	.word	0x20030000
 800205c:	00000400 	.word	0x00000400
 8002060:	200003a8 	.word	0x200003a8
 8002064:	20000500 	.word	0x20000500

08002068 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800206c:	4b06      	ldr	r3, [pc, #24]	@ (8002088 <SystemInit+0x20>)
 800206e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002072:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <SystemInit+0x20>)
 8002074:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002078:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	e000ed00 	.word	0xe000ed00

0800208c <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 800208c:	b480      	push	{r7}
 800208e:	b087      	sub	sp, #28
 8002090:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 8002092:	4b4f      	ldr	r3, [pc, #316]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b00      	cmp	r3, #0
 800209c:	d107      	bne.n	80020ae <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 800209e:	4b4c      	ldr	r3, [pc, #304]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 80020a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020a4:	0a1b      	lsrs	r3, r3, #8
 80020a6:	f003 030f 	and.w	r3, r3, #15
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	e005      	b.n	80020ba <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 80020ae:	4b48      	ldr	r3, [pc, #288]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	091b      	lsrs	r3, r3, #4
 80020b4:	f003 030f 	and.w	r3, r3, #15
 80020b8:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80020ba:	4a46      	ldr	r2, [pc, #280]	@ (80021d4 <SystemCoreClockUpdate+0x148>)
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c2:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80020c4:	4b42      	ldr	r3, [pc, #264]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	f003 030c 	and.w	r3, r3, #12
 80020cc:	2b0c      	cmp	r3, #12
 80020ce:	d866      	bhi.n	800219e <SystemCoreClockUpdate+0x112>
 80020d0:	a201      	add	r2, pc, #4	@ (adr r2, 80020d8 <SystemCoreClockUpdate+0x4c>)
 80020d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d6:	bf00      	nop
 80020d8:	0800210d 	.word	0x0800210d
 80020dc:	0800219f 	.word	0x0800219f
 80020e0:	0800219f 	.word	0x0800219f
 80020e4:	0800219f 	.word	0x0800219f
 80020e8:	08002115 	.word	0x08002115
 80020ec:	0800219f 	.word	0x0800219f
 80020f0:	0800219f 	.word	0x0800219f
 80020f4:	0800219f 	.word	0x0800219f
 80020f8:	0800211d 	.word	0x0800211d
 80020fc:	0800219f 	.word	0x0800219f
 8002100:	0800219f 	.word	0x0800219f
 8002104:	0800219f 	.word	0x0800219f
 8002108:	08002125 	.word	0x08002125
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 800210c:	4a32      	ldr	r2, [pc, #200]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	6013      	str	r3, [r2, #0]
      break;
 8002112:	e048      	b.n	80021a6 <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002114:	4b30      	ldr	r3, [pc, #192]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 8002116:	4a31      	ldr	r2, [pc, #196]	@ (80021dc <SystemCoreClockUpdate+0x150>)
 8002118:	601a      	str	r2, [r3, #0]
      break;
 800211a:	e044      	b.n	80021a6 <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800211c:	4b2e      	ldr	r3, [pc, #184]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 800211e:	4a2f      	ldr	r2, [pc, #188]	@ (80021dc <SystemCoreClockUpdate+0x150>)
 8002120:	601a      	str	r2, [r3, #0]
      break;
 8002122:	e040      	b.n	80021a6 <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8002124:	4b2a      	ldr	r3, [pc, #168]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	f003 0303 	and.w	r3, r3, #3
 800212c:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 800212e:	4b28      	ldr	r3, [pc, #160]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	091b      	lsrs	r3, r3, #4
 8002134:	f003 030f 	and.w	r3, r3, #15
 8002138:	3301      	adds	r3, #1
 800213a:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	2b02      	cmp	r3, #2
 8002140:	d003      	beq.n	800214a <SystemCoreClockUpdate+0xbe>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2b03      	cmp	r3, #3
 8002146:	d006      	beq.n	8002156 <SystemCoreClockUpdate+0xca>
 8002148:	e00b      	b.n	8002162 <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 800214a:	4a24      	ldr	r2, [pc, #144]	@ (80021dc <SystemCoreClockUpdate+0x150>)
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002152:	613b      	str	r3, [r7, #16]
          break;
 8002154:	e00b      	b.n	800216e <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 8002156:	4a21      	ldr	r2, [pc, #132]	@ (80021dc <SystemCoreClockUpdate+0x150>)
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	fbb2 f3f3 	udiv	r3, r2, r3
 800215e:	613b      	str	r3, [r7, #16]
          break;
 8002160:	e005      	b.n	800216e <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 8002162:	697a      	ldr	r2, [r7, #20]
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	fbb2 f3f3 	udiv	r3, r2, r3
 800216a:	613b      	str	r3, [r7, #16]
          break;
 800216c:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 800216e:	4b18      	ldr	r3, [pc, #96]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	0a1b      	lsrs	r3, r3, #8
 8002174:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	fb02 f303 	mul.w	r3, r2, r3
 800217e:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8002180:	4b13      	ldr	r3, [pc, #76]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	0e5b      	lsrs	r3, r3, #25
 8002186:	f003 0303 	and.w	r3, r3, #3
 800218a:	3301      	adds	r3, #1
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8002190:	693a      	ldr	r2, [r7, #16]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	fbb2 f3f3 	udiv	r3, r2, r3
 8002198:	4a0f      	ldr	r2, [pc, #60]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 800219a:	6013      	str	r3, [r2, #0]
      break;
 800219c:	e003      	b.n	80021a6 <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 800219e:	4a0e      	ldr	r2, [pc, #56]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	6013      	str	r3, [r2, #0]
      break;
 80021a4:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 80021a6:	4b0a      	ldr	r3, [pc, #40]	@ (80021d0 <SystemCoreClockUpdate+0x144>)
 80021a8:	689b      	ldr	r3, [r3, #8]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	f003 030f 	and.w	r3, r3, #15
 80021b0:	4a0b      	ldr	r2, [pc, #44]	@ (80021e0 <SystemCoreClockUpdate+0x154>)
 80021b2:	5cd3      	ldrb	r3, [r2, r3]
 80021b4:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80021b6:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 80021b8:	681a      	ldr	r2, [r3, #0]
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	fa22 f303 	lsr.w	r3, r2, r3
 80021c0:	4a05      	ldr	r2, [pc, #20]	@ (80021d8 <SystemCoreClockUpdate+0x14c>)
 80021c2:	6013      	str	r3, [r2, #0]
}
 80021c4:	bf00      	nop
 80021c6:	371c      	adds	r7, #28
 80021c8:	46bd      	mov	sp, r7
 80021ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ce:	4770      	bx	lr
 80021d0:	40021000 	.word	0x40021000
 80021d4:	0800df0c 	.word	0x0800df0c
 80021d8:	20000004 	.word	0x20000004
 80021dc:	00f42400 	.word	0x00f42400
 80021e0:	0800def4 	.word	0x0800def4

080021e4 <GetAdcValues>:
#include "u_utils.h"
#include "main.h"
#include <stdio.h>

void GetAdcValues(TU1AdcValues *const OutVal)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b096      	sub	sp, #88	@ 0x58
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]


	//  
	//   
  //    ,     
  MODIFY_REG(ADC12_COMMON->CCR, ADC_CCR_PRESC_Msk | ADC_CCR_CKMODE_Msk, ADC_CCR_TSEN | ADC_CCR_VBATEN | ADC_CCR_VREFEN | ADC_CCR_CKMODE_1);
 80021ec:	4ba4      	ldr	r3, [pc, #656]	@ (8002480 <GetAdcValues+0x29c>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f023 73ff 	bic.w	r3, r3, #33423360	@ 0x1fe0000
 80021f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021f8:	4aa1      	ldr	r2, [pc, #644]	@ (8002480 <GetAdcValues+0x29c>)
 80021fa:	f043 73e1 	orr.w	r3, r3, #29491200	@ 0x1c20000
 80021fe:	6093      	str	r3, [r2, #8]
  //     
  volatile int i;
  for(i = 0; i < 1000; i++); //  
 8002200:	2300      	movs	r3, #0
 8002202:	60fb      	str	r3, [r7, #12]
 8002204:	e002      	b.n	800220c <GetAdcValues+0x28>
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	3301      	adds	r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002212:	dbf8      	blt.n	8002206 <GetAdcValues+0x22>
  MODIFY_REG(ADC12_COMMON->CCR, 0, ADC_CCR_TSEN | ADC_CCR_VBATEN | ADC_CCR_VREFEN);
 8002214:	4b9a      	ldr	r3, [pc, #616]	@ (8002480 <GetAdcValues+0x29c>)
 8002216:	689b      	ldr	r3, [r3, #8]
 8002218:	4a99      	ldr	r2, [pc, #612]	@ (8002480 <GetAdcValues+0x29c>)
 800221a:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 800221e:	6093      	str	r3, [r2, #8]

   MODIFY_REG(ADC1->CR,   0,  ADC_CR_ADEN);
 8002220:	4b98      	ldr	r3, [pc, #608]	@ (8002484 <GetAdcValues+0x2a0>)
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	4a97      	ldr	r2, [pc, #604]	@ (8002484 <GetAdcValues+0x2a0>)
 8002226:	f043 0301 	orr.w	r3, r3, #1
 800222a:	6093      	str	r3, [r2, #8]
   while(!(ADC1->ISR & ADC_ISR_ADRDY));
 800222c:	bf00      	nop
 800222e:	4b95      	ldr	r3, [pc, #596]	@ (8002484 <GetAdcValues+0x2a0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b00      	cmp	r3, #0
 8002238:	d0f9      	beq.n	800222e <GetAdcValues+0x4a>

   MODIFY_REG(ADC1->CR,   ADC_CR_ADCALDIF,  0);
 800223a:	4b92      	ldr	r3, [pc, #584]	@ (8002484 <GetAdcValues+0x2a0>)
 800223c:	689b      	ldr	r3, [r3, #8]
 800223e:	4a91      	ldr	r2, [pc, #580]	@ (8002484 <GetAdcValues+0x2a0>)
 8002240:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002244:	6093      	str	r3, [r2, #8]
   MODIFY_REG(ADC1->CR,   0,  ADC_CR_ADCAL);
 8002246:	4b8f      	ldr	r3, [pc, #572]	@ (8002484 <GetAdcValues+0x2a0>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	4a8e      	ldr	r2, [pc, #568]	@ (8002484 <GetAdcValues+0x2a0>)
 800224c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002250:	6093      	str	r3, [r2, #8]
   while(!(ADC1->CR & ADC_CR_ADCAL));
 8002252:	bf00      	nop
 8002254:	4b8b      	ldr	r3, [pc, #556]	@ (8002484 <GetAdcValues+0x2a0>)
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	2b00      	cmp	r3, #0
 800225a:	dafb      	bge.n	8002254 <GetAdcValues+0x70>

   HAL_Delay(10);
 800225c:	200a      	movs	r0, #10
 800225e:	f000 f9fb 	bl	8002658 <HAL_Delay>


   //    -     5  
   MODIFY_REG(ADC1->SMPR1, 0, ADC_SMPR1_SMP0 | ADC_SMPR1_SMP5);
 8002262:	4b88      	ldr	r3, [pc, #544]	@ (8002484 <GetAdcValues+0x2a0>)
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	4a87      	ldr	r2, [pc, #540]	@ (8002484 <GetAdcValues+0x2a0>)
 8002268:	f443 3360 	orr.w	r3, r3, #229376	@ 0x38000
 800226c:	f043 0307 	orr.w	r3, r3, #7
 8002270:	6153      	str	r3, [r2, #20]
   MODIFY_REG(ADC1->SMPR2, 0, ADC_SMPR2_SMP17 | ADC_SMPR2_SMP18);
 8002272:	4b84      	ldr	r3, [pc, #528]	@ (8002484 <GetAdcValues+0x2a0>)
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	4a83      	ldr	r2, [pc, #524]	@ (8002484 <GetAdcValues+0x2a0>)
 8002278:	f043 63fc 	orr.w	r3, r3, #132120576	@ 0x7e00000
 800227c:	6193      	str	r3, [r2, #24]


   //       
   MODIFY_REG(ADC1->SQR1, ADC_SQR1_L, (0 << ADC_SQR1_L_Pos));
 800227e:	4b81      	ldr	r3, [pc, #516]	@ (8002484 <GetAdcValues+0x2a0>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	4a80      	ldr	r2, [pc, #512]	@ (8002484 <GetAdcValues+0x2a0>)
 8002284:	f023 030f 	bic.w	r3, r3, #15
 8002288:	6313      	str	r3, [r2, #48]	@ 0x30

   //    c 5   ( PA0 - 10 )
   MODIFY_REG(ADC1->SQR1, ADC_SQR1_SQ1,  (5 << ADC_SQR1_SQ1_Pos));
 800228a:	4b7e      	ldr	r3, [pc, #504]	@ (8002484 <GetAdcValues+0x2a0>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 8002292:	4a7c      	ldr	r2, [pc, #496]	@ (8002484 <GetAdcValues+0x2a0>)
 8002294:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8002298:	6313      	str	r3, [r2, #48]	@ 0x30
   MODIFY_REG(ADC1->CR,   0, ADC_CR_ADSTART);
 800229a:	4b7a      	ldr	r3, [pc, #488]	@ (8002484 <GetAdcValues+0x2a0>)
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	4a79      	ldr	r2, [pc, #484]	@ (8002484 <GetAdcValues+0x2a0>)
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	6093      	str	r3, [r2, #8]
   while(!(ADC1->ISR & ADC_ISR_EOS));
 80022a6:	bf00      	nop
 80022a8:	4b76      	ldr	r3, [pc, #472]	@ (8002484 <GetAdcValues+0x2a0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0308 	and.w	r3, r3, #8
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0f9      	beq.n	80022a8 <GetAdcValues+0xc4>
   unsigned int PA10_DATA = ADC1->DR;
 80022b4:	4b73      	ldr	r3, [pc, #460]	@ (8002484 <GetAdcValues+0x2a0>)
 80022b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b8:	657b      	str	r3, [r7, #84]	@ 0x54
   WRITE_REG(ADC1->ISR, ADC_ISR_EOS);
 80022ba:	4b72      	ldr	r3, [pc, #456]	@ (8002484 <GetAdcValues+0x2a0>)
 80022bc:	2208      	movs	r2, #8
 80022be:	601a      	str	r2, [r3, #0]

   //     0  
   MODIFY_REG(ADC1->SQR1, ADC_SQR1_SQ1,  (0 << ADC_SQR1_SQ1_Pos));
 80022c0:	4b70      	ldr	r3, [pc, #448]	@ (8002484 <GetAdcValues+0x2a0>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c4:	4a6f      	ldr	r2, [pc, #444]	@ (8002484 <GetAdcValues+0x2a0>)
 80022c6:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 80022ca:	6313      	str	r3, [r2, #48]	@ 0x30
   MODIFY_REG(ADC1->CR,   0,     ADC_CR_ADSTART);
 80022cc:	4b6d      	ldr	r3, [pc, #436]	@ (8002484 <GetAdcValues+0x2a0>)
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	4a6c      	ldr	r2, [pc, #432]	@ (8002484 <GetAdcValues+0x2a0>)
 80022d2:	f043 0304 	orr.w	r3, r3, #4
 80022d6:	6093      	str	r3, [r2, #8]
   while(!(ADC1->ISR & ADC_ISR_EOS));
 80022d8:	bf00      	nop
 80022da:	4b6a      	ldr	r3, [pc, #424]	@ (8002484 <GetAdcValues+0x2a0>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0f9      	beq.n	80022da <GetAdcValues+0xf6>
   unsigned int VREFINT_DATA = ADC1->DR;
 80022e6:	4b67      	ldr	r3, [pc, #412]	@ (8002484 <GetAdcValues+0x2a0>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	653b      	str	r3, [r7, #80]	@ 0x50
   WRITE_REG(ADC1->ISR, ADC_ISR_EOS);
 80022ec:	4b65      	ldr	r3, [pc, #404]	@ (8002484 <GetAdcValues+0x2a0>)
 80022ee:	2208      	movs	r2, #8
 80022f0:	601a      	str	r2, [r3, #0]

   //  1/3    18  
   MODIFY_REG(ADC1->SQR1, ADC_SQR1_SQ1,  (18 << ADC_SQR1_SQ1_Pos));
 80022f2:	4b64      	ldr	r3, [pc, #400]	@ (8002484 <GetAdcValues+0x2a0>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 80022fa:	4a62      	ldr	r2, [pc, #392]	@ (8002484 <GetAdcValues+0x2a0>)
 80022fc:	f443 6390 	orr.w	r3, r3, #1152	@ 0x480
 8002300:	6313      	str	r3, [r2, #48]	@ 0x30
   MODIFY_REG(ADC1->CR,   0,     ADC_CR_ADSTART);
 8002302:	4b60      	ldr	r3, [pc, #384]	@ (8002484 <GetAdcValues+0x2a0>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	4a5f      	ldr	r2, [pc, #380]	@ (8002484 <GetAdcValues+0x2a0>)
 8002308:	f043 0304 	orr.w	r3, r3, #4
 800230c:	6093      	str	r3, [r2, #8]
   while(!(ADC1->ISR & ADC_ISR_EOS));
 800230e:	bf00      	nop
 8002310:	4b5c      	ldr	r3, [pc, #368]	@ (8002484 <GetAdcValues+0x2a0>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0f9      	beq.n	8002310 <GetAdcValues+0x12c>
   unsigned int VBAT_DATA = ADC1->DR;
 800231c:	4b59      	ldr	r3, [pc, #356]	@ (8002484 <GetAdcValues+0x2a0>)
 800231e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002320:	64fb      	str	r3, [r7, #76]	@ 0x4c
   WRITE_REG(ADC1->ISR, ADC_ISR_EOS);
 8002322:	4b58      	ldr	r3, [pc, #352]	@ (8002484 <GetAdcValues+0x2a0>)
 8002324:	2208      	movs	r2, #8
 8002326:	601a      	str	r2, [r3, #0]

   //     17  
   MODIFY_REG(ADC1->SQR1, ADC_SQR1_SQ1,  (17 << ADC_SQR1_SQ1_Pos));
 8002328:	4b56      	ldr	r3, [pc, #344]	@ (8002484 <GetAdcValues+0x2a0>)
 800232a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232c:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 8002330:	4a54      	ldr	r2, [pc, #336]	@ (8002484 <GetAdcValues+0x2a0>)
 8002332:	f443 6388 	orr.w	r3, r3, #1088	@ 0x440
 8002336:	6313      	str	r3, [r2, #48]	@ 0x30
   MODIFY_REG(ADC1->CR,   0,     ADC_CR_ADSTART);
 8002338:	4b52      	ldr	r3, [pc, #328]	@ (8002484 <GetAdcValues+0x2a0>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	4a51      	ldr	r2, [pc, #324]	@ (8002484 <GetAdcValues+0x2a0>)
 800233e:	f043 0304 	orr.w	r3, r3, #4
 8002342:	6093      	str	r3, [r2, #8]
   while(!(ADC1->ISR & ADC_ISR_EOS));
 8002344:	bf00      	nop
 8002346:	4b4f      	ldr	r3, [pc, #316]	@ (8002484 <GetAdcValues+0x2a0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d0f9      	beq.n	8002346 <GetAdcValues+0x162>
   unsigned int TEMPERETURE_DATA = ADC1->DR;
 8002352:	4b4c      	ldr	r3, [pc, #304]	@ (8002484 <GetAdcValues+0x2a0>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002356:	64bb      	str	r3, [r7, #72]	@ 0x48
   WRITE_REG(ADC1->ISR, ADC_ISR_EOS);
 8002358:	4b4a      	ldr	r3, [pc, #296]	@ (8002484 <GetAdcValues+0x2a0>)
 800235a:	2208      	movs	r2, #8
 800235c:	601a      	str	r2, [r3, #0]

   MODIFY_REG(ADC1->CR, ADC_CR_ADEN,  0);
 800235e:	4b49      	ldr	r3, [pc, #292]	@ (8002484 <GetAdcValues+0x2a0>)
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	4a48      	ldr	r2, [pc, #288]	@ (8002484 <GetAdcValues+0x2a0>)
 8002364:	f023 0301 	bic.w	r3, r3, #1
 8002368:	6093      	str	r3, [r2, #8]

   // VREF parameters Table 15. Internal voltage reference calibration values page 62 of stm32l552cc.pdf
   uint16_t TS_CAL1 = *((unsigned short*) 0x0BFA05A8UL);
 800236a:	4b47      	ldr	r3, [pc, #284]	@ (8002488 <GetAdcValues+0x2a4>)
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
   uint16_t TS_CAL2 = *((unsigned short*) 0x0BFA05CAUL);
 8002372:	4b46      	ldr	r3, [pc, #280]	@ (800248c <GetAdcValues+0x2a8>)
 8002374:	881b      	ldrh	r3, [r3, #0]
 8002376:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
   const float  TS_1  = 30.0f;
 800237a:	4b45      	ldr	r3, [pc, #276]	@ (8002490 <GetAdcValues+0x2ac>)
 800237c:	643b      	str	r3, [r7, #64]	@ 0x40
   const float  TS_2  = 130.0f;
 800237e:	4b45      	ldr	r3, [pc, #276]	@ (8002494 <GetAdcValues+0x2b0>)
 8002380:	63fb      	str	r3, [r7, #60]	@ 0x3c
   uint16_t VREFINT_CALIB = *((unsigned short*) 0x0BFA05AAUL);
 8002382:	4b45      	ldr	r3, [pc, #276]	@ (8002498 <GetAdcValues+0x2b4>)
 8002384:	881b      	ldrh	r3, [r3, #0]
 8002386:	877b      	strh	r3, [r7, #58]	@ 0x3a

   //          
   //    
   // https://programel.ru/%D0%BF%D0%BE%D0%BB%D1%83%D1%87%D0%B0%D0%B5%D0%BC-%D1%82%D0%B5%D0%BC%D0%BF%D0%B5%D1%80%D0%B0%D1%82%D1%83%D1%80%D1%83-%D0%BA%D0%BE%D0%BD%D1%82%D1%80%D0%BE%D0%BB%D0%BB%D0%B5%D1%80%D0%B0-stm32l4-%D0%BF/
   // https://programel.ru/- --stm32l4-/
   const float v_calib = (float)VREFINT_DATA / (float)VREFINT_CALIB;
 8002388:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800238a:	ee07 3a90 	vmov	s15, r3
 800238e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002392:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002394:	ee07 3a90 	vmov	s15, r3
 8002398:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800239c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023a0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
   float TS_CALIB1_NEW = TS_CAL1 * v_calib;
 80023a4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80023a8:	ee07 3a90 	vmov	s15, r3
 80023ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023b0:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80023b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023b8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
   float TS_CALIB2_NEW = TS_CAL2 * v_calib;
 80023bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80023c0:	ee07 3a90 	vmov	s15, r3
 80023c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023c8:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80023cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023d0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

   OutVal->ChipTemperature = (((float)TEMPERETURE_DATA - TS_CALIB1_NEW) * (TS_2 - TS_1) / (TS_CALIB2_NEW - TS_CALIB1_NEW)) + TS_1;
 80023d4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80023d6:	ee07 3a90 	vmov	s15, r3
 80023da:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023de:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023e6:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80023ea:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80023ee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80023f2:	ee67 6a27 	vmul.f32	s13, s14, s15
 80023f6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80023fa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80023fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002406:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800240a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	edc3 7a00 	vstr	s15, [r3]

   const float Vdda_Val = (3.0f * (float)VREFINT_CALIB)/(float)VREFINT_DATA;
 8002414:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8002416:	ee07 3a90 	vmov	s15, r3
 800241a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800241e:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002422:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002428:	ee07 3a90 	vmov	s15, r3
 800242c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002430:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002434:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
   const float CodeToVoltage = Vdda_Val / 4096;
 8002438:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800243c:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800249c <GetAdcValues+0x2b8>
 8002440:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002444:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

   //   
   //        
   const float R10 = 36.5, R8 = 20.0, R11 = 10.0;
 8002448:	4b15      	ldr	r3, [pc, #84]	@ (80024a0 <GetAdcValues+0x2bc>)
 800244a:	623b      	str	r3, [r7, #32]
 800244c:	4b15      	ldr	r3, [pc, #84]	@ (80024a4 <GetAdcValues+0x2c0>)
 800244e:	61fb      	str	r3, [r7, #28]
 8002450:	4b15      	ldr	r3, [pc, #84]	@ (80024a8 <GetAdcValues+0x2c4>)
 8002452:	61bb      	str	r3, [r7, #24]
   const float RLow = (HAL_GPIO_ReadPin(Bat23_GPIO_Port, Bat23_Pin)) ? ((R11 * R8) / (R11 + R8)): R11;
 8002454:	2102      	movs	r1, #2
 8002456:	4815      	ldr	r0, [pc, #84]	@ (80024ac <GetAdcValues+0x2c8>)
 8002458:	f002 fa42 	bl	80048e0 <HAL_GPIO_ReadPin>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d026      	beq.n	80024b0 <GetAdcValues+0x2cc>
 8002462:	ed97 7a06 	vldr	s14, [r7, #24]
 8002466:	edd7 7a07 	vldr	s15, [r7, #28]
 800246a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800246e:	ed97 7a06 	vldr	s14, [r7, #24]
 8002472:	edd7 7a07 	vldr	s15, [r7, #28]
 8002476:	ee37 7a27 	vadd.f32	s14, s14, s15
 800247a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800247e:	e019      	b.n	80024b4 <GetAdcValues+0x2d0>
 8002480:	42028300 	.word	0x42028300
 8002484:	42028000 	.word	0x42028000
 8002488:	0bfa05a8 	.word	0x0bfa05a8
 800248c:	0bfa05ca 	.word	0x0bfa05ca
 8002490:	41f00000 	.word	0x41f00000
 8002494:	43020000 	.word	0x43020000
 8002498:	0bfa05aa 	.word	0x0bfa05aa
 800249c:	45800000 	.word	0x45800000
 80024a0:	42120000 	.word	0x42120000
 80024a4:	41a00000 	.word	0x41a00000
 80024a8:	41200000 	.word	0x41200000
 80024ac:	42020000 	.word	0x42020000
 80024b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80024b4:	edc7 7a05 	vstr	s15, [r7, #20]
   const float PA10TransferK = (R10 + RLow) / RLow;
 80024b8:	ed97 7a08 	vldr	s14, [r7, #32]
 80024bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80024c0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80024c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80024c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024cc:	edc7 7a04 	vstr	s15, [r7, #16]

   OutVal->PA10_Voltage = PA10_DATA * CodeToVoltage * PA10TransferK;
 80024d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024d2:	ee07 3a90 	vmov	s15, r3
 80024d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024da:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024e2:	edd7 7a04 	vldr	s15, [r7, #16]
 80024e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	edc3 7a01 	vstr	s15, [r3, #4]
   OutVal->Vdd_Voltage = VBAT_DATA * CodeToVoltage * 3;
 80024f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80024f2:	ee07 3a90 	vmov	s15, r3
 80024f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024fa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80024fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002502:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002510:	bf00      	nop
 8002512:	3758      	adds	r7, #88	@ 0x58
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002518:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002550 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800251c:	f7ff fda4 	bl	8002068 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002520:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002522:	e003      	b.n	800252c <LoopCopyDataInit>

08002524 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002524:	4b0b      	ldr	r3, [pc, #44]	@ (8002554 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002526:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002528:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800252a:	3104      	adds	r1, #4

0800252c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800252c:	480a      	ldr	r0, [pc, #40]	@ (8002558 <LoopForever+0xa>)
	ldr	r3, =_edata
 800252e:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <LoopForever+0xe>)
	adds	r2, r0, r1
 8002530:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002532:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002534:	d3f6      	bcc.n	8002524 <CopyDataInit>
	ldr	r2, =_sbss
 8002536:	4a0a      	ldr	r2, [pc, #40]	@ (8002560 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002538:	e002      	b.n	8002540 <LoopFillZerobss>

0800253a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800253a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800253c:	f842 3b04 	str.w	r3, [r2], #4

08002540 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002540:	4b08      	ldr	r3, [pc, #32]	@ (8002564 <LoopForever+0x16>)
	cmp	r2, r3
 8002542:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002544:	d3f9      	bcc.n	800253a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002546:	f007 fcc3 	bl	8009ed0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800254a:	f7ff f809 	bl	8001560 <main>

0800254e <LoopForever>:

LoopForever:
    b LoopForever
 800254e:	e7fe      	b.n	800254e <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002550:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 8002554:	0800e3c4 	.word	0x0800e3c4
	ldr	r0, =_sdata
 8002558:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800255c:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 8002560:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 8002564:	200004fc 	.word	0x200004fc

08002568 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002568:	e7fe      	b.n	8002568 <ADC1_2_IRQHandler>

0800256a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800256a:	b580      	push	{r7, lr}
 800256c:	b082      	sub	sp, #8
 800256e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002570:	2300      	movs	r3, #0
 8002572:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8002574:	2004      	movs	r0, #4
 8002576:	f001 fe4b 	bl	8004210 <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 800257a:	f7ff fd87 	bl	800208c <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800257e:	2007      	movs	r0, #7
 8002580:	f000 f80e 	bl	80025a0 <HAL_InitTick>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d002      	beq.n	8002590 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	71fb      	strb	r3, [r7, #7]
 800258e:	e001      	b.n	8002594 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002590:	f7ff fb08 	bl	8001ba4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002594:	79fb      	ldrb	r3, [r7, #7]
}
 8002596:	4618      	mov	r0, r3
 8002598:	3708      	adds	r7, #8
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
	...

080025a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025a8:	2300      	movs	r3, #0
 80025aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80025ac:	4b17      	ldr	r3, [pc, #92]	@ (800260c <HAL_InitTick+0x6c>)
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d023      	beq.n	80025fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80025b4:	4b16      	ldr	r3, [pc, #88]	@ (8002610 <HAL_InitTick+0x70>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b14      	ldr	r3, [pc, #80]	@ (800260c <HAL_InitTick+0x6c>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	4619      	mov	r1, r3
 80025be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ca:	4618      	mov	r0, r3
 80025cc:	f001 fe53 	bl	8004276 <HAL_SYSTICK_Config>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d10f      	bne.n	80025f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2b07      	cmp	r3, #7
 80025da:	d809      	bhi.n	80025f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025dc:	2200      	movs	r2, #0
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	f04f 30ff 	mov.w	r0, #4294967295
 80025e4:	f001 fe1f 	bl	8004226 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002614 <HAL_InitTick+0x74>)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6013      	str	r3, [r2, #0]
 80025ee:	e007      	b.n	8002600 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	73fb      	strb	r3, [r7, #15]
 80025f4:	e004      	b.n	8002600 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	73fb      	strb	r3, [r7, #15]
 80025fa:	e001      	b.n	8002600 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002600:	7bfb      	ldrb	r3, [r7, #15]
}
 8002602:	4618      	mov	r0, r3
 8002604:	3710      	adds	r7, #16
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	2000000c 	.word	0x2000000c
 8002610:	20000004 	.word	0x20000004
 8002614:	20000008 	.word	0x20000008

08002618 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800261c:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <HAL_IncTick+0x20>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	461a      	mov	r2, r3
 8002622:	4b06      	ldr	r3, [pc, #24]	@ (800263c <HAL_IncTick+0x24>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4413      	add	r3, r2
 8002628:	4a04      	ldr	r2, [pc, #16]	@ (800263c <HAL_IncTick+0x24>)
 800262a:	6013      	str	r3, [r2, #0]
}
 800262c:	bf00      	nop
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
 8002636:	bf00      	nop
 8002638:	2000000c 	.word	0x2000000c
 800263c:	200003ac 	.word	0x200003ac

08002640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002640:	b480      	push	{r7}
 8002642:	af00      	add	r7, sp, #0
  return uwTick;
 8002644:	4b03      	ldr	r3, [pc, #12]	@ (8002654 <HAL_GetTick+0x14>)
 8002646:	681b      	ldr	r3, [r3, #0]
}
 8002648:	4618      	mov	r0, r3
 800264a:	46bd      	mov	sp, r7
 800264c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	bf00      	nop
 8002654:	200003ac 	.word	0x200003ac

08002658 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002660:	f7ff ffee 	bl	8002640 <HAL_GetTick>
 8002664:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002670:	d005      	beq.n	800267e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002672:	4b0a      	ldr	r3, [pc, #40]	@ (800269c <HAL_Delay+0x44>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	4413      	add	r3, r2
 800267c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800267e:	bf00      	nop
 8002680:	f7ff ffde 	bl	8002640 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	68fa      	ldr	r2, [r7, #12]
 800268c:	429a      	cmp	r2, r3
 800268e:	d8f7      	bhi.n	8002680 <HAL_Delay+0x28>
  {
  }
}
 8002690:	bf00      	nop
 8002692:	bf00      	nop
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	2000000c 	.word	0x2000000c

080026a0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	431a      	orrs	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	609a      	str	r2, [r3, #8]
}
 80026ba:	bf00      	nop
 80026bc:	370c      	adds	r7, #12
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr

080026c6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80026c6:	b480      	push	{r7}
 80026c8:	b083      	sub	sp, #12
 80026ca:	af00      	add	r7, sp, #0
 80026cc:	6078      	str	r0, [r7, #4]
 80026ce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	609a      	str	r2, [r3, #8]
}
 80026e0:	bf00      	nop
 80026e2:	370c      	adds	r7, #12
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr

080026ec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	370c      	adds	r7, #12
 8002700:	46bd      	mov	sp, r7
 8002702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002706:	4770      	bx	lr

08002708 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	607a      	str	r2, [r7, #4]
 8002714:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	3360      	adds	r3, #96	@ 0x60
 800271a:	461a      	mov	r2, r3
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4413      	add	r3, r2
 8002722:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	4b08      	ldr	r3, [pc, #32]	@ (800274c <LL_ADC_SetOffset+0x44>)
 800272a:	4013      	ands	r3, r2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002732:	683a      	ldr	r2, [r7, #0]
 8002734:	430a      	orrs	r2, r1
 8002736:	4313      	orrs	r3, r2
 8002738:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002740:	bf00      	nop
 8002742:	371c      	adds	r7, #28
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	03fff000 	.word	0x03fff000

08002750 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	3360      	adds	r3, #96	@ 0x60
 800275e:	461a      	mov	r2, r3
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	4413      	add	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002770:	4618      	mov	r0, r3
 8002772:	3714      	adds	r7, #20
 8002774:	46bd      	mov	sp, r7
 8002776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277a:	4770      	bx	lr

0800277c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800277c:	b480      	push	{r7}
 800277e:	b087      	sub	sp, #28
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	3360      	adds	r3, #96	@ 0x60
 800278c:	461a      	mov	r2, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4413      	add	r3, r2
 8002794:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	431a      	orrs	r2, r3
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80027a6:	bf00      	nop
 80027a8:	371c      	adds	r7, #28
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80027b2:	b480      	push	{r7}
 80027b4:	b083      	sub	sp, #12
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	6078      	str	r0, [r7, #4]
 80027ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	615a      	str	r2, [r3, #20]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr

080027d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	68db      	ldr	r3, [r3, #12]
 80027e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80027ec:	2301      	movs	r3, #1
 80027ee:	e000      	b.n	80027f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80027fe:	b480      	push	{r7}
 8002800:	b087      	sub	sp, #28
 8002802:	af00      	add	r7, sp, #0
 8002804:	60f8      	str	r0, [r7, #12]
 8002806:	60b9      	str	r1, [r7, #8]
 8002808:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3330      	adds	r3, #48	@ 0x30
 800280e:	461a      	mov	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	0a1b      	lsrs	r3, r3, #8
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	f003 030c 	and.w	r3, r3, #12
 800281a:	4413      	add	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	211f      	movs	r1, #31
 800282a:	fa01 f303 	lsl.w	r3, r1, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	401a      	ands	r2, r3
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	0e9b      	lsrs	r3, r3, #26
 8002836:	f003 011f 	and.w	r1, r3, #31
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	f003 031f 	and.w	r3, r3, #31
 8002840:	fa01 f303 	lsl.w	r3, r1, r3
 8002844:	431a      	orrs	r2, r3
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800284a:	bf00      	nop
 800284c:	371c      	adds	r7, #28
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002856:	b480      	push	{r7}
 8002858:	b087      	sub	sp, #28
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	3314      	adds	r3, #20
 8002866:	461a      	mov	r2, r3
 8002868:	68bb      	ldr	r3, [r7, #8]
 800286a:	0e5b      	lsrs	r3, r3, #25
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	f003 0304 	and.w	r3, r3, #4
 8002872:	4413      	add	r3, r2
 8002874:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	0d1b      	lsrs	r3, r3, #20
 800287e:	f003 031f 	and.w	r3, r3, #31
 8002882:	2107      	movs	r1, #7
 8002884:	fa01 f303 	lsl.w	r3, r1, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	401a      	ands	r2, r3
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	0d1b      	lsrs	r3, r3, #20
 8002890:	f003 031f 	and.w	r3, r3, #31
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	fa01 f303 	lsl.w	r3, r1, r3
 800289a:	431a      	orrs	r2, r3
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80028a0:	bf00      	nop
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr

080028ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028c4:	43db      	mvns	r3, r3
 80028c6:	401a      	ands	r2, r3
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	f003 0318 	and.w	r3, r3, #24
 80028ce:	4908      	ldr	r1, [pc, #32]	@ (80028f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80028d0:	40d9      	lsrs	r1, r3
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	400b      	ands	r3, r1
 80028d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028da:	431a      	orrs	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80028e2:	bf00      	nop
 80028e4:	3714      	adds	r7, #20
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr
 80028ee:	bf00      	nop
 80028f0:	0007ffff 	.word	0x0007ffff

080028f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 031f 	and.w	r3, r3, #31
}
 8002904:	4618      	mov	r0, r3
 8002906:	370c      	adds	r7, #12
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002920:	4618      	mov	r0, r3
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800293c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	6093      	str	r3, [r2, #8]
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002960:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002964:	d101      	bne.n	800296a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800296a:	2300      	movs	r3, #0
}
 800296c:	4618      	mov	r0, r3
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002988:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800298c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80029b4:	d101      	bne.n	80029ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80029b6:	2301      	movs	r3, #1
 80029b8:	e000      	b.n	80029bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80029d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80029dc:	f043 0201 	orr.w	r2, r3, #1
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80029e4:	bf00      	nop
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr

080029f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a04:	f043 0202 	orr.w	r2, r3, #2
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002a0c:	bf00      	nop
 8002a0e:	370c      	adds	r7, #12
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <LL_ADC_IsEnabled+0x18>
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	e000      	b.n	8002a32 <LL_ADC_IsEnabled+0x1a>
 8002a30:	2300      	movs	r3, #0
}
 8002a32:	4618      	mov	r0, r3
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr

08002a3e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002a3e:	b480      	push	{r7}
 8002a40:	b083      	sub	sp, #12
 8002a42:	af00      	add	r7, sp, #0
 8002a44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d101      	bne.n	8002a56 <LL_ADC_IsDisableOngoing+0x18>
 8002a52:	2301      	movs	r3, #1
 8002a54:	e000      	b.n	8002a58 <LL_ADC_IsDisableOngoing+0x1a>
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr

08002a64 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002a78:	f043 0204 	orr.w	r2, r3, #4
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002a9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aa0:	f043 0210 	orr.w	r2, r3, #16
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	2b04      	cmp	r3, #4
 8002ac6:	d101      	bne.n	8002acc <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e000      	b.n	8002ace <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002acc:	2300      	movs	r3, #0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002ada:	b480      	push	{r7}
 8002adc:	b083      	sub	sp, #12
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002aea:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002aee:	f043 0220 	orr.w	r2, r3, #32
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr

08002b02 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002b02:	b480      	push	{r7}
 8002b04:	b083      	sub	sp, #12
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 0308 	and.w	r3, r3, #8
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d101      	bne.n	8002b1a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002b16:	2301      	movs	r3, #1
 8002b18:	e000      	b.n	8002b1c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002b28:	b590      	push	{r4, r7, lr}
 8002b2a:	b089      	sub	sp, #36	@ 0x24
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e12e      	b.n	8002da0 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d109      	bne.n	8002b64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f7ff f84b 	bl	8001bec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2200      	movs	r2, #0
 8002b5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4618      	mov	r0, r3
 8002b6a:	f7ff fef1 	bl	8002950 <LL_ADC_IsDeepPowerDownEnabled>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d004      	beq.n	8002b7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4618      	mov	r0, r3
 8002b7a:	f7ff fed7 	bl	800292c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff ff0c 	bl	80029a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d115      	bne.n	8002bba <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff fef0 	bl	8002978 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b98:	4b83      	ldr	r3, [pc, #524]	@ (8002da8 <HAL_ADC_Init+0x280>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	099b      	lsrs	r3, r3, #6
 8002b9e:	4a83      	ldr	r2, [pc, #524]	@ (8002dac <HAL_ADC_Init+0x284>)
 8002ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba4:	099b      	lsrs	r3, r3, #6
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bac:	e002      	b.n	8002bb4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	3b01      	subs	r3, #1
 8002bb2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1f9      	bne.n	8002bae <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff feee 	bl	80029a0 <LL_ADC_IsInternalRegulatorEnabled>
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10d      	bne.n	8002be6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bce:	f043 0210 	orr.w	r2, r3, #16
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bda:	f043 0201 	orr.w	r2, r3, #1
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ff62 	bl	8002ab4 <LL_ADC_REG_IsConversionOngoing>
 8002bf0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	f040 80c7 	bne.w	8002d8e <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	f040 80c3 	bne.w	8002d8e <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c0c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002c10:	f043 0202 	orr.w	r2, r3, #2
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7ff fefb 	bl	8002a18 <LL_ADC_IsEnabled>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d110      	bne.n	8002c4a <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002c28:	4861      	ldr	r0, [pc, #388]	@ (8002db0 <HAL_ADC_Init+0x288>)
 8002c2a:	f7ff fef5 	bl	8002a18 <LL_ADC_IsEnabled>
 8002c2e:	4604      	mov	r4, r0
 8002c30:	4860      	ldr	r0, [pc, #384]	@ (8002db4 <HAL_ADC_Init+0x28c>)
 8002c32:	f7ff fef1 	bl	8002a18 <LL_ADC_IsEnabled>
 8002c36:	4603      	mov	r3, r0
 8002c38:	4323      	orrs	r3, r4
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d105      	bne.n	8002c4a <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4619      	mov	r1, r3
 8002c44:	485c      	ldr	r0, [pc, #368]	@ (8002db8 <HAL_ADC_Init+0x290>)
 8002c46:	f7ff fd2b 	bl	80026a0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	7e5b      	ldrb	r3, [r3, #25]
 8002c4e:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c54:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002c5a:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002c60:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c68:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d106      	bne.n	8002c86 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	045b      	lsls	r3, r3, #17
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d009      	beq.n	8002ca2 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c92:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c9a:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68da      	ldr	r2, [r3, #12]
 8002ca8:	4b44      	ldr	r3, [pc, #272]	@ (8002dbc <HAL_ADC_Init+0x294>)
 8002caa:	4013      	ands	r3, r2
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	69b9      	ldr	r1, [r7, #24]
 8002cb2:	430b      	orrs	r3, r1
 8002cb4:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff21 	bl	8002b02 <LL_ADC_INJ_IsConversionOngoing>
 8002cc0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d140      	bne.n	8002d4a <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d13d      	bne.n	8002d4a <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	7e1b      	ldrb	r3, [r3, #24]
 8002cd6:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002cd8:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ce0:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002cf0:	f023 0306 	bic.w	r3, r3, #6
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	69b9      	ldr	r1, [r7, #24]
 8002cfa:	430b      	orrs	r3, r1
 8002cfc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d118      	bne.n	8002d3a <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002d12:	f023 0304 	bic.w	r3, r3, #4
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002d1e:	4311      	orrs	r1, r2
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002d24:	4311      	orrs	r1, r2
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f042 0201 	orr.w	r2, r2, #1
 8002d36:	611a      	str	r2, [r3, #16]
 8002d38:	e007      	b.n	8002d4a <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	691a      	ldr	r2, [r3, #16]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 0201 	bic.w	r2, r2, #1
 8002d48:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	2b01      	cmp	r3, #1
 8002d50:	d10c      	bne.n	8002d6c <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d58:	f023 010f 	bic.w	r1, r3, #15
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	69db      	ldr	r3, [r3, #28]
 8002d60:	1e5a      	subs	r2, r3, #1
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	430a      	orrs	r2, r1
 8002d68:	631a      	str	r2, [r3, #48]	@ 0x30
 8002d6a:	e007      	b.n	8002d7c <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 020f 	bic.w	r2, r2, #15
 8002d7a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d80:	f023 0303 	bic.w	r3, r3, #3
 8002d84:	f043 0201 	orr.w	r2, r3, #1
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d8c:	e007      	b.n	8002d9e <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d92:	f043 0210 	orr.w	r2, r3, #16
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d9e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3724      	adds	r7, #36	@ 0x24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd90      	pop	{r4, r7, pc}
 8002da8:	20000004 	.word	0x20000004
 8002dac:	053e2d63 	.word	0x053e2d63
 8002db0:	42028000 	.word	0x42028000
 8002db4:	42028100 	.word	0x42028100
 8002db8:	42028300 	.word	0x42028300
 8002dbc:	fff0c007 	.word	0xfff0c007

08002dc0 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8002dc0:	b590      	push	{r4, r7, lr}
 8002dc2:	b085      	sub	sp, #20
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e111      	b.n	8002ff6 <HAL_ADC_DeInit+0x236>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd6:	f043 0202 	orr.w	r2, r3, #2
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002dde:	2103      	movs	r1, #3
 8002de0:	6878      	ldr	r0, [r7, #4]
 8002de2:	f000 fed9 	bl	8003b98 <ADC_ConversionStop>
 8002de6:	4603      	mov	r3, r0
 8002de8:	73fb      	strb	r3, [r7, #15]
  /* Flush register JSQR: reset the queue sequencer when injected             */
  /* queue sequencer is enabled and ADC disabled.                             */
  /* The software and hardware triggers of the injected sequence are both     */
  /* internally disabled just after the completion of the last valid          */
  /* injected sequence.                                                       */
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	68da      	ldr	r2, [r3, #12]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8002df8:	60da      	str	r2, [r3, #12]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002dfa:	7bfb      	ldrb	r3, [r7, #15]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10a      	bne.n	8002e16 <HAL_ADC_DeInit+0x56>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002e00:	6878      	ldr	r0, [r7, #4]
 8002e02:	f001 f80b 	bl	8003e1c <ADC_Disable>
 8002e06:	4603      	mov	r3, r0
 8002e08:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d102      	bne.n	8002e16 <HAL_ADC_DeInit+0x56>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	659a      	str	r2, [r3, #88]	@ 0x58
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 | ADC_IT_AWD1 |
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6812      	ldr	r2, [r2, #0]
 8002e20:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002e24:	f023 0307 	bic.w	r3, r3, #7
 8002e28:	6053      	str	r3, [r2, #4]
                              ADC_IT_JEOS  | ADC_IT_JEOC |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 |
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8002e32:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART,
     ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set":
     no direct reset applicable.
     Update CR register to reset value where doable by software */
  CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	689a      	ldr	r2, [r3, #8]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 42a0 	bic.w	r2, r2, #1342177280	@ 0x50000000
 8002e42:	609a      	str	r2, [r3, #8]
  SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002e52:	609a      	str	r2, [r3, #8]

  /* Reset register CFGR */
  CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_FIELDS);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68da      	ldr	r2, [r3, #12]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f002 2280 	and.w	r2, r2, #2147516416	@ 0x80008000
 8002e62:	60da      	str	r2, [r3, #12]
  SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	68da      	ldr	r2, [r3, #12]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002e72:	60da      	str	r2, [r3, #12]

  /* Reset register CFGR2 */
  CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM  | ADC_CFGR2_TROVS   | ADC_CFGR2_OVSS |
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002e82:	f023 0307 	bic.w	r3, r3, #7
 8002e86:	6113      	str	r3, [r2, #16]
            ADC_CFGR2_OVSR  | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE);

  /* Reset register SMPR1 */
  CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	695a      	ldr	r2, [r3, #20]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e96:	615a      	str	r2, [r3, #20]

  /* Reset register SMPR2 */
  CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	699a      	ldr	r2, [r3, #24]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f002 4278 	and.w	r2, r2, #4160749568	@ 0xf8000000
 8002ea6:	619a      	str	r2, [r3, #24]
            ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 |
            ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10);

  /* Reset register TR1 */
  CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6a1a      	ldr	r2, [r3, #32]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8002eb6:	621a      	str	r2, [r3, #32]

  /* Reset register TR2 */
  CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8002ec6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset register TR3 */
  CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f002 22ff 	and.w	r2, r2, #4278255360	@ 0xff00ff00
 8002ed6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register SQR1 */
  CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 |
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	4b47      	ldr	r3, [pc, #284]	@ (8003000 <HAL_ADC_DeInit+0x240>)
 8002ee4:	400b      	ands	r3, r1
 8002ee6:	6313      	str	r3, [r2, #48]	@ 0x30
            ADC_SQR1_SQ1 | ADC_SQR1_L);

  /* Reset register SQR2 */
  CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 |
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	4b44      	ldr	r3, [pc, #272]	@ (8003004 <HAL_ADC_DeInit+0x244>)
 8002ef4:	400b      	ands	r3, r1
 8002ef6:	6353      	str	r3, [r2, #52]	@ 0x34
            ADC_SQR2_SQ6 | ADC_SQR2_SQ5);

  /* Reset register SQR3 */
  CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	4b40      	ldr	r3, [pc, #256]	@ (8003004 <HAL_ADC_DeInit+0x244>)
 8002f04:	400b      	ands	r3, r1
 8002f06:	6393      	str	r3, [r2, #56]	@ 0x38
            ADC_SQR3_SQ11 | ADC_SQR3_SQ10);

  /* Reset register SQR4 */
  CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	6812      	ldr	r2, [r2, #0]
 8002f12:	f423 63fb 	bic.w	r3, r3, #2008	@ 0x7d8
 8002f16:	f023 0307 	bic.w	r3, r3, #7
 8002f1a:	63d3      	str	r3, [r2, #60]	@ 0x3c

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register OFR1 */
  CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	6e19      	ldr	r1, [r3, #96]	@ 0x60
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	4b38      	ldr	r3, [pc, #224]	@ (8003008 <HAL_ADC_DeInit+0x248>)
 8002f28:	400b      	ands	r3, r1
 8002f2a:	6613      	str	r3, [r2, #96]	@ 0x60
  /* Reset register OFR2 */
  CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4b34      	ldr	r3, [pc, #208]	@ (8003008 <HAL_ADC_DeInit+0x248>)
 8002f38:	400b      	ands	r3, r1
 8002f3a:	6653      	str	r3, [r2, #100]	@ 0x64
  /* Reset register OFR3 */
  CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	4b30      	ldr	r3, [pc, #192]	@ (8003008 <HAL_ADC_DeInit+0x248>)
 8002f48:	400b      	ands	r3, r1
 8002f4a:	6693      	str	r3, [r2, #104]	@ 0x68
  /* Reset register OFR4 */
  CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	4b2c      	ldr	r3, [pc, #176]	@ (8003008 <HAL_ADC_DeInit+0x248>)
 8002f58:	400b      	ands	r3, r1
 8002f5a:	66d3      	str	r3, [r2, #108]	@ 0x6c

  /* Reset registers JDR1, JDR2, JDR3, JDR4 */
  /* bits in access mode read only, no direct reset applicable*/

  /* Reset register AWD2CR */
  CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6812      	ldr	r2, [r2, #0]
 8002f68:	0cdb      	lsrs	r3, r3, #19
 8002f6a:	04db      	lsls	r3, r3, #19
 8002f6c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Reset register AWD3CR */
  CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	0cdb      	lsrs	r3, r3, #19
 8002f7e:	04db      	lsls	r3, r3, #19
 8002f80:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

  /* Reset register DIFSEL */
  CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	6812      	ldr	r2, [r2, #0]
 8002f90:	0cdb      	lsrs	r3, r3, #19
 8002f92:	04db      	lsls	r3, r3, #19
 8002f94:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Reset register CALFACT */
  CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 127f 	bic.w	r2, r2, #8323199	@ 0x7f007f
 8002fa8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* ========== Reset common ADC registers ========== */

  /* Software is allowed to change common parameters only when all the other
     ADCs are disabled.   */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002fac:	4817      	ldr	r0, [pc, #92]	@ (800300c <HAL_ADC_DeInit+0x24c>)
 8002fae:	f7ff fd33 	bl	8002a18 <LL_ADC_IsEnabled>
 8002fb2:	4604      	mov	r4, r0
 8002fb4:	4816      	ldr	r0, [pc, #88]	@ (8003010 <HAL_ADC_DeInit+0x250>)
 8002fb6:	f7ff fd2f 	bl	8002a18 <LL_ADC_IsEnabled>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	4323      	orrs	r3, r4
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d108      	bne.n	8002fd4 <HAL_ADC_DeInit+0x214>
      - multimode related parameters (when this feature is available): MDMA,
        DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API)
      - internal measurement paths: Vbat, temperature sensor, Vref (set into
        HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() )
    */
    ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc);
 8002fc2:	4b14      	ldr	r3, [pc, #80]	@ (8003014 <HAL_ADC_DeInit+0x254>)
 8002fc4:	689a      	ldr	r2, [r3, #8]
 8002fc6:	4913      	ldr	r1, [pc, #76]	@ (8003014 <HAL_ADC_DeInit+0x254>)
 8002fc8:	4b13      	ldr	r3, [pc, #76]	@ (8003018 <HAL_ADC_DeInit+0x258>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	608b      	str	r3, [r1, #8]

    /* DeInit the low level hardware */
    hadc->MspDeInitCallback(hadc);
#else
    /* DeInit the low level hardware */
    HAL_ADC_MspDeInit(hadc);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7fe fe76 	bl	8001cc0 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Reset injected channel configuration parameters */
  hadc->InjectionConfig.ContextQueue = 0;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2200      	movs	r2, #0
 8002fde:	661a      	str	r2, [r3, #96]	@ 0x60
  hadc->InjectionConfig.ChannelCount = 0;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd90      	pop	{r4, r7, pc}
 8002ffe:	bf00      	nop
 8003000:	e0820830 	.word	0xe0820830
 8003004:	e0820820 	.word	0xe0820820
 8003008:	03fff000 	.word	0x03fff000
 800300c:	42028000 	.word	0x42028000
 8003010:	42028100 	.word	0x42028100
 8003014:	42028300 	.word	0x42028300
 8003018:	fe0010e0 	.word	0xfe0010e0

0800301c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003024:	4857      	ldr	r0, [pc, #348]	@ (8003184 <HAL_ADC_Start+0x168>)
 8003026:	f7ff fc65 	bl	80028f4 <LL_ADC_GetMultimode>
 800302a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4618      	mov	r0, r3
 8003032:	f7ff fd3f 	bl	8002ab4 <LL_ADC_REG_IsConversionOngoing>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	f040 809c 	bne.w	8003176 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_ADC_Start+0x30>
 8003048:	2302      	movs	r3, #2
 800304a:	e097      	b.n	800317c <HAL_ADC_Start+0x160>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 fe5b 	bl	8003d10 <ADC_Enable>
 800305a:	4603      	mov	r3, r0
 800305c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800305e:	7dfb      	ldrb	r3, [r7, #23]
 8003060:	2b00      	cmp	r3, #0
 8003062:	f040 8083 	bne.w	800316c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800306e:	f023 0301 	bic.w	r3, r3, #1
 8003072:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a42      	ldr	r2, [pc, #264]	@ (8003188 <HAL_ADC_Start+0x16c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d002      	beq.n	800308a <HAL_ADC_Start+0x6e>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	e000      	b.n	800308c <HAL_ADC_Start+0x70>
 800308a:	4b40      	ldr	r3, [pc, #256]	@ (800318c <HAL_ADC_Start+0x170>)
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	4293      	cmp	r3, r2
 8003092:	d002      	beq.n	800309a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d105      	bne.n	80030a6 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800309e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030b2:	d106      	bne.n	80030c2 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b8:	f023 0206 	bic.w	r2, r3, #6
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030c0:	e002      	b.n	80030c8 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2200      	movs	r2, #0
 80030c6:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	221c      	movs	r2, #28
 80030ce:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003188 <HAL_ADC_Start+0x16c>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d002      	beq.n	80030e8 <HAL_ADC_Start+0xcc>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	e000      	b.n	80030ea <HAL_ADC_Start+0xce>
 80030e8:	4b28      	ldr	r3, [pc, #160]	@ (800318c <HAL_ADC_Start+0x170>)
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6812      	ldr	r2, [r2, #0]
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d008      	beq.n	8003104 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	2b05      	cmp	r3, #5
 80030fc:	d002      	beq.n	8003104 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	2b09      	cmp	r3, #9
 8003102:	d114      	bne.n	800312e <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310e:	2b00      	cmp	r3, #0
 8003110:	d007      	beq.n	8003122 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003116:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800311a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f7ff fc9c 	bl	8002a64 <LL_ADC_REG_StartConversion>
 800312c:	e025      	b.n	800317a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a12      	ldr	r2, [pc, #72]	@ (8003188 <HAL_ADC_Start+0x16c>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d002      	beq.n	800314a <HAL_ADC_Start+0x12e>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	e000      	b.n	800314c <HAL_ADC_Start+0x130>
 800314a:	4b10      	ldr	r3, [pc, #64]	@ (800318c <HAL_ADC_Start+0x170>)
 800314c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d00f      	beq.n	800317a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003162:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	659a      	str	r2, [r3, #88]	@ 0x58
 800316a:	e006      	b.n	800317a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003174:	e001      	b.n	800317a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003176:	2302      	movs	r3, #2
 8003178:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800317a:	7dfb      	ldrb	r3, [r7, #23]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	42028300 	.word	0x42028300
 8003188:	42028100 	.word	0x42028100
 800318c:	42028000 	.word	0x42028000

08003190 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d101      	bne.n	80031a6 <HAL_ADC_Stop+0x16>
 80031a2:	2302      	movs	r3, #2
 80031a4:	e023      	b.n	80031ee <HAL_ADC_Stop+0x5e>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2201      	movs	r2, #1
 80031aa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80031ae:	2103      	movs	r1, #3
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 fcf1 	bl	8003b98 <ADC_ConversionStop>
 80031b6:	4603      	mov	r3, r0
 80031b8:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80031ba:	7bfb      	ldrb	r3, [r7, #15]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d111      	bne.n	80031e4 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 fe2b 	bl	8003e1c <ADC_Disable>
 80031c6:	4603      	mov	r3, r0
 80031c8:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80031ca:	7bfb      	ldrb	r3, [r7, #15]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d109      	bne.n	80031e4 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80031d8:	f023 0301 	bic.w	r3, r3, #1
 80031dc:	f043 0201 	orr.w	r2, r3, #1
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80031ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b088      	sub	sp, #32
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003202:	4866      	ldr	r0, [pc, #408]	@ (800339c <HAL_ADC_PollForConversion+0x1a4>)
 8003204:	f7ff fb76 	bl	80028f4 <LL_ADC_GetMultimode>
 8003208:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	2b08      	cmp	r3, #8
 8003210:	d102      	bne.n	8003218 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003212:	2308      	movs	r3, #8
 8003214:	61fb      	str	r3, [r7, #28]
 8003216:	e02a      	b.n	800326e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d005      	beq.n	800322a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	2b05      	cmp	r3, #5
 8003222:	d002      	beq.n	800322a <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	2b09      	cmp	r3, #9
 8003228:	d111      	bne.n	800324e <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d007      	beq.n	8003248 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800323c:	f043 0220 	orr.w	r2, r3, #32
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e0a4      	b.n	8003392 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003248:	2304      	movs	r3, #4
 800324a:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800324c:	e00f      	b.n	800326e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800324e:	4853      	ldr	r0, [pc, #332]	@ (800339c <HAL_ADC_PollForConversion+0x1a4>)
 8003250:	f7ff fb5e 	bl	8002910 <LL_ADC_GetMultiDMATransfer>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d007      	beq.n	800326a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325e:	f043 0220 	orr.w	r2, r3, #32
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e093      	b.n	8003392 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800326a:	2304      	movs	r3, #4
 800326c:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800326e:	f7ff f9e7 	bl	8002640 <HAL_GetTick>
 8003272:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003274:	e021      	b.n	80032ba <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800327c:	d01d      	beq.n	80032ba <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800327e:	f7ff f9df 	bl	8002640 <HAL_GetTick>
 8003282:	4602      	mov	r2, r0
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	1ad3      	subs	r3, r2, r3
 8003288:	683a      	ldr	r2, [r7, #0]
 800328a:	429a      	cmp	r2, r3
 800328c:	d302      	bcc.n	8003294 <HAL_ADC_PollForConversion+0x9c>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d112      	bne.n	80032ba <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	4013      	ands	r3, r2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10b      	bne.n	80032ba <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032a6:	f043 0204 	orr.w	r2, r3, #4
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e06b      	b.n	8003392 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	4013      	ands	r3, r2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0d6      	beq.n	8003276 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032cc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff fa7d 	bl	80027d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01c      	beq.n	800331e <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	7e5b      	ldrb	r3, [r3, #25]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d118      	bne.n	800331e <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f003 0308 	and.w	r3, r3, #8
 80032f6:	2b08      	cmp	r3, #8
 80032f8:	d111      	bne.n	800331e <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032fe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d105      	bne.n	800331e <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003316:	f043 0201 	orr.w	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a1f      	ldr	r2, [pc, #124]	@ (80033a0 <HAL_ADC_PollForConversion+0x1a8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d002      	beq.n	800332e <HAL_ADC_PollForConversion+0x136>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	e000      	b.n	8003330 <HAL_ADC_PollForConversion+0x138>
 800332e:	4b1d      	ldr	r3, [pc, #116]	@ (80033a4 <HAL_ADC_PollForConversion+0x1ac>)
 8003330:	687a      	ldr	r2, [r7, #4]
 8003332:	6812      	ldr	r2, [r2, #0]
 8003334:	4293      	cmp	r3, r2
 8003336:	d008      	beq.n	800334a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d005      	beq.n	800334a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	2b05      	cmp	r3, #5
 8003342:	d002      	beq.n	800334a <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003344:	697b      	ldr	r3, [r7, #20]
 8003346:	2b09      	cmp	r3, #9
 8003348:	d104      	bne.n	8003354 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	61bb      	str	r3, [r7, #24]
 8003352:	e00c      	b.n	800336e <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a11      	ldr	r2, [pc, #68]	@ (80033a0 <HAL_ADC_PollForConversion+0x1a8>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d002      	beq.n	8003364 <HAL_ADC_PollForConversion+0x16c>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	e000      	b.n	8003366 <HAL_ADC_PollForConversion+0x16e>
 8003364:	4b0f      	ldr	r3, [pc, #60]	@ (80033a4 <HAL_ADC_PollForConversion+0x1ac>)
 8003366:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800336e:	69fb      	ldr	r3, [r7, #28]
 8003370:	2b08      	cmp	r3, #8
 8003372:	d104      	bne.n	800337e <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2208      	movs	r2, #8
 800337a:	601a      	str	r2, [r3, #0]
 800337c:	e008      	b.n	8003390 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800337e:	69bb      	ldr	r3, [r7, #24]
 8003380:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d103      	bne.n	8003390 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	220c      	movs	r2, #12
 800338e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	3720      	adds	r7, #32
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	42028300 	.word	0x42028300
 80033a0:	42028100 	.word	0x42028100
 80033a4:	42028000 	.word	0x42028000

080033a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
	...

080033c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80033c4:	b590      	push	{r4, r7, lr}
 80033c6:	b0b7      	sub	sp, #220	@ 0xdc
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033ce:	2300      	movs	r3, #0
 80033d0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80033d4:	2300      	movs	r3, #0
 80033d6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x22>
 80033e2:	2302      	movs	r3, #2
 80033e4:	e3c1      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x7a6>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7ff fb5e 	bl	8002ab4 <LL_ADC_REG_IsConversionOngoing>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f040 83a6 	bne.w	8003b4c <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6818      	ldr	r0, [r3, #0]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	6859      	ldr	r1, [r3, #4]
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	461a      	mov	r2, r3
 800340e:	f7ff f9f6 	bl	80027fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff fb4c 	bl	8002ab4 <LL_ADC_REG_IsConversionOngoing>
 800341c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fb6c 	bl	8002b02 <LL_ADC_INJ_IsConversionOngoing>
 800342a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800342e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003432:	2b00      	cmp	r3, #0
 8003434:	f040 81c1 	bne.w	80037ba <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003438:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800343c:	2b00      	cmp	r3, #0
 800343e:	f040 81bc 	bne.w	80037ba <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800344a:	d10f      	bne.n	800346c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6818      	ldr	r0, [r3, #0]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2200      	movs	r2, #0
 8003456:	4619      	mov	r1, r3
 8003458:	f7ff f9fd 	bl	8002856 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003464:	4618      	mov	r0, r3
 8003466:	f7ff f9a4 	bl	80027b2 <LL_ADC_SetSamplingTimeCommonConfig>
 800346a:	e00e      	b.n	800348a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6818      	ldr	r0, [r3, #0]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	6819      	ldr	r1, [r3, #0]
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	461a      	mov	r2, r3
 800347a:	f7ff f9ec 	bl	8002856 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2100      	movs	r1, #0
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff f994 	bl	80027b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	695a      	ldr	r2, [r3, #20]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	08db      	lsrs	r3, r3, #3
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	005b      	lsls	r3, r3, #1
 800349c:	fa02 f303 	lsl.w	r3, r2, r3
 80034a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	2b04      	cmp	r3, #4
 80034aa:	d00a      	beq.n	80034c2 <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6818      	ldr	r0, [r3, #0]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	6919      	ldr	r1, [r3, #16]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80034bc:	f7ff f924 	bl	8002708 <LL_ADC_SetOffset>
 80034c0:	e17b      	b.n	80037ba <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2100      	movs	r1, #0
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff f941 	bl	8002750 <LL_ADC_GetOffsetChannel>
 80034ce:	4603      	mov	r3, r0
 80034d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_ADC_ConfigChannel+0x12a>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2100      	movs	r1, #0
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff f936 	bl	8002750 <LL_ADC_GetOffsetChannel>
 80034e4:	4603      	mov	r3, r0
 80034e6:	0e9b      	lsrs	r3, r3, #26
 80034e8:	f003 021f 	and.w	r2, r3, #31
 80034ec:	e01e      	b.n	800352c <HAL_ADC_ConfigChannel+0x168>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2100      	movs	r1, #0
 80034f4:	4618      	mov	r0, r3
 80034f6:	f7ff f92b 	bl	8002750 <LL_ADC_GetOffsetChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003500:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800350c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003510:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003514:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 800351c:	2320      	movs	r3, #32
 800351e:	e004      	b.n	800352a <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 8003520:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003524:	fab3 f383 	clz	r3, r3
 8003528:	b2db      	uxtb	r3, r3
 800352a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003534:	2b00      	cmp	r3, #0
 8003536:	d105      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x180>
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	0e9b      	lsrs	r3, r3, #26
 800353e:	f003 031f 	and.w	r3, r3, #31
 8003542:	e018      	b.n	8003576 <HAL_ADC_ConfigChannel+0x1b2>
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003550:	fa93 f3a3 	rbit	r3, r3
 8003554:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003558:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800355c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003560:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8003568:	2320      	movs	r3, #32
 800356a:	e004      	b.n	8003576 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 800356c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003570:	fab3 f383 	clz	r3, r3
 8003574:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003576:	429a      	cmp	r2, r3
 8003578:	d106      	bne.n	8003588 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2200      	movs	r2, #0
 8003580:	2100      	movs	r1, #0
 8003582:	4618      	mov	r0, r3
 8003584:	f7ff f8fa 	bl	800277c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	2101      	movs	r1, #1
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff f8de 	bl	8002750 <LL_ADC_GetOffsetChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10a      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x1f0>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2101      	movs	r1, #1
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7ff f8d3 	bl	8002750 <LL_ADC_GetOffsetChannel>
 80035aa:	4603      	mov	r3, r0
 80035ac:	0e9b      	lsrs	r3, r3, #26
 80035ae:	f003 021f 	and.w	r2, r3, #31
 80035b2:	e01e      	b.n	80035f2 <HAL_ADC_ConfigChannel+0x22e>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2101      	movs	r1, #1
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff f8c8 	bl	8002750 <LL_ADC_GetOffsetChannel>
 80035c0:	4603      	mov	r3, r0
 80035c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80035ca:	fa93 f3a3 	rbit	r3, r3
 80035ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80035d2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80035d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80035da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d101      	bne.n	80035e6 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 80035e2:	2320      	movs	r3, #32
 80035e4:	e004      	b.n	80035f0 <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 80035e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80035ea:	fab3 f383 	clz	r3, r3
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d105      	bne.n	800360a <HAL_ADC_ConfigChannel+0x246>
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	0e9b      	lsrs	r3, r3, #26
 8003604:	f003 031f 	and.w	r3, r3, #31
 8003608:	e018      	b.n	800363c <HAL_ADC_ConfigChannel+0x278>
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003616:	fa93 f3a3 	rbit	r3, r3
 800361a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800361e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003622:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003626:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 800362e:	2320      	movs	r3, #32
 8003630:	e004      	b.n	800363c <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 8003632:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003636:	fab3 f383 	clz	r3, r3
 800363a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800363c:	429a      	cmp	r2, r3
 800363e:	d106      	bne.n	800364e <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2200      	movs	r2, #0
 8003646:	2101      	movs	r1, #1
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff f897 	bl	800277c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2102      	movs	r1, #2
 8003654:	4618      	mov	r0, r3
 8003656:	f7ff f87b 	bl	8002750 <LL_ADC_GetOffsetChannel>
 800365a:	4603      	mov	r3, r0
 800365c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10a      	bne.n	800367a <HAL_ADC_ConfigChannel+0x2b6>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	2102      	movs	r1, #2
 800366a:	4618      	mov	r0, r3
 800366c:	f7ff f870 	bl	8002750 <LL_ADC_GetOffsetChannel>
 8003670:	4603      	mov	r3, r0
 8003672:	0e9b      	lsrs	r3, r3, #26
 8003674:	f003 021f 	and.w	r2, r3, #31
 8003678:	e01e      	b.n	80036b8 <HAL_ADC_ConfigChannel+0x2f4>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2102      	movs	r1, #2
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff f865 	bl	8002750 <LL_ADC_GetOffsetChannel>
 8003686:	4603      	mov	r3, r0
 8003688:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800368c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003690:	fa93 f3a3 	rbit	r3, r3
 8003694:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003698:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800369c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80036a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 80036a8:	2320      	movs	r3, #32
 80036aa:	e004      	b.n	80036b6 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 80036ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80036b0:	fab3 f383 	clz	r3, r3
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d105      	bne.n	80036d0 <HAL_ADC_ConfigChannel+0x30c>
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	0e9b      	lsrs	r3, r3, #26
 80036ca:	f003 031f 	and.w	r3, r3, #31
 80036ce:	e016      	b.n	80036fe <HAL_ADC_ConfigChannel+0x33a>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80036dc:	fa93 f3a3 	rbit	r3, r3
 80036e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80036e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80036e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d101      	bne.n	80036f4 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 80036f0:	2320      	movs	r3, #32
 80036f2:	e004      	b.n	80036fe <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 80036f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80036f8:	fab3 f383 	clz	r3, r3
 80036fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80036fe:	429a      	cmp	r2, r3
 8003700:	d106      	bne.n	8003710 <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2200      	movs	r2, #0
 8003708:	2102      	movs	r1, #2
 800370a:	4618      	mov	r0, r3
 800370c:	f7ff f836 	bl	800277c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	2103      	movs	r1, #3
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff f81a 	bl	8002750 <LL_ADC_GetOffsetChannel>
 800371c:	4603      	mov	r3, r0
 800371e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10a      	bne.n	800373c <HAL_ADC_ConfigChannel+0x378>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	2103      	movs	r1, #3
 800372c:	4618      	mov	r0, r3
 800372e:	f7ff f80f 	bl	8002750 <LL_ADC_GetOffsetChannel>
 8003732:	4603      	mov	r3, r0
 8003734:	0e9b      	lsrs	r3, r3, #26
 8003736:	f003 021f 	and.w	r2, r3, #31
 800373a:	e017      	b.n	800376c <HAL_ADC_ConfigChannel+0x3a8>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2103      	movs	r1, #3
 8003742:	4618      	mov	r0, r3
 8003744:	f7ff f804 	bl	8002750 <LL_ADC_GetOffsetChannel>
 8003748:	4603      	mov	r3, r0
 800374a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800374c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800374e:	fa93 f3a3 	rbit	r3, r3
 8003752:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003754:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003756:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003758:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 800375e:	2320      	movs	r3, #32
 8003760:	e003      	b.n	800376a <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 8003762:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003764:	fab3 f383 	clz	r3, r3
 8003768:	b2db      	uxtb	r3, r3
 800376a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003774:	2b00      	cmp	r3, #0
 8003776:	d105      	bne.n	8003784 <HAL_ADC_ConfigChannel+0x3c0>
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	0e9b      	lsrs	r3, r3, #26
 800377e:	f003 031f 	and.w	r3, r3, #31
 8003782:	e011      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x3e4>
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800378c:	fa93 f3a3 	rbit	r3, r3
 8003790:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003792:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003794:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d101      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 800379c:	2320      	movs	r3, #32
 800379e:	e003      	b.n	80037a8 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 80037a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80037a2:	fab3 f383 	clz	r3, r3
 80037a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d106      	bne.n	80037ba <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2200      	movs	r2, #0
 80037b2:	2103      	movs	r1, #3
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7fe ffe1 	bl	800277c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4618      	mov	r0, r3
 80037c0:	f7ff f92a 	bl	8002a18 <LL_ADC_IsEnabled>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	f040 81c9 	bne.w	8003b5e <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6818      	ldr	r0, [r3, #0]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	6819      	ldr	r1, [r3, #0]
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	461a      	mov	r2, r3
 80037da:	f7ff f867 	bl	80028ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	4a8f      	ldr	r2, [pc, #572]	@ (8003a20 <HAL_ADC_ConfigChannel+0x65c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	f040 8131 	bne.w	8003a4c <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10b      	bne.n	8003812 <HAL_ADC_ConfigChannel+0x44e>
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	0e9b      	lsrs	r3, r3, #26
 8003800:	3301      	adds	r3, #1
 8003802:	f003 031f 	and.w	r3, r3, #31
 8003806:	2b09      	cmp	r3, #9
 8003808:	bf94      	ite	ls
 800380a:	2301      	movls	r3, #1
 800380c:	2300      	movhi	r3, #0
 800380e:	b2db      	uxtb	r3, r3
 8003810:	e019      	b.n	8003846 <HAL_ADC_ConfigChannel+0x482>
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003818:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003820:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003822:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003824:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 800382a:	2320      	movs	r3, #32
 800382c:	e003      	b.n	8003836 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 800382e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003830:	fab3 f383 	clz	r3, r3
 8003834:	b2db      	uxtb	r3, r3
 8003836:	3301      	adds	r3, #1
 8003838:	f003 031f 	and.w	r3, r3, #31
 800383c:	2b09      	cmp	r3, #9
 800383e:	bf94      	ite	ls
 8003840:	2301      	movls	r3, #1
 8003842:	2300      	movhi	r3, #0
 8003844:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003846:	2b00      	cmp	r3, #0
 8003848:	d079      	beq.n	800393e <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003852:	2b00      	cmp	r3, #0
 8003854:	d107      	bne.n	8003866 <HAL_ADC_ConfigChannel+0x4a2>
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	0e9b      	lsrs	r3, r3, #26
 800385c:	3301      	adds	r3, #1
 800385e:	069b      	lsls	r3, r3, #26
 8003860:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003864:	e015      	b.n	8003892 <HAL_ADC_ConfigChannel+0x4ce>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800386e:	fa93 f3a3 	rbit	r3, r3
 8003872:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003874:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003876:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800387e:	2320      	movs	r3, #32
 8003880:	e003      	b.n	800388a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8003882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003884:	fab3 f383 	clz	r3, r3
 8003888:	b2db      	uxtb	r3, r3
 800388a:	3301      	adds	r3, #1
 800388c:	069b      	lsls	r3, r3, #26
 800388e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389a:	2b00      	cmp	r3, #0
 800389c:	d109      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x4ee>
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	0e9b      	lsrs	r3, r3, #26
 80038a4:	3301      	adds	r3, #1
 80038a6:	f003 031f 	and.w	r3, r3, #31
 80038aa:	2101      	movs	r1, #1
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	e017      	b.n	80038e2 <HAL_ADC_ConfigChannel+0x51e>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80038ba:	fa93 f3a3 	rbit	r3, r3
 80038be:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80038c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80038c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80038c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 80038ca:	2320      	movs	r3, #32
 80038cc:	e003      	b.n	80038d6 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 80038ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80038d0:	fab3 f383 	clz	r3, r3
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	3301      	adds	r3, #1
 80038d8:	f003 031f 	and.w	r3, r3, #31
 80038dc:	2101      	movs	r1, #1
 80038de:	fa01 f303 	lsl.w	r3, r1, r3
 80038e2:	ea42 0103 	orr.w	r1, r2, r3
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_ADC_ConfigChannel+0x544>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	0e9b      	lsrs	r3, r3, #26
 80038f8:	3301      	adds	r3, #1
 80038fa:	f003 021f 	and.w	r2, r3, #31
 80038fe:	4613      	mov	r3, r2
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	4413      	add	r3, r2
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	e018      	b.n	800393a <HAL_ADC_ConfigChannel+0x576>
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003910:	fa93 f3a3 	rbit	r3, r3
 8003914:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003918:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800391a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8003920:	2320      	movs	r3, #32
 8003922:	e003      	b.n	800392c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8003924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003926:	fab3 f383 	clz	r3, r3
 800392a:	b2db      	uxtb	r3, r3
 800392c:	3301      	adds	r3, #1
 800392e:	f003 021f 	and.w	r2, r3, #31
 8003932:	4613      	mov	r3, r2
 8003934:	005b      	lsls	r3, r3, #1
 8003936:	4413      	add	r3, r2
 8003938:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800393a:	430b      	orrs	r3, r1
 800393c:	e081      	b.n	8003a42 <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <HAL_ADC_ConfigChannel+0x596>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	0e9b      	lsrs	r3, r3, #26
 8003950:	3301      	adds	r3, #1
 8003952:	069b      	lsls	r3, r3, #26
 8003954:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003958:	e015      	b.n	8003986 <HAL_ADC_ConfigChannel+0x5c2>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003962:	fa93 f3a3 	rbit	r3, r3
 8003966:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800396a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800396c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 8003972:	2320      	movs	r3, #32
 8003974:	e003      	b.n	800397e <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8003976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003978:	fab3 f383 	clz	r3, r3
 800397c:	b2db      	uxtb	r3, r3
 800397e:	3301      	adds	r3, #1
 8003980:	069b      	lsls	r3, r3, #26
 8003982:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <HAL_ADC_ConfigChannel+0x5e2>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	0e9b      	lsrs	r3, r3, #26
 8003998:	3301      	adds	r3, #1
 800399a:	f003 031f 	and.w	r3, r3, #31
 800399e:	2101      	movs	r1, #1
 80039a0:	fa01 f303 	lsl.w	r3, r1, r3
 80039a4:	e017      	b.n	80039d6 <HAL_ADC_ConfigChannel+0x612>
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039ac:	6a3b      	ldr	r3, [r7, #32]
 80039ae:	fa93 f3a3 	rbit	r3, r3
 80039b2:	61fb      	str	r3, [r7, #28]
  return result;
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80039b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 80039be:	2320      	movs	r3, #32
 80039c0:	e003      	b.n	80039ca <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 80039c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c4:	fab3 f383 	clz	r3, r3
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	3301      	adds	r3, #1
 80039cc:	f003 031f 	and.w	r3, r3, #31
 80039d0:	2101      	movs	r1, #1
 80039d2:	fa01 f303 	lsl.w	r3, r1, r3
 80039d6:	ea42 0103 	orr.w	r1, r2, r3
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10d      	bne.n	8003a02 <HAL_ADC_ConfigChannel+0x63e>
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	0e9b      	lsrs	r3, r3, #26
 80039ec:	3301      	adds	r3, #1
 80039ee:	f003 021f 	and.w	r2, r3, #31
 80039f2:	4613      	mov	r3, r2
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	4413      	add	r3, r2
 80039f8:	3b1e      	subs	r3, #30
 80039fa:	051b      	lsls	r3, r3, #20
 80039fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003a00:	e01e      	b.n	8003a40 <HAL_ADC_ConfigChannel+0x67c>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	fa93 f3a3 	rbit	r3, r3
 8003a0e:	613b      	str	r3, [r7, #16]
  return result;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d104      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8003a1a:	2320      	movs	r3, #32
 8003a1c:	e006      	b.n	8003a2c <HAL_ADC_ConfigChannel+0x668>
 8003a1e:	bf00      	nop
 8003a20:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	fab3 f383 	clz	r3, r3
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	3301      	adds	r3, #1
 8003a2e:	f003 021f 	and.w	r2, r3, #31
 8003a32:	4613      	mov	r3, r2
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	4413      	add	r3, r2
 8003a38:	3b1e      	subs	r3, #30
 8003a3a:	051b      	lsls	r3, r3, #20
 8003a3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a40:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a46:	4619      	mov	r1, r3
 8003a48:	f7fe ff05 	bl	8002856 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b48      	ldr	r3, [pc, #288]	@ (8003b74 <HAL_ADC_ConfigChannel+0x7b0>)
 8003a52:	4013      	ands	r3, r2
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f000 8082 	beq.w	8003b5e <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003a5a:	4847      	ldr	r0, [pc, #284]	@ (8003b78 <HAL_ADC_ConfigChannel+0x7b4>)
 8003a5c:	f7fe fe46 	bl	80026ec <LL_ADC_GetCommonPathInternalCh>
 8003a60:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a64:	4845      	ldr	r0, [pc, #276]	@ (8003b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8003a66:	f7fe ffd7 	bl	8002a18 <LL_ADC_IsEnabled>
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	4844      	ldr	r0, [pc, #272]	@ (8003b80 <HAL_ADC_ConfigChannel+0x7bc>)
 8003a6e:	f7fe ffd3 	bl	8002a18 <LL_ADC_IsEnabled>
 8003a72:	4603      	mov	r3, r0
 8003a74:	4323      	orrs	r3, r4
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d15e      	bne.n	8003b38 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a41      	ldr	r2, [pc, #260]	@ (8003b84 <HAL_ADC_ConfigChannel+0x7c0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d127      	bne.n	8003ad4 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a84:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a88:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d121      	bne.n	8003ad4 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a39      	ldr	r2, [pc, #228]	@ (8003b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d161      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003a9e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003aa2:	4619      	mov	r1, r3
 8003aa4:	4834      	ldr	r0, [pc, #208]	@ (8003b78 <HAL_ADC_ConfigChannel+0x7b4>)
 8003aa6:	f7fe fe0e 	bl	80026c6 <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003aaa:	4b37      	ldr	r3, [pc, #220]	@ (8003b88 <HAL_ADC_ConfigChannel+0x7c4>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	099b      	lsrs	r3, r3, #6
 8003ab0:	4a36      	ldr	r2, [pc, #216]	@ (8003b8c <HAL_ADC_ConfigChannel+0x7c8>)
 8003ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ab6:	099b      	lsrs	r3, r3, #6
 8003ab8:	1c5a      	adds	r2, r3, #1
 8003aba:	4613      	mov	r3, r2
 8003abc:	005b      	lsls	r3, r3, #1
 8003abe:	4413      	add	r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8003ac2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003ac4:	e002      	b.n	8003acc <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f9      	bne.n	8003ac6 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003ad2:	e044      	b.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8003b90 <HAL_ADC_ConfigChannel+0x7cc>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d113      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003ade:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ae2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10d      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a23      	ldr	r2, [pc, #140]	@ (8003b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d134      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003af4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003af8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003afc:	4619      	mov	r1, r3
 8003afe:	481e      	ldr	r0, [pc, #120]	@ (8003b78 <HAL_ADC_ConfigChannel+0x7b4>)
 8003b00:	f7fe fde1 	bl	80026c6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003b04:	e02b      	b.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a22      	ldr	r2, [pc, #136]	@ (8003b94 <HAL_ADC_ConfigChannel+0x7d0>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d126      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003b10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d120      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a16      	ldr	r2, [pc, #88]	@ (8003b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d11b      	bne.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003b26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003b2a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b2e:	4619      	mov	r1, r3
 8003b30:	4811      	ldr	r0, [pc, #68]	@ (8003b78 <HAL_ADC_ConfigChannel+0x7b4>)
 8003b32:	f7fe fdc8 	bl	80026c6 <LL_ADC_SetCommonPathInternalCh>
 8003b36:	e012      	b.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3c:	f043 0220 	orr.w	r2, r3, #32
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	659a      	str	r2, [r3, #88]	@ 0x58

          tmp_hal_status = HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003b4a:	e008      	b.n	8003b5e <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b50:	f043 0220 	orr.w	r2, r3, #32
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003b66:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	37dc      	adds	r7, #220	@ 0xdc
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd90      	pop	{r4, r7, pc}
 8003b72:	bf00      	nop
 8003b74:	80080000 	.word	0x80080000
 8003b78:	42028300 	.word	0x42028300
 8003b7c:	42028000 	.word	0x42028000
 8003b80:	42028100 	.word	0x42028100
 8003b84:	c7520000 	.word	0xc7520000
 8003b88:	20000004 	.word	0x20000004
 8003b8c:	053e2d63 	.word	0x053e2d63
 8003b90:	cb840000 	.word	0xcb840000
 8003b94:	80000001 	.word	0x80000001

08003b98 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b088      	sub	sp, #32
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fe ff80 	bl	8002ab4 <LL_ADC_REG_IsConversionOngoing>
 8003bb4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fe ffa1 	bl	8002b02 <LL_ADC_INJ_IsConversionOngoing>
 8003bc0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d103      	bne.n	8003bd0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 8098 	beq.w	8003d00 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d02a      	beq.n	8003c34 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	7e5b      	ldrb	r3, [r3, #25]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d126      	bne.n	8003c34 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	7e1b      	ldrb	r3, [r3, #24]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d122      	bne.n	8003c34 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003bf2:	e014      	b.n	8003c1e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	4a45      	ldr	r2, [pc, #276]	@ (8003d0c <ADC_ConversionStop+0x174>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d90d      	bls.n	8003c18 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c00:	f043 0210 	orr.w	r2, r3, #16
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c0c:	f043 0201 	orr.w	r2, r3, #1
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e074      	b.n	8003d02 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003c18:	69fb      	ldr	r3, [r7, #28]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c28:	2b40      	cmp	r3, #64	@ 0x40
 8003c2a:	d1e3      	bne.n	8003bf4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	2240      	movs	r2, #64	@ 0x40
 8003c32:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	2b02      	cmp	r3, #2
 8003c38:	d014      	beq.n	8003c64 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fe ff38 	bl	8002ab4 <LL_ADC_REG_IsConversionOngoing>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00c      	beq.n	8003c64 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fe fef5 	bl	8002a3e <LL_ADC_IsDisableOngoing>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d104      	bne.n	8003c64 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fe ff14 	bl	8002a8c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d014      	beq.n	8003c94 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f7fe ff47 	bl	8002b02 <LL_ADC_INJ_IsConversionOngoing>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00c      	beq.n	8003c94 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fe fedd 	bl	8002a3e <LL_ADC_IsDisableOngoing>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d104      	bne.n	8003c94 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f7fe ff23 	bl	8002ada <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003c94:	69bb      	ldr	r3, [r7, #24]
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d005      	beq.n	8003ca6 <ADC_ConversionStop+0x10e>
 8003c9a:	69bb      	ldr	r3, [r7, #24]
 8003c9c:	2b03      	cmp	r3, #3
 8003c9e:	d105      	bne.n	8003cac <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003ca0:	230c      	movs	r3, #12
 8003ca2:	617b      	str	r3, [r7, #20]
        break;
 8003ca4:	e005      	b.n	8003cb2 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8003ca6:	2308      	movs	r3, #8
 8003ca8:	617b      	str	r3, [r7, #20]
        break;
 8003caa:	e002      	b.n	8003cb2 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003cac:	2304      	movs	r3, #4
 8003cae:	617b      	str	r3, [r7, #20]
        break;
 8003cb0:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003cb2:	f7fe fcc5 	bl	8002640 <HAL_GetTick>
 8003cb6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003cb8:	e01b      	b.n	8003cf2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003cba:	f7fe fcc1 	bl	8002640 <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b05      	cmp	r3, #5
 8003cc6:	d914      	bls.n	8003cf2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689a      	ldr	r2, [r3, #8]
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00d      	beq.n	8003cf2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cda:	f043 0210 	orr.w	r2, r3, #16
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce6:	f043 0201 	orr.w	r2, r3, #1
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e007      	b.n	8003d02 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1dc      	bne.n	8003cba <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3720      	adds	r7, #32
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	a33fffff 	.word	0xa33fffff

08003d10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7fe fe79 	bl	8002a18 <LL_ADC_IsEnabled>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d169      	bne.n	8003e00 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689a      	ldr	r2, [r3, #8]
 8003d32:	4b36      	ldr	r3, [pc, #216]	@ (8003e0c <ADC_Enable+0xfc>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d00d      	beq.n	8003d56 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3e:	f043 0210 	orr.w	r2, r3, #16
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4a:	f043 0201 	orr.w	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e055      	b.n	8003e02 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7fe fe34 	bl	80029c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003d60:	482b      	ldr	r0, [pc, #172]	@ (8003e10 <ADC_Enable+0x100>)
 8003d62:	f7fe fcc3 	bl	80026ec <LL_ADC_GetCommonPathInternalCh>
 8003d66:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003d68:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d013      	beq.n	8003d98 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d70:	4b28      	ldr	r3, [pc, #160]	@ (8003e14 <ADC_Enable+0x104>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	099b      	lsrs	r3, r3, #6
 8003d76:	4a28      	ldr	r2, [pc, #160]	@ (8003e18 <ADC_Enable+0x108>)
 8003d78:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7c:	099b      	lsrs	r3, r3, #6
 8003d7e:	1c5a      	adds	r2, r3, #1
 8003d80:	4613      	mov	r3, r2
 8003d82:	005b      	lsls	r3, r3, #1
 8003d84:	4413      	add	r3, r2
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003d8a:	e002      	b.n	8003d92 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1f9      	bne.n	8003d8c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003d98:	f7fe fc52 	bl	8002640 <HAL_GetTick>
 8003d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003d9e:	e028      	b.n	8003df2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7fe fe37 	bl	8002a18 <LL_ADC_IsEnabled>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d104      	bne.n	8003dba <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f7fe fe07 	bl	80029c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003dba:	f7fe fc41 	bl	8002640 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d914      	bls.n	8003df2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d00d      	beq.n	8003df2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dda:	f043 0210 	orr.w	r2, r3, #16
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003de6:	f043 0201 	orr.w	r2, r3, #1
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e007      	b.n	8003e02 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0301 	and.w	r3, r3, #1
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d1cf      	bne.n	8003da0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e00:	2300      	movs	r3, #0
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3710      	adds	r7, #16
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	8000003f 	.word	0x8000003f
 8003e10:	42028300 	.word	0x42028300
 8003e14:	20000004 	.word	0x20000004
 8003e18:	053e2d63 	.word	0x053e2d63

08003e1c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fe fe08 	bl	8002a3e <LL_ADC_IsDisableOngoing>
 8003e2e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7fe fdef 	bl	8002a18 <LL_ADC_IsEnabled>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d047      	beq.n	8003ed0 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d144      	bne.n	8003ed0 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	f003 030d 	and.w	r3, r3, #13
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d10c      	bne.n	8003e6e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe fdc9 	bl	80029f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2203      	movs	r2, #3
 8003e64:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e66:	f7fe fbeb 	bl	8002640 <HAL_GetTick>
 8003e6a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003e6c:	e029      	b.n	8003ec2 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e72:	f043 0210 	orr.w	r2, r3, #16
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e7e:	f043 0201 	orr.w	r2, r3, #1
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e023      	b.n	8003ed2 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e8a:	f7fe fbd9 	bl	8002640 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d914      	bls.n	8003ec2 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00d      	beq.n	8003ec2 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eaa:	f043 0210 	orr.w	r2, r3, #16
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003eb6:	f043 0201 	orr.w	r2, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e007      	b.n	8003ed2 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1dc      	bne.n	8003e8a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3710      	adds	r7, #16
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}

08003eda <LL_ADC_IsEnabled>:
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d101      	bne.n	8003ef2 <LL_ADC_IsEnabled+0x18>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e000      	b.n	8003ef4 <LL_ADC_IsEnabled+0x1a>
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <LL_ADC_REG_IsConversionOngoing>:
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d101      	bne.n	8003f18 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
	...

08003f28 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003f28:	b590      	push	{r4, r7, lr}
 8003f2a:	b0a1      	sub	sp, #132	@ 0x84
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
 8003f30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d101      	bne.n	8003f46 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003f42:	2302      	movs	r3, #2
 8003f44:	e089      	b.n	800405a <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003f4e:	2300      	movs	r3, #0
 8003f50:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003f52:	2300      	movs	r3, #0
 8003f54:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a42      	ldr	r2, [pc, #264]	@ (8004064 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d102      	bne.n	8003f66 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003f60:	4b41      	ldr	r3, [pc, #260]	@ (8004068 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003f62:	60fb      	str	r3, [r7, #12]
 8003f64:	e001      	b.n	8003f6a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d10b      	bne.n	8003f88 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f74:	f043 0220 	orr.w	r2, r3, #32
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e068      	b.n	800405a <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7ff ffb8 	bl	8003f00 <LL_ADC_REG_IsConversionOngoing>
 8003f90:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4618      	mov	r0, r3
 8003f98:	f7ff ffb2 	bl	8003f00 <LL_ADC_REG_IsConversionOngoing>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d14a      	bne.n	8004038 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003fa2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d147      	bne.n	8004038 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003fa8:	4b30      	ldr	r3, [pc, #192]	@ (800406c <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003faa:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d027      	beq.n	8004004 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003fb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	6859      	ldr	r1, [r3, #4]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003fc6:	035b      	lsls	r3, r3, #13
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fd0:	4824      	ldr	r0, [pc, #144]	@ (8004064 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8003fd2:	f7ff ff82 	bl	8003eda <LL_ADC_IsEnabled>
 8003fd6:	4604      	mov	r4, r0
 8003fd8:	4823      	ldr	r0, [pc, #140]	@ (8004068 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003fda:	f7ff ff7e 	bl	8003eda <LL_ADC_IsEnabled>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	4323      	orrs	r3, r4
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d132      	bne.n	800404c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003fe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003fee:	f023 030f 	bic.w	r3, r3, #15
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	6811      	ldr	r1, [r2, #0]
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	6892      	ldr	r2, [r2, #8]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004000:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004002:	e023      	b.n	800404c <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004004:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800400c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800400e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004010:	4814      	ldr	r0, [pc, #80]	@ (8004064 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8004012:	f7ff ff62 	bl	8003eda <LL_ADC_IsEnabled>
 8004016:	4604      	mov	r4, r0
 8004018:	4813      	ldr	r0, [pc, #76]	@ (8004068 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800401a:	f7ff ff5e 	bl	8003eda <LL_ADC_IsEnabled>
 800401e:	4603      	mov	r3, r0
 8004020:	4323      	orrs	r3, r4
 8004022:	2b00      	cmp	r3, #0
 8004024:	d112      	bne.n	800404c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004026:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800402e:	f023 030f 	bic.w	r3, r3, #15
 8004032:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004034:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004036:	e009      	b.n	800404c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800403c:	f043 0220 	orr.w	r2, r3, #32
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800404a:	e000      	b.n	800404e <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800404c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004056:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800405a:	4618      	mov	r0, r3
 800405c:	3784      	adds	r7, #132	@ 0x84
 800405e:	46bd      	mov	sp, r7
 8004060:	bd90      	pop	{r4, r7, pc}
 8004062:	bf00      	nop
 8004064:	42028000 	.word	0x42028000
 8004068:	42028100 	.word	0x42028100
 800406c:	42028300 	.word	0x42028300

08004070 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	f003 0307 	and.w	r3, r3, #7
 800407e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004080:	4b0c      	ldr	r3, [pc, #48]	@ (80040b4 <__NVIC_SetPriorityGrouping+0x44>)
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004086:	68ba      	ldr	r2, [r7, #8]
 8004088:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800408c:	4013      	ands	r3, r2
 800408e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004098:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800409c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040a2:	4a04      	ldr	r2, [pc, #16]	@ (80040b4 <__NVIC_SetPriorityGrouping+0x44>)
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	60d3      	str	r3, [r2, #12]
}
 80040a8:	bf00      	nop
 80040aa:	3714      	adds	r7, #20
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr
 80040b4:	e000ed00 	.word	0xe000ed00

080040b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040bc:	4b04      	ldr	r3, [pc, #16]	@ (80040d0 <__NVIC_GetPriorityGrouping+0x18>)
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	0a1b      	lsrs	r3, r3, #8
 80040c2:	f003 0307 	and.w	r3, r3, #7
}
 80040c6:	4618      	mov	r0, r3
 80040c8:	46bd      	mov	sp, r7
 80040ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ce:	4770      	bx	lr
 80040d0:	e000ed00 	.word	0xe000ed00

080040d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	4603      	mov	r3, r0
 80040dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	db0b      	blt.n	80040fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	f003 021f 	and.w	r2, r3, #31
 80040ec:	4907      	ldr	r1, [pc, #28]	@ (800410c <__NVIC_EnableIRQ+0x38>)
 80040ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040f2:	095b      	lsrs	r3, r3, #5
 80040f4:	2001      	movs	r0, #1
 80040f6:	fa00 f202 	lsl.w	r2, r0, r2
 80040fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop
 800410c:	e000e100 	.word	0xe000e100

08004110 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	4603      	mov	r3, r0
 8004118:	6039      	str	r1, [r7, #0]
 800411a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800411c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004120:	2b00      	cmp	r3, #0
 8004122:	db0a      	blt.n	800413a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	b2da      	uxtb	r2, r3
 8004128:	490c      	ldr	r1, [pc, #48]	@ (800415c <__NVIC_SetPriority+0x4c>)
 800412a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800412e:	0152      	lsls	r2, r2, #5
 8004130:	b2d2      	uxtb	r2, r2
 8004132:	440b      	add	r3, r1
 8004134:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004138:	e00a      	b.n	8004150 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	b2da      	uxtb	r2, r3
 800413e:	4908      	ldr	r1, [pc, #32]	@ (8004160 <__NVIC_SetPriority+0x50>)
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	f003 030f 	and.w	r3, r3, #15
 8004146:	3b04      	subs	r3, #4
 8004148:	0152      	lsls	r2, r2, #5
 800414a:	b2d2      	uxtb	r2, r2
 800414c:	440b      	add	r3, r1
 800414e:	761a      	strb	r2, [r3, #24]
}
 8004150:	bf00      	nop
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	e000e100 	.word	0xe000e100
 8004160:	e000ed00 	.word	0xe000ed00

08004164 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004164:	b480      	push	{r7}
 8004166:	b089      	sub	sp, #36	@ 0x24
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	f003 0307 	and.w	r3, r3, #7
 8004176:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	f1c3 0307 	rsb	r3, r3, #7
 800417e:	2b03      	cmp	r3, #3
 8004180:	bf28      	it	cs
 8004182:	2303      	movcs	r3, #3
 8004184:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	3303      	adds	r3, #3
 800418a:	2b06      	cmp	r3, #6
 800418c:	d902      	bls.n	8004194 <NVIC_EncodePriority+0x30>
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	3b04      	subs	r3, #4
 8004192:	e000      	b.n	8004196 <NVIC_EncodePriority+0x32>
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004198:	f04f 32ff 	mov.w	r2, #4294967295
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	fa02 f303 	lsl.w	r3, r2, r3
 80041a2:	43da      	mvns	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	401a      	ands	r2, r3
 80041a8:	697b      	ldr	r3, [r7, #20]
 80041aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041ac:	f04f 31ff 	mov.w	r1, #4294967295
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	fa01 f303 	lsl.w	r3, r1, r3
 80041b6:	43d9      	mvns	r1, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041bc:	4313      	orrs	r3, r2
         );
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3724      	adds	r7, #36	@ 0x24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
	...

080041cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3b01      	subs	r3, #1
 80041d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041dc:	d301      	bcc.n	80041e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80041de:	2301      	movs	r3, #1
 80041e0:	e00f      	b.n	8004202 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041e2:	4a0a      	ldr	r2, [pc, #40]	@ (800420c <SysTick_Config+0x40>)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3b01      	subs	r3, #1
 80041e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041ea:	2107      	movs	r1, #7
 80041ec:	f04f 30ff 	mov.w	r0, #4294967295
 80041f0:	f7ff ff8e 	bl	8004110 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041f4:	4b05      	ldr	r3, [pc, #20]	@ (800420c <SysTick_Config+0x40>)
 80041f6:	2200      	movs	r2, #0
 80041f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041fa:	4b04      	ldr	r3, [pc, #16]	@ (800420c <SysTick_Config+0x40>)
 80041fc:	2207      	movs	r2, #7
 80041fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004200:	2300      	movs	r3, #0
}
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	e000e010 	.word	0xe000e010

08004210 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f7ff ff29 	bl	8004070 <__NVIC_SetPriorityGrouping>
}
 800421e:	bf00      	nop
 8004220:	3708      	adds	r7, #8
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}

08004226 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004226:	b580      	push	{r7, lr}
 8004228:	b086      	sub	sp, #24
 800422a:	af00      	add	r7, sp, #0
 800422c:	4603      	mov	r3, r0
 800422e:	60b9      	str	r1, [r7, #8]
 8004230:	607a      	str	r2, [r7, #4]
 8004232:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004234:	f7ff ff40 	bl	80040b8 <__NVIC_GetPriorityGrouping>
 8004238:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68b9      	ldr	r1, [r7, #8]
 800423e:	6978      	ldr	r0, [r7, #20]
 8004240:	f7ff ff90 	bl	8004164 <NVIC_EncodePriority>
 8004244:	4602      	mov	r2, r0
 8004246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800424a:	4611      	mov	r1, r2
 800424c:	4618      	mov	r0, r3
 800424e:	f7ff ff5f 	bl	8004110 <__NVIC_SetPriority>
}
 8004252:	bf00      	nop
 8004254:	3718      	adds	r7, #24
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800425a:	b580      	push	{r7, lr}
 800425c:	b082      	sub	sp, #8
 800425e:	af00      	add	r7, sp, #0
 8004260:	4603      	mov	r3, r0
 8004262:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004268:	4618      	mov	r0, r3
 800426a:	f7ff ff33 	bl	80040d4 <__NVIC_EnableIRQ>
}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}

08004276 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b082      	sub	sp, #8
 800427a:	af00      	add	r7, sp, #0
 800427c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f7ff ffa4 	bl	80041cc <SysTick_Config>
 8004284:	4603      	mov	r3, r0
}
 8004286:	4618      	mov	r0, r3
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800428e:	b480      	push	{r7}
 8004290:	b085      	sub	sp, #20
 8004292:	af00      	add	r7, sp, #0
 8004294:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d008      	beq.n	80042b8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2204      	movs	r2, #4
 80042aa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e040      	b.n	800433a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f022 020e 	bic.w	r2, r2, #14
 80042c6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80042d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0201 	bic.w	r2, r2, #1
 80042e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ec:	f003 021c 	and.w	r2, r3, #28
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f4:	2101      	movs	r1, #1
 80042f6:	fa01 f202 	lsl.w	r2, r1, r2
 80042fa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004304:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00c      	beq.n	8004328 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004318:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800431c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004322:	687a      	ldr	r2, [r7, #4]
 8004324:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8004326:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004338:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800433a:	4618      	mov	r0, r3
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b084      	sub	sp, #16
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800434e:	2300      	movs	r3, #0
 8004350:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d005      	beq.n	800436a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2204      	movs	r2, #4
 8004362:	645a      	str	r2, [r3, #68]	@ 0x44

    status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
 8004368:	e047      	b.n	80043fa <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 020e 	bic.w	r2, r2, #14
 8004378:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	681a      	ldr	r2, [r3, #0]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f022 0201 	bic.w	r2, r2, #1
 8004388:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004394:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004398:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800439e:	f003 021c 	and.w	r2, r3, #28
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043a6:	2101      	movs	r1, #1
 80043a8:	fa01 f202 	lsl.w	r2, r1, r2
 80043ac:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80043b6:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d00c      	beq.n	80043da <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043ce:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043d4:	687a      	ldr	r2, [r7, #4]
 80043d6:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80043d8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d003      	beq.n	80043fa <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	4798      	blx	r3
    }
  }
  return status;
 80043fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004404:	b480      	push	{r7}
 8004406:	b087      	sub	sp, #28
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 800440e:	2300      	movs	r3, #0
 8004410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004412:	e158      	b.n	80046c6 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	2101      	movs	r1, #1
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	fa01 f303 	lsl.w	r3, r1, r3
 8004420:	4013      	ands	r3, r2
 8004422:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 814a 	beq.w	80046c0 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 0303 	and.w	r3, r3, #3
 8004434:	2b01      	cmp	r3, #1
 8004436:	d005      	beq.n	8004444 <HAL_GPIO_Init+0x40>
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	685b      	ldr	r3, [r3, #4]
 800443c:	f003 0303 	and.w	r3, r3, #3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d130      	bne.n	80044a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	005b      	lsls	r3, r3, #1
 800444e:	2203      	movs	r2, #3
 8004450:	fa02 f303 	lsl.w	r3, r2, r3
 8004454:	43db      	mvns	r3, r3
 8004456:	693a      	ldr	r2, [r7, #16]
 8004458:	4013      	ands	r3, r2
 800445a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	68da      	ldr	r2, [r3, #12]
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	005b      	lsls	r3, r3, #1
 8004464:	fa02 f303 	lsl.w	r3, r2, r3
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	4313      	orrs	r3, r2
 800446c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	693a      	ldr	r2, [r7, #16]
 8004472:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800447a:	2201      	movs	r2, #1
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	fa02 f303 	lsl.w	r3, r2, r3
 8004482:	43db      	mvns	r3, r3
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	4013      	ands	r3, r2
 8004488:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	091b      	lsrs	r3, r3, #4
 8004490:	f003 0201 	and.w	r2, r3, #1
 8004494:	697b      	ldr	r3, [r7, #20]
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	693a      	ldr	r2, [r7, #16]
 800449c:	4313      	orrs	r3, r2
 800449e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f003 0303 	and.w	r3, r3, #3
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d017      	beq.n	80044e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	2203      	movs	r2, #3
 80044be:	fa02 f303 	lsl.w	r3, r2, r3
 80044c2:	43db      	mvns	r3, r3
 80044c4:	693a      	ldr	r2, [r7, #16]
 80044c6:	4013      	ands	r3, r2
 80044c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	689a      	ldr	r2, [r3, #8]
 80044ce:	697b      	ldr	r3, [r7, #20]
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	fa02 f303 	lsl.w	r3, r2, r3
 80044d6:	693a      	ldr	r2, [r7, #16]
 80044d8:	4313      	orrs	r3, r2
 80044da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d123      	bne.n	8004536 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80044ee:	697b      	ldr	r3, [r7, #20]
 80044f0:	08da      	lsrs	r2, r3, #3
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	3208      	adds	r2, #8
 80044f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f003 0307 	and.w	r3, r3, #7
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	220f      	movs	r2, #15
 8004506:	fa02 f303 	lsl.w	r3, r2, r3
 800450a:	43db      	mvns	r3, r3
 800450c:	693a      	ldr	r2, [r7, #16]
 800450e:	4013      	ands	r3, r2
 8004510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	691a      	ldr	r2, [r3, #16]
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4313      	orrs	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	08da      	lsrs	r2, r3, #3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	3208      	adds	r2, #8
 8004530:	6939      	ldr	r1, [r7, #16]
 8004532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800453c:	697b      	ldr	r3, [r7, #20]
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	2203      	movs	r2, #3
 8004542:	fa02 f303 	lsl.w	r3, r2, r3
 8004546:	43db      	mvns	r3, r3
 8004548:	693a      	ldr	r2, [r7, #16]
 800454a:	4013      	ands	r3, r2
 800454c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f003 0203 	and.w	r2, r3, #3
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	005b      	lsls	r3, r3, #1
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004572:	2b00      	cmp	r3, #0
 8004574:	f000 80a4 	beq.w	80046c0 <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8004578:	4a5a      	ldr	r2, [pc, #360]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	089b      	lsrs	r3, r3, #2
 800457e:	3318      	adds	r3, #24
 8004580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004584:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f003 0303 	and.w	r3, r3, #3
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	220f      	movs	r2, #15
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	43db      	mvns	r3, r3
 8004596:	693a      	ldr	r2, [r7, #16]
 8004598:	4013      	ands	r3, r2
 800459a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	4a52      	ldr	r2, [pc, #328]	@ (80046e8 <HAL_GPIO_Init+0x2e4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d025      	beq.n	80045f0 <HAL_GPIO_Init+0x1ec>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a51      	ldr	r2, [pc, #324]	@ (80046ec <HAL_GPIO_Init+0x2e8>)
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d01f      	beq.n	80045ec <HAL_GPIO_Init+0x1e8>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	4a50      	ldr	r2, [pc, #320]	@ (80046f0 <HAL_GPIO_Init+0x2ec>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d019      	beq.n	80045e8 <HAL_GPIO_Init+0x1e4>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	4a4f      	ldr	r2, [pc, #316]	@ (80046f4 <HAL_GPIO_Init+0x2f0>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d013      	beq.n	80045e4 <HAL_GPIO_Init+0x1e0>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a4e      	ldr	r2, [pc, #312]	@ (80046f8 <HAL_GPIO_Init+0x2f4>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00d      	beq.n	80045e0 <HAL_GPIO_Init+0x1dc>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a4d      	ldr	r2, [pc, #308]	@ (80046fc <HAL_GPIO_Init+0x2f8>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d007      	beq.n	80045dc <HAL_GPIO_Init+0x1d8>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a4c      	ldr	r2, [pc, #304]	@ (8004700 <HAL_GPIO_Init+0x2fc>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d101      	bne.n	80045d8 <HAL_GPIO_Init+0x1d4>
 80045d4:	2306      	movs	r3, #6
 80045d6:	e00c      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045d8:	2307      	movs	r3, #7
 80045da:	e00a      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045dc:	2305      	movs	r3, #5
 80045de:	e008      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045e0:	2304      	movs	r3, #4
 80045e2:	e006      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045e4:	2303      	movs	r3, #3
 80045e6:	e004      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045e8:	2302      	movs	r3, #2
 80045ea:	e002      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045ec:	2301      	movs	r3, #1
 80045ee:	e000      	b.n	80045f2 <HAL_GPIO_Init+0x1ee>
 80045f0:	2300      	movs	r3, #0
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	f002 0203 	and.w	r2, r2, #3
 80045f8:	00d2      	lsls	r2, r2, #3
 80045fa:	4093      	lsls	r3, r2
 80045fc:	693a      	ldr	r2, [r7, #16]
 80045fe:	4313      	orrs	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8004602:	4938      	ldr	r1, [pc, #224]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	089b      	lsrs	r3, r3, #2
 8004608:	3318      	adds	r3, #24
 800460a:	693a      	ldr	r2, [r7, #16]
 800460c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004610:	4b34      	ldr	r3, [pc, #208]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	43db      	mvns	r3, r3
 800461a:	693a      	ldr	r2, [r7, #16]
 800461c:	4013      	ands	r3, r2
 800461e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d003      	beq.n	8004634 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	4313      	orrs	r3, r2
 8004632:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004634:	4a2b      	ldr	r2, [pc, #172]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 8004636:	693b      	ldr	r3, [r7, #16]
 8004638:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800463a:	4b2a      	ldr	r3, [pc, #168]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	43db      	mvns	r3, r3
 8004644:	693a      	ldr	r2, [r7, #16]
 8004646:	4013      	ands	r3, r2
 8004648:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004656:	693a      	ldr	r2, [r7, #16]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	4313      	orrs	r3, r2
 800465c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800465e:	4a21      	ldr	r2, [pc, #132]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004664:	4b1f      	ldr	r3, [pc, #124]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 8004666:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800466a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	43db      	mvns	r3, r3
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	4013      	ands	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004682:	693a      	ldr	r2, [r7, #16]
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800468a:	4a16      	ldr	r2, [pc, #88]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 8004692:	4b14      	ldr	r3, [pc, #80]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 8004694:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004698:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	43db      	mvns	r3, r3
 800469e:	693a      	ldr	r2, [r7, #16]
 80046a0:	4013      	ands	r3, r2
 80046a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	4313      	orrs	r3, r2
 80046b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80046b8:	4a0a      	ldr	r2, [pc, #40]	@ (80046e4 <HAL_GPIO_Init+0x2e0>)
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	3301      	adds	r3, #1
 80046c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	697b      	ldr	r3, [r7, #20]
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	f47f ae9f 	bne.w	8004414 <HAL_GPIO_Init+0x10>
  }
}
 80046d6:	bf00      	nop
 80046d8:	bf00      	nop
 80046da:	371c      	adds	r7, #28
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr
 80046e4:	4002f400 	.word	0x4002f400
 80046e8:	42020000 	.word	0x42020000
 80046ec:	42020400 	.word	0x42020400
 80046f0:	42020800 	.word	0x42020800
 80046f4:	42020c00 	.word	0x42020c00
 80046f8:	42021000 	.word	0x42021000
 80046fc:	42021400 	.word	0x42021400
 8004700:	42021800 	.word	0x42021800

08004704 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004704:	b480      	push	{r7}
 8004706:	b087      	sub	sp, #28
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 800470e:	2300      	movs	r3, #0
 8004710:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8004712:	e0c7      	b.n	80048a4 <HAL_GPIO_DeInit+0x1a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8004714:	2201      	movs	r2, #1
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	fa02 f303 	lsl.w	r3, r2, r3
 800471c:	683a      	ldr	r2, [r7, #0]
 800471e:	4013      	ands	r3, r2
 8004720:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	2b00      	cmp	r3, #0
 8004726:	f000 80ba 	beq.w	800489e <HAL_GPIO_DeInit+0x19a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      temp = EXTI->EXTICR[position >> 2U];
 800472a:	4a65      	ldr	r2, [pc, #404]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	089b      	lsrs	r3, r3, #2
 8004730:	3318      	adds	r3, #24
 8004732:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004736:	60fb      	str	r3, [r7, #12]
      temp &= ((0x0FUL) << (8U * (position & 0x03U)));
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f003 0303 	and.w	r3, r3, #3
 800473e:	00db      	lsls	r3, r3, #3
 8004740:	220f      	movs	r2, #15
 8004742:	fa02 f303 	lsl.w	r3, r2, r3
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4013      	ands	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
      if (temp == (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U))))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4a5d      	ldr	r2, [pc, #372]	@ (80048c4 <HAL_GPIO_DeInit+0x1c0>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d025      	beq.n	80047a0 <HAL_GPIO_DeInit+0x9c>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	4a5c      	ldr	r2, [pc, #368]	@ (80048c8 <HAL_GPIO_DeInit+0x1c4>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d01f      	beq.n	800479c <HAL_GPIO_DeInit+0x98>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	4a5b      	ldr	r2, [pc, #364]	@ (80048cc <HAL_GPIO_DeInit+0x1c8>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d019      	beq.n	8004798 <HAL_GPIO_DeInit+0x94>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	4a5a      	ldr	r2, [pc, #360]	@ (80048d0 <HAL_GPIO_DeInit+0x1cc>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d013      	beq.n	8004794 <HAL_GPIO_DeInit+0x90>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a59      	ldr	r2, [pc, #356]	@ (80048d4 <HAL_GPIO_DeInit+0x1d0>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d00d      	beq.n	8004790 <HAL_GPIO_DeInit+0x8c>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a58      	ldr	r2, [pc, #352]	@ (80048d8 <HAL_GPIO_DeInit+0x1d4>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d007      	beq.n	800478c <HAL_GPIO_DeInit+0x88>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	4a57      	ldr	r2, [pc, #348]	@ (80048dc <HAL_GPIO_DeInit+0x1d8>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d101      	bne.n	8004788 <HAL_GPIO_DeInit+0x84>
 8004784:	2306      	movs	r3, #6
 8004786:	e00c      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 8004788:	2307      	movs	r3, #7
 800478a:	e00a      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 800478c:	2305      	movs	r3, #5
 800478e:	e008      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 8004790:	2304      	movs	r3, #4
 8004792:	e006      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 8004794:	2303      	movs	r3, #3
 8004796:	e004      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 8004798:	2302      	movs	r3, #2
 800479a:	e002      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 800479c:	2301      	movs	r3, #1
 800479e:	e000      	b.n	80047a2 <HAL_GPIO_DeInit+0x9e>
 80047a0:	2300      	movs	r3, #0
 80047a2:	697a      	ldr	r2, [r7, #20]
 80047a4:	f002 0203 	and.w	r2, r2, #3
 80047a8:	00d2      	lsls	r2, r2, #3
 80047aa:	4093      	lsls	r3, r2
 80047ac:	68fa      	ldr	r2, [r7, #12]
 80047ae:	429a      	cmp	r2, r3
 80047b0:	d136      	bne.n	8004820 <HAL_GPIO_DeInit+0x11c>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80047b2:	4b43      	ldr	r3, [pc, #268]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047b4:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	43db      	mvns	r3, r3
 80047bc:	4940      	ldr	r1, [pc, #256]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047be:	4013      	ands	r3, r2
 80047c0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80047c4:	4b3e      	ldr	r3, [pc, #248]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047c6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	43db      	mvns	r3, r3
 80047ce:	493c      	ldr	r1, [pc, #240]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047d0:	4013      	ands	r3, r2
 80047d2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80047d6:	4b3a      	ldr	r3, [pc, #232]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	43db      	mvns	r3, r3
 80047de:	4938      	ldr	r1, [pc, #224]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 80047e4:	4b36      	ldr	r3, [pc, #216]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	43db      	mvns	r3, r3
 80047ec:	4934      	ldr	r1, [pc, #208]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 80047ee:	4013      	ands	r3, r2
 80047f0:	600b      	str	r3, [r1, #0]

        temp = (0x0FUL) << (8U * (position & 0x03U));
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	f003 0303 	and.w	r3, r3, #3
 80047f8:	00db      	lsls	r3, r3, #3
 80047fa:	220f      	movs	r2, #15
 80047fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004800:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~temp;
 8004802:	4a2f      	ldr	r2, [pc, #188]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	089b      	lsrs	r3, r3, #2
 8004808:	3318      	adds	r3, #24
 800480a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	43da      	mvns	r2, r3
 8004812:	482b      	ldr	r0, [pc, #172]	@ (80048c0 <HAL_GPIO_DeInit+0x1bc>)
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	089b      	lsrs	r3, r3, #2
 8004818:	400a      	ands	r2, r1
 800481a:	3318      	adds	r3, #24
 800481c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	2103      	movs	r1, #3
 800482a:	fa01 f303 	lsl.w	r3, r1, r3
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8004834:	697b      	ldr	r3, [r7, #20]
 8004836:	08da      	lsrs	r2, r3, #3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	3208      	adds	r2, #8
 800483c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f003 0307 	and.w	r3, r3, #7
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	220f      	movs	r2, #15
 800484a:	fa02 f303 	lsl.w	r3, r2, r3
 800484e:	43db      	mvns	r3, r3
 8004850:	697a      	ldr	r2, [r7, #20]
 8004852:	08d2      	lsrs	r2, r2, #3
 8004854:	4019      	ands	r1, r3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	3208      	adds	r2, #8
 800485a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689a      	ldr	r2, [r3, #8]
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	005b      	lsls	r3, r3, #1
 8004866:	2103      	movs	r1, #3
 8004868:	fa01 f303 	lsl.w	r3, r1, r3
 800486c:	43db      	mvns	r3, r3
 800486e:	401a      	ands	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685a      	ldr	r2, [r3, #4]
 8004878:	2101      	movs	r1, #1
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	fa01 f303 	lsl.w	r3, r1, r3
 8004880:	43db      	mvns	r3, r3
 8004882:	401a      	ands	r2, r3
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	2103      	movs	r1, #3
 8004892:	fa01 f303 	lsl.w	r3, r1, r3
 8004896:	43db      	mvns	r3, r3
 8004898:	401a      	ands	r2, r3
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	60da      	str	r2, [r3, #12]
    }

    position++;
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	3301      	adds	r3, #1
 80048a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80048a4:	683a      	ldr	r2, [r7, #0]
 80048a6:	697b      	ldr	r3, [r7, #20]
 80048a8:	fa22 f303 	lsr.w	r3, r2, r3
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f47f af31 	bne.w	8004714 <HAL_GPIO_DeInit+0x10>
  }
}
 80048b2:	bf00      	nop
 80048b4:	bf00      	nop
 80048b6:	371c      	adds	r7, #28
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	4002f400 	.word	0x4002f400
 80048c4:	42020000 	.word	0x42020000
 80048c8:	42020400 	.word	0x42020400
 80048cc:	42020800 	.word	0x42020800
 80048d0:	42020c00 	.word	0x42020c00
 80048d4:	42021000 	.word	0x42021000
 80048d8:	42021400 	.word	0x42021400
 80048dc:	42021800 	.word	0x42021800

080048e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b085      	sub	sp, #20
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	460b      	mov	r3, r1
 80048ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691a      	ldr	r2, [r3, #16]
 80048f0:	887b      	ldrh	r3, [r7, #2]
 80048f2:	4013      	ands	r3, r2
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d002      	beq.n	80048fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048f8:	2301      	movs	r3, #1
 80048fa:	73fb      	strb	r3, [r7, #15]
 80048fc:	e001      	b.n	8004902 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048fe:	2300      	movs	r3, #0
 8004900:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004902:	7bfb      	ldrb	r3, [r7, #15]
}
 8004904:	4618      	mov	r0, r3
 8004906:	3714      	adds	r7, #20
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004910:	b480      	push	{r7}
 8004912:	b083      	sub	sp, #12
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	460b      	mov	r3, r1
 800491a:	807b      	strh	r3, [r7, #2]
 800491c:	4613      	mov	r3, r2
 800491e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004920:	787b      	ldrb	r3, [r7, #1]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004926:	887a      	ldrh	r2, [r7, #2]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800492c:	e002      	b.n	8004934 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800492e:	887a      	ldrh	r2, [r7, #2]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b082      	sub	sp, #8
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	460b      	mov	r3, r1
 800494a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d10c      	bne.n	800496c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8004952:	4b13      	ldr	r3, [pc, #76]	@ (80049a0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8004954:	695b      	ldr	r3, [r3, #20]
 8004956:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800495a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800495e:	d10e      	bne.n	800497e <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004960:	f000 f89c 	bl	8004a9c <HAL_PWREx_DisableLowPowerRunMode>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d009      	beq.n	800497e <HAL_PWR_EnterSLEEPMode+0x3e>
      {
        return ;
 800496a:	e016      	b.n	800499a <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 800496c:	4b0c      	ldr	r3, [pc, #48]	@ (80049a0 <HAL_PWR_EnterSLEEPMode+0x60>)
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004974:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004978:	d001      	beq.n	800497e <HAL_PWR_EnterSLEEPMode+0x3e>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 800497a:	f000 f87f 	bl	8004a7c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800497e:	4b09      	ldr	r3, [pc, #36]	@ (80049a4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	4a08      	ldr	r2, [pc, #32]	@ (80049a4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004984:	f023 0304 	bic.w	r3, r3, #4
 8004988:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800498a:	78fb      	ldrb	r3, [r7, #3]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_PWR_EnterSLEEPMode+0x54>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004990:	bf30      	wfi
 8004992:	e002      	b.n	800499a <HAL_PWR_EnterSLEEPMode+0x5a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004994:	bf40      	sev
    __WFE();
 8004996:	bf20      	wfe
    __WFE();
 8004998:	bf20      	wfe
  }

}
 800499a:	3708      	adds	r7, #8
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}
 80049a0:	40007000 	.word	0x40007000
 80049a4:	e000ed00 	.word	0xe000ed00

080049a8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80049ac:	4b04      	ldr	r3, [pc, #16]	@ (80049c0 <HAL_PWREx_GetVoltageRange+0x18>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop
 80049c0:	40007000 	.word	0x40007000

080049c4 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 80049cc:	4b27      	ldr	r3, [pc, #156]	@ (8004a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80049d4:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 80049d6:	f000 f8b1 	bl	8004b3c <HAL_PWREx_SMPS_GetEffectiveMode>
 80049da:	4603      	mov	r3, r0
 80049dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049e0:	d101      	bne.n	80049e6 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e03e      	b.n	8004a64 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 80049e6:	4b21      	ldr	r3, [pc, #132]	@ (8004a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80049e8:	68db      	ldr	r3, [r3, #12]
 80049ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049f2:	d101      	bne.n	80049f8 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e035      	b.n	8004a64 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 80049f8:	68ba      	ldr	r2, [r7, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d101      	bne.n	8004a04 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	e02f      	b.n	8004a64 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004a04:	4b19      	ldr	r3, [pc, #100]	@ (8004a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8004a0c:	4917      	ldr	r1, [pc, #92]	@ (8004a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8004a14:	4b16      	ldr	r3, [pc, #88]	@ (8004a70 <HAL_PWREx_ControlVoltageScaling+0xac>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	095b      	lsrs	r3, r3, #5
 8004a1a:	4a16      	ldr	r2, [pc, #88]	@ (8004a74 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8004a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a20:	09db      	lsrs	r3, r3, #7
 8004a22:	2232      	movs	r2, #50	@ 0x32
 8004a24:	fb02 f303 	mul.w	r3, r2, r3
 8004a28:	4a13      	ldr	r2, [pc, #76]	@ (8004a78 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8004a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2e:	08db      	lsrs	r3, r3, #3
 8004a30:	3301      	adds	r3, #1
 8004a32:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a34:	e002      	b.n	8004a3c <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a3e:	695b      	ldr	r3, [r3, #20]
 8004a40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a48:	d102      	bne.n	8004a50 <HAL_PWREx_ControlVoltageScaling+0x8c>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1f2      	bne.n	8004a36 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a50:	4b06      	ldr	r3, [pc, #24]	@ (8004a6c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a5c:	d101      	bne.n	8004a62 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 8004a5e:	2303      	movs	r3, #3
 8004a60:	e000      	b.n	8004a64 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}
 8004a6c:	40007000 	.word	0x40007000
 8004a70:	20000004 	.word	0x20000004
 8004a74:	0a7c5ac5 	.word	0x0a7c5ac5
 8004a78:	cccccccd 	.word	0xcccccccd

08004a7c <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004a80:	4b05      	ldr	r3, [pc, #20]	@ (8004a98 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a04      	ldr	r2, [pc, #16]	@ (8004a98 <HAL_PWREx_EnableLowPowerRunMode+0x1c>)
 8004a86:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004a8a:	6013      	str	r3, [r2, #0]
}
 8004a8c:	bf00      	nop
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
 8004a96:	bf00      	nop
 8004a98:	40007000 	.word	0x40007000

08004a9c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b083      	sub	sp, #12
 8004aa0:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8004b0c <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a19      	ldr	r2, [pc, #100]	@ (8004b0c <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8004aa8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004aac:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_REGLP_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8004aae:	4b18      	ldr	r3, [pc, #96]	@ (8004b10 <HAL_PWREx_DisableLowPowerRunMode+0x74>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	095b      	lsrs	r3, r3, #5
 8004ab4:	4a17      	ldr	r2, [pc, #92]	@ (8004b14 <HAL_PWREx_DisableLowPowerRunMode+0x78>)
 8004ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aba:	09db      	lsrs	r3, r3, #7
 8004abc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004ac0:	fb02 f303 	mul.w	r3, r2, r3
 8004ac4:	4a14      	ldr	r2, [pc, #80]	@ (8004b18 <HAL_PWREx_DisableLowPowerRunMode+0x7c>)
 8004ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aca:	08db      	lsrs	r3, r3, #3
 8004acc:	3301      	adds	r3, #1
 8004ace:	607b      	str	r3, [r7, #4]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004ad0:	e002      	b.n	8004ad8 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    wait_loop_index--;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	3b01      	subs	r3, #1
 8004ad6:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8004b0c <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8004ada:	695b      	ldr	r3, [r3, #20]
 8004adc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ae4:	d102      	bne.n	8004aec <HAL_PWREx_DisableLowPowerRunMode+0x50>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1f2      	bne.n	8004ad2 <HAL_PWREx_DisableLowPowerRunMode+0x36>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8004aec:	4b07      	ldr	r3, [pc, #28]	@ (8004b0c <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8004aee:	695b      	ldr	r3, [r3, #20]
 8004af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004af8:	d101      	bne.n	8004afe <HAL_PWREx_DisableLowPowerRunMode+0x62>
  {
    return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e000      	b.n	8004b00 <HAL_PWREx_DisableLowPowerRunMode+0x64>
  }

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	40007000 	.word	0x40007000
 8004b10:	20000004 	.word	0x20000004
 8004b14:	0a7c5ac5 	.word	0x0a7c5ac5
 8004b18:	cccccccd 	.word	0xcccccccd

08004b1c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004b20:	4b05      	ldr	r3, [pc, #20]	@ (8004b38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	4a04      	ldr	r2, [pc, #16]	@ (8004b38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004b26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b2a:	6093      	str	r3, [r2, #8]
}
 8004b2c:	bf00      	nop
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	40007000 	.word	0x40007000

08004b3c <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8004b42:	4b0f      	ldr	r3, [pc, #60]	@ (8004b80 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8004b44:	691b      	ldr	r3, [r3, #16]
 8004b46:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d003      	beq.n	8004b5a <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8004b52:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b56:	607b      	str	r3, [r7, #4]
 8004b58:	e00a      	b.n	8004b70 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d103      	bne.n	8004b6c <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8004b64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b68:	607b      	str	r3, [r7, #4]
 8004b6a:	e001      	b.n	8004b70 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8004b70:	687b      	ldr	r3, [r7, #4]
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	40007000 	.word	0x40007000

08004b84 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d102      	bne.n	8004b98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	f000 bcc2 	b.w	800551c <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b98:	4b99      	ldr	r3, [pc, #612]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 030c 	and.w	r3, r3, #12
 8004ba0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ba2:	4b97      	ldr	r3, [pc, #604]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	f003 0303 	and.w	r3, r3, #3
 8004baa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f003 0310 	and.w	r3, r3, #16
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f000 80e9 	beq.w	8004d8c <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d006      	beq.n	8004bce <HAL_RCC_OscConfig+0x4a>
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	2b0c      	cmp	r3, #12
 8004bc4:	f040 8083 	bne.w	8004cce <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d17f      	bne.n	8004cce <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bce:	4b8c      	ldr	r3, [pc, #560]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d006      	beq.n	8004be8 <HAL_RCC_OscConfig+0x64>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	69db      	ldr	r3, [r3, #28]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d102      	bne.n	8004be8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	f000 bc9a 	b.w	800551c <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004bec:	4b84      	ldr	r3, [pc, #528]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 0308 	and.w	r3, r3, #8
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d004      	beq.n	8004c02 <HAL_RCC_OscConfig+0x7e>
 8004bf8:	4b81      	ldr	r3, [pc, #516]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c00:	e005      	b.n	8004c0e <HAL_RCC_OscConfig+0x8a>
 8004c02:	4b7f      	ldr	r3, [pc, #508]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c08:	091b      	lsrs	r3, r3, #4
 8004c0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d224      	bcs.n	8004c5c <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 fe9a 	bl	8005950 <RCC_SetFlashLatencyFromMSIRange>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d002      	beq.n	8004c28 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	f000 bc7a 	b.w	800551c <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c28:	4b75      	ldr	r3, [pc, #468]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a74      	ldr	r2, [pc, #464]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c2e:	f043 0308 	orr.w	r3, r3, #8
 8004c32:	6013      	str	r3, [r2, #0]
 8004c34:	4b72      	ldr	r3, [pc, #456]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c40:	496f      	ldr	r1, [pc, #444]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c46:	4b6e      	ldr	r3, [pc, #440]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a1b      	ldr	r3, [r3, #32]
 8004c52:	021b      	lsls	r3, r3, #8
 8004c54:	496a      	ldr	r1, [pc, #424]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c56:	4313      	orrs	r3, r2
 8004c58:	604b      	str	r3, [r1, #4]
 8004c5a:	e026      	b.n	8004caa <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c5c:	4b68      	ldr	r3, [pc, #416]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a67      	ldr	r2, [pc, #412]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c62:	f043 0308 	orr.w	r3, r3, #8
 8004c66:	6013      	str	r3, [r2, #0]
 8004c68:	4b65      	ldr	r3, [pc, #404]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c74:	4962      	ldr	r1, [pc, #392]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c7a:	4b61      	ldr	r3, [pc, #388]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	021b      	lsls	r3, r3, #8
 8004c88:	495d      	ldr	r1, [pc, #372]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d10a      	bne.n	8004caa <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f000 fe59 	bl	8005950 <RCC_SetFlashLatencyFromMSIRange>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d002      	beq.n	8004caa <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	f000 bc39 	b.w	800551c <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004caa:	f000 fe15 	bl	80058d8 <HAL_RCC_GetHCLKFreq>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	4a54      	ldr	r2, [pc, #336]	@ (8004e04 <HAL_RCC_OscConfig+0x280>)
 8004cb2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cb4:	4b54      	ldr	r3, [pc, #336]	@ (8004e08 <HAL_RCC_OscConfig+0x284>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f7fd fc71 	bl	80025a0 <HAL_InitTick>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8004cc2:	7bfb      	ldrb	r3, [r7, #15]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d060      	beq.n	8004d8a <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8004cc8:	7bfb      	ldrb	r3, [r7, #15]
 8004cca:	f000 bc27 	b.w	800551c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d039      	beq.n	8004d4a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004cd6:	4b4a      	ldr	r3, [pc, #296]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	4a49      	ldr	r2, [pc, #292]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004cdc:	f043 0301 	orr.w	r3, r3, #1
 8004ce0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ce2:	f7fd fcad 	bl	8002640 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ce8:	e00f      	b.n	8004d0a <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cea:	f7fd fca9 	bl	8002640 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d908      	bls.n	8004d0a <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cf8:	4b41      	ldr	r3, [pc, #260]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d102      	bne.n	8004d0a <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	f000 bc09 	b.w	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d0a:	4b3d      	ldr	r3, [pc, #244]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d0e9      	beq.n	8004cea <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004d16:	4b3a      	ldr	r3, [pc, #232]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a39      	ldr	r2, [pc, #228]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d1c:	f043 0308 	orr.w	r3, r3, #8
 8004d20:	6013      	str	r3, [r2, #0]
 8004d22:	4b37      	ldr	r3, [pc, #220]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2e:	4934      	ldr	r1, [pc, #208]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d34:	4b32      	ldr	r3, [pc, #200]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6a1b      	ldr	r3, [r3, #32]
 8004d40:	021b      	lsls	r3, r3, #8
 8004d42:	492f      	ldr	r1, [pc, #188]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d44:	4313      	orrs	r3, r2
 8004d46:	604b      	str	r3, [r1, #4]
 8004d48:	e020      	b.n	8004d8c <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d4a:	4b2d      	ldr	r3, [pc, #180]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d50:	f023 0301 	bic.w	r3, r3, #1
 8004d54:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d56:	f7fd fc73 	bl	8002640 <HAL_GetTick>
 8004d5a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d5c:	e00e      	b.n	8004d7c <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d5e:	f7fd fc6f 	bl	8002640 <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d907      	bls.n	8004d7c <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d6c:	4b24      	ldr	r3, [pc, #144]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e3cf      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d7c:	4b20      	ldr	r3, [pc, #128]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1ea      	bne.n	8004d5e <HAL_RCC_OscConfig+0x1da>
 8004d88:	e000      	b.n	8004d8c <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d8a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0301 	and.w	r3, r3, #1
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d07e      	beq.n	8004e96 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	2b08      	cmp	r3, #8
 8004d9c:	d005      	beq.n	8004daa <HAL_RCC_OscConfig+0x226>
 8004d9e:	69bb      	ldr	r3, [r7, #24]
 8004da0:	2b0c      	cmp	r3, #12
 8004da2:	d10e      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	2b03      	cmp	r3, #3
 8004da8:	d10b      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004daa:	4b15      	ldr	r3, [pc, #84]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d06e      	beq.n	8004e94 <HAL_RCC_OscConfig+0x310>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d16a      	bne.n	8004e94 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e3ac      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dca:	d106      	bne.n	8004dda <HAL_RCC_OscConfig+0x256>
 8004dcc:	4b0c      	ldr	r3, [pc, #48]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a0b      	ldr	r2, [pc, #44]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	e024      	b.n	8004e24 <HAL_RCC_OscConfig+0x2a0>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004de2:	d113      	bne.n	8004e0c <HAL_RCC_OscConfig+0x288>
 8004de4:	4b06      	ldr	r3, [pc, #24]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a05      	ldr	r2, [pc, #20]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004dea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dee:	6013      	str	r3, [r2, #0]
 8004df0:	4b03      	ldr	r3, [pc, #12]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a02      	ldr	r2, [pc, #8]	@ (8004e00 <HAL_RCC_OscConfig+0x27c>)
 8004df6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dfa:	6013      	str	r3, [r2, #0]
 8004dfc:	e012      	b.n	8004e24 <HAL_RCC_OscConfig+0x2a0>
 8004dfe:	bf00      	nop
 8004e00:	40021000 	.word	0x40021000
 8004e04:	20000004 	.word	0x20000004
 8004e08:	20000008 	.word	0x20000008
 8004e0c:	4b8b      	ldr	r3, [pc, #556]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a8a      	ldr	r2, [pc, #552]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e16:	6013      	str	r3, [r2, #0]
 8004e18:	4b88      	ldr	r3, [pc, #544]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a87      	ldr	r2, [pc, #540]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d019      	beq.n	8004e60 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e2c:	f7fd fc08 	bl	8002640 <HAL_GetTick>
 8004e30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e32:	e00e      	b.n	8004e52 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e34:	f7fd fc04 	bl	8002640 <HAL_GetTick>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	1ad3      	subs	r3, r2, r3
 8004e3e:	2b64      	cmp	r3, #100	@ 0x64
 8004e40:	d907      	bls.n	8004e52 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e42:	4b7e      	ldr	r3, [pc, #504]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d101      	bne.n	8004e52 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e364      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e52:	4b7a      	ldr	r3, [pc, #488]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d0ea      	beq.n	8004e34 <HAL_RCC_OscConfig+0x2b0>
 8004e5e:	e01a      	b.n	8004e96 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e60:	f7fd fbee 	bl	8002640 <HAL_GetTick>
 8004e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e66:	e00e      	b.n	8004e86 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e68:	f7fd fbea 	bl	8002640 <HAL_GetTick>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	1ad3      	subs	r3, r2, r3
 8004e72:	2b64      	cmp	r3, #100	@ 0x64
 8004e74:	d907      	bls.n	8004e86 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e76:	4b71      	ldr	r3, [pc, #452]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d001      	beq.n	8004e86 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e34a      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e86:	4b6d      	ldr	r3, [pc, #436]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d1ea      	bne.n	8004e68 <HAL_RCC_OscConfig+0x2e4>
 8004e92:	e000      	b.n	8004e96 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d06c      	beq.n	8004f7c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	2b04      	cmp	r3, #4
 8004ea6:	d005      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x330>
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	2b0c      	cmp	r3, #12
 8004eac:	d119      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d116      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004eb4:	4b61      	ldr	r3, [pc, #388]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d005      	beq.n	8004ecc <HAL_RCC_OscConfig+0x348>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e327      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ecc:	4b5b      	ldr	r3, [pc, #364]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	061b      	lsls	r3, r3, #24
 8004eda:	4958      	ldr	r1, [pc, #352]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ee0:	e04c      	b.n	8004f7c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d029      	beq.n	8004f3e <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eea:	4b54      	ldr	r3, [pc, #336]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a53      	ldr	r2, [pc, #332]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004ef0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ef4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ef6:	f7fd fba3 	bl	8002640 <HAL_GetTick>
 8004efa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004efc:	e00e      	b.n	8004f1c <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004efe:	f7fd fb9f 	bl	8002640 <HAL_GetTick>
 8004f02:	4602      	mov	r2, r0
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	1ad3      	subs	r3, r2, r3
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d907      	bls.n	8004f1c <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f0c:	4b4b      	ldr	r3, [pc, #300]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	e2ff      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f1c:	4b47      	ldr	r3, [pc, #284]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d0ea      	beq.n	8004efe <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f28:	4b44      	ldr	r3, [pc, #272]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	061b      	lsls	r3, r3, #24
 8004f36:	4941      	ldr	r1, [pc, #260]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	604b      	str	r3, [r1, #4]
 8004f3c:	e01e      	b.n	8004f7c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f3e:	4b3f      	ldr	r3, [pc, #252]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a3e      	ldr	r2, [pc, #248]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f48:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f4a:	f7fd fb79 	bl	8002640 <HAL_GetTick>
 8004f4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f50:	e00e      	b.n	8004f70 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f52:	f7fd fb75 	bl	8002640 <HAL_GetTick>
 8004f56:	4602      	mov	r2, r0
 8004f58:	693b      	ldr	r3, [r7, #16]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	2b02      	cmp	r3, #2
 8004f5e:	d907      	bls.n	8004f70 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f60:	4b36      	ldr	r3, [pc, #216]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	e2d5      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f70:	4b32      	ldr	r3, [pc, #200]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d1ea      	bne.n	8004f52 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 0308 	and.w	r3, r3, #8
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d062      	beq.n	800504e <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	695b      	ldr	r3, [r3, #20]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d038      	beq.n	8005002 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	699b      	ldr	r3, [r3, #24]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d108      	bne.n	8004faa <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8004f98:	4b28      	ldr	r3, [pc, #160]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004f9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9e:	4a27      	ldr	r2, [pc, #156]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004fa0:	f023 0310 	bic.w	r3, r3, #16
 8004fa4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004fa8:	e007      	b.n	8004fba <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8004faa:	4b24      	ldr	r3, [pc, #144]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fb0:	4a22      	ldr	r2, [pc, #136]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004fb2:	f043 0310 	orr.w	r3, r3, #16
 8004fb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fba:	4b20      	ldr	r3, [pc, #128]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004fc2:	f043 0301 	orr.w	r3, r3, #1
 8004fc6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fca:	f7fd fb39 	bl	8002640 <HAL_GetTick>
 8004fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fd0:	e00f      	b.n	8004ff2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fd2:	f7fd fb35 	bl	8002640 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b07      	cmp	r3, #7
 8004fde:	d908      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004fe0:	4b16      	ldr	r3, [pc, #88]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fe6:	f003 0302 	and.w	r3, r3, #2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e294      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ff2:	4b12      	ldr	r3, [pc, #72]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8004ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ff8:	f003 0302 	and.w	r3, r3, #2
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d0e8      	beq.n	8004fd2 <HAL_RCC_OscConfig+0x44e>
 8005000:	e025      	b.n	800504e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005002:	4b0e      	ldr	r3, [pc, #56]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 8005004:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005008:	4a0c      	ldr	r2, [pc, #48]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 800500a:	f023 0301 	bic.w	r3, r3, #1
 800500e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005012:	f7fd fb15 	bl	8002640 <HAL_GetTick>
 8005016:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005018:	e012      	b.n	8005040 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800501a:	f7fd fb11 	bl	8002640 <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	1ad3      	subs	r3, r2, r3
 8005024:	2b07      	cmp	r3, #7
 8005026:	d90b      	bls.n	8005040 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005028:	4b04      	ldr	r3, [pc, #16]	@ (800503c <HAL_RCC_OscConfig+0x4b8>)
 800502a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800502e:	f003 0302 	and.w	r3, r3, #2
 8005032:	2b00      	cmp	r3, #0
 8005034:	d004      	beq.n	8005040 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e270      	b.n	800551c <HAL_RCC_OscConfig+0x998>
 800503a:	bf00      	nop
 800503c:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005040:	4ba8      	ldr	r3, [pc, #672]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005042:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1e5      	bne.n	800501a <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 0304 	and.w	r3, r3, #4
 8005056:	2b00      	cmp	r3, #0
 8005058:	f000 812d 	beq.w	80052b6 <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 800505c:	2300      	movs	r3, #0
 800505e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005060:	4ba0      	ldr	r3, [pc, #640]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10d      	bne.n	8005088 <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800506c:	4b9d      	ldr	r3, [pc, #628]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 800506e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005070:	4a9c      	ldr	r2, [pc, #624]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005076:	6593      	str	r3, [r2, #88]	@ 0x58
 8005078:	4b9a      	ldr	r3, [pc, #616]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 800507a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800507c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005080:	60bb      	str	r3, [r7, #8]
 8005082:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005084:	2301      	movs	r3, #1
 8005086:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005088:	4b97      	ldr	r3, [pc, #604]	@ (80052e8 <HAL_RCC_OscConfig+0x764>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005090:	2b00      	cmp	r3, #0
 8005092:	d11e      	bne.n	80050d2 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005094:	4b94      	ldr	r3, [pc, #592]	@ (80052e8 <HAL_RCC_OscConfig+0x764>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a93      	ldr	r2, [pc, #588]	@ (80052e8 <HAL_RCC_OscConfig+0x764>)
 800509a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800509e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050a0:	f7fd face 	bl	8002640 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050a6:	e00e      	b.n	80050c6 <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050a8:	f7fd faca 	bl	8002640 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b02      	cmp	r3, #2
 80050b4:	d907      	bls.n	80050c6 <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050b6:	4b8c      	ldr	r3, [pc, #560]	@ (80052e8 <HAL_RCC_OscConfig+0x764>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e22a      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80050c6:	4b88      	ldr	r3, [pc, #544]	@ (80052e8 <HAL_RCC_OscConfig+0x764>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d0ea      	beq.n	80050a8 <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d01f      	beq.n	800511e <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f003 0304 	and.w	r3, r3, #4
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d010      	beq.n	800510c <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80050ea:	4b7e      	ldr	r3, [pc, #504]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80050ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f0:	4a7c      	ldr	r2, [pc, #496]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80050f2:	f043 0304 	orr.w	r3, r3, #4
 80050f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80050fa:	4b7a      	ldr	r3, [pc, #488]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005100:	4a78      	ldr	r2, [pc, #480]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005102:	f043 0301 	orr.w	r3, r3, #1
 8005106:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800510a:	e018      	b.n	800513e <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800510c:	4b75      	ldr	r3, [pc, #468]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 800510e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005112:	4a74      	ldr	r2, [pc, #464]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005114:	f043 0301 	orr.w	r3, r3, #1
 8005118:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800511c:	e00f      	b.n	800513e <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800511e:	4b71      	ldr	r3, [pc, #452]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005120:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005124:	4a6f      	ldr	r2, [pc, #444]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005126:	f023 0301 	bic.w	r3, r3, #1
 800512a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800512e:	4b6d      	ldr	r3, [pc, #436]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005134:	4a6b      	ldr	r2, [pc, #428]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005136:	f023 0304 	bic.w	r3, r3, #4
 800513a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d068      	beq.n	8005218 <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005146:	f7fd fa7b 	bl	8002640 <HAL_GetTick>
 800514a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800514c:	e011      	b.n	8005172 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800514e:	f7fd fa77 	bl	8002640 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515c:	4293      	cmp	r3, r2
 800515e:	d908      	bls.n	8005172 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005160:	4b60      	ldr	r3, [pc, #384]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b00      	cmp	r3, #0
 800516c:	d101      	bne.n	8005172 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e1d4      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005172:	4b5c      	ldr	r3, [pc, #368]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005174:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005178:	f003 0302 	and.w	r3, r3, #2
 800517c:	2b00      	cmp	r3, #0
 800517e:	d0e6      	beq.n	800514e <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005188:	2b00      	cmp	r3, #0
 800518a:	d022      	beq.n	80051d2 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800518c:	4b55      	ldr	r3, [pc, #340]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 800518e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005192:	4a54      	ldr	r2, [pc, #336]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800519c:	e011      	b.n	80051c2 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800519e:	f7fd fa4f 	bl	8002640 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d908      	bls.n	80051c2 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80051b0:	4b4c      	ldr	r3, [pc, #304]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d101      	bne.n	80051c2 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 80051be:	2303      	movs	r3, #3
 80051c0:	e1ac      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80051c2:	4b48      	ldr	r3, [pc, #288]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80051c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0e6      	beq.n	800519e <HAL_RCC_OscConfig+0x61a>
 80051d0:	e068      	b.n	80052a4 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80051d2:	4b44      	ldr	r3, [pc, #272]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80051d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d8:	4a42      	ldr	r2, [pc, #264]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80051da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80051e2:	e011      	b.n	8005208 <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051e4:	f7fd fa2c 	bl	8002640 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d908      	bls.n	8005208 <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80051f6:	4b3b      	ldr	r3, [pc, #236]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80051f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005200:	2b00      	cmp	r3, #0
 8005202:	d001      	beq.n	8005208 <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8005204:	2303      	movs	r3, #3
 8005206:	e189      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005208:	4b36      	ldr	r3, [pc, #216]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 800520a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800520e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1e6      	bne.n	80051e4 <HAL_RCC_OscConfig+0x660>
 8005216:	e045      	b.n	80052a4 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005218:	f7fd fa12 	bl	8002640 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800521e:	e011      	b.n	8005244 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005220:	f7fd fa0e 	bl	8002640 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800522e:	4293      	cmp	r3, r2
 8005230:	d908      	bls.n	8005244 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005232:	4b2c      	ldr	r3, [pc, #176]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e16b      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005244:	4b27      	ldr	r3, [pc, #156]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005246:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1e6      	bne.n	8005220 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8005252:	4b24      	ldr	r3, [pc, #144]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800525c:	2b00      	cmp	r3, #0
 800525e:	d021      	beq.n	80052a4 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005260:	4b20      	ldr	r3, [pc, #128]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005262:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005266:	4a1f      	ldr	r2, [pc, #124]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005268:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800526c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005270:	e011      	b.n	8005296 <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005272:	f7fd f9e5 	bl	8002640 <HAL_GetTick>
 8005276:	4602      	mov	r2, r0
 8005278:	693b      	ldr	r3, [r7, #16]
 800527a:	1ad3      	subs	r3, r2, r3
 800527c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005280:	4293      	cmp	r3, r2
 8005282:	d908      	bls.n	8005296 <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005284:	4b17      	ldr	r3, [pc, #92]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8005292:	2303      	movs	r3, #3
 8005294:	e142      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005296:	4b13      	ldr	r3, [pc, #76]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 8005298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800529c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e6      	bne.n	8005272 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052a4:	7ffb      	ldrb	r3, [r7, #31]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d105      	bne.n	80052b6 <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052aa:	4b0e      	ldr	r3, [pc, #56]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80052ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ae:	4a0d      	ldr	r2, [pc, #52]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80052b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0320 	and.w	r3, r3, #32
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d04f      	beq.n	8005362 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d028      	beq.n	800531c <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80052ca:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80052cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052d0:	4a04      	ldr	r2, [pc, #16]	@ (80052e4 <HAL_RCC_OscConfig+0x760>)
 80052d2:	f043 0301 	orr.w	r3, r3, #1
 80052d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052da:	f7fd f9b1 	bl	8002640 <HAL_GetTick>
 80052de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80052e0:	e014      	b.n	800530c <HAL_RCC_OscConfig+0x788>
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80052ec:	f7fd f9a8 	bl	8002640 <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d908      	bls.n	800530c <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80052fa:	4b8a      	ldr	r3, [pc, #552]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 80052fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005300:	f003 0302 	and.w	r3, r3, #2
 8005304:	2b00      	cmp	r3, #0
 8005306:	d101      	bne.n	800530c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005308:	2303      	movs	r3, #3
 800530a:	e107      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800530c:	4b85      	ldr	r3, [pc, #532]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 800530e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005312:	f003 0302 	and.w	r3, r3, #2
 8005316:	2b00      	cmp	r3, #0
 8005318:	d0e8      	beq.n	80052ec <HAL_RCC_OscConfig+0x768>
 800531a:	e022      	b.n	8005362 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800531c:	4b81      	ldr	r3, [pc, #516]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 800531e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005322:	4a80      	ldr	r2, [pc, #512]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005324:	f023 0301 	bic.w	r3, r3, #1
 8005328:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800532c:	f7fd f988 	bl	8002640 <HAL_GetTick>
 8005330:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005332:	e00f      	b.n	8005354 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005334:	f7fd f984 	bl	8002640 <HAL_GetTick>
 8005338:	4602      	mov	r2, r0
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	2b02      	cmp	r3, #2
 8005340:	d908      	bls.n	8005354 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005342:	4b78      	ldr	r3, [pc, #480]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005344:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d001      	beq.n	8005354 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e0e3      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005354:	4b73      	ldr	r3, [pc, #460]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005356:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1e8      	bne.n	8005334 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 80d7 	beq.w	800551a <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800536c:	4b6d      	ldr	r3, [pc, #436]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 800536e:	689b      	ldr	r3, [r3, #8]
 8005370:	f003 030c 	and.w	r3, r3, #12
 8005374:	2b0c      	cmp	r3, #12
 8005376:	f000 8091 	beq.w	800549c <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800537e:	2b02      	cmp	r3, #2
 8005380:	d166      	bne.n	8005450 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005382:	4b68      	ldr	r3, [pc, #416]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a67      	ldr	r2, [pc, #412]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005388:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800538c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800538e:	f7fd f957 	bl	8002640 <HAL_GetTick>
 8005392:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005394:	e00e      	b.n	80053b4 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005396:	f7fd f953 	bl	8002640 <HAL_GetTick>
 800539a:	4602      	mov	r2, r0
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	1ad3      	subs	r3, r2, r3
 80053a0:	2b02      	cmp	r3, #2
 80053a2:	d907      	bls.n	80053b4 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053a4:	4b5f      	ldr	r3, [pc, #380]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d001      	beq.n	80053b4 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e0b3      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80053b4:	4b5b      	ldr	r3, [pc, #364]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1ea      	bne.n	8005396 <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053c0:	4b58      	ldr	r3, [pc, #352]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 80053c2:	68da      	ldr	r2, [r3, #12]
 80053c4:	4b58      	ldr	r3, [pc, #352]	@ (8005528 <HAL_RCC_OscConfig+0x9a4>)
 80053c6:	4013      	ands	r3, r2
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80053cc:	687a      	ldr	r2, [r7, #4]
 80053ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80053d0:	3a01      	subs	r2, #1
 80053d2:	0112      	lsls	r2, r2, #4
 80053d4:	4311      	orrs	r1, r2
 80053d6:	687a      	ldr	r2, [r7, #4]
 80053d8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80053da:	0212      	lsls	r2, r2, #8
 80053dc:	4311      	orrs	r1, r2
 80053de:	687a      	ldr	r2, [r7, #4]
 80053e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80053e2:	0852      	lsrs	r2, r2, #1
 80053e4:	3a01      	subs	r2, #1
 80053e6:	0552      	lsls	r2, r2, #21
 80053e8:	4311      	orrs	r1, r2
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80053ee:	0852      	lsrs	r2, r2, #1
 80053f0:	3a01      	subs	r2, #1
 80053f2:	0652      	lsls	r2, r2, #25
 80053f4:	4311      	orrs	r1, r2
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80053fa:	06d2      	lsls	r2, r2, #27
 80053fc:	430a      	orrs	r2, r1
 80053fe:	4949      	ldr	r1, [pc, #292]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005400:	4313      	orrs	r3, r2
 8005402:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005404:	4b47      	ldr	r3, [pc, #284]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a46      	ldr	r2, [pc, #280]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 800540a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800540e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005410:	4b44      	ldr	r3, [pc, #272]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	4a43      	ldr	r2, [pc, #268]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005416:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800541a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800541c:	f7fd f910 	bl	8002640 <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005422:	e00e      	b.n	8005442 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005424:	f7fd f90c 	bl	8002640 <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d907      	bls.n	8005442 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005432:	4b3c      	ldr	r3, [pc, #240]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e06c      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005442:	4b38      	ldr	r3, [pc, #224]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d0ea      	beq.n	8005424 <HAL_RCC_OscConfig+0x8a0>
 800544e:	e064      	b.n	800551a <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005450:	4b34      	ldr	r3, [pc, #208]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a33      	ldr	r2, [pc, #204]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005456:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800545a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545c:	f7fd f8f0 	bl	8002640 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005462:	e00e      	b.n	8005482 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005464:	f7fd f8ec 	bl	8002640 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	2b02      	cmp	r3, #2
 8005470:	d907      	bls.n	8005482 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005472:	4b2c      	ldr	r3, [pc, #176]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e04c      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005482:	4b28      	ldr	r3, [pc, #160]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1ea      	bne.n	8005464 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800548e:	4b25      	ldr	r3, [pc, #148]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005490:	68da      	ldr	r2, [r3, #12]
 8005492:	4924      	ldr	r1, [pc, #144]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 8005494:	4b25      	ldr	r3, [pc, #148]	@ (800552c <HAL_RCC_OscConfig+0x9a8>)
 8005496:	4013      	ands	r3, r2
 8005498:	60cb      	str	r3, [r1, #12]
 800549a:	e03e      	b.n	800551a <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d101      	bne.n	80054a8 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e039      	b.n	800551c <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80054a8:	4b1e      	ldr	r3, [pc, #120]	@ (8005524 <HAL_RCC_OscConfig+0x9a0>)
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f003 0203 	and.w	r2, r3, #3
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d12c      	bne.n	8005516 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c6:	3b01      	subs	r3, #1
 80054c8:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054ca:	429a      	cmp	r2, r3
 80054cc:	d123      	bne.n	8005516 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d8:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054da:	429a      	cmp	r2, r3
 80054dc:	d11b      	bne.n	8005516 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e8:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d113      	bne.n	8005516 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f8:	085b      	lsrs	r3, r3, #1
 80054fa:	3b01      	subs	r3, #1
 80054fc:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054fe:	429a      	cmp	r2, r3
 8005500:	d109      	bne.n	8005516 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800550c:	085b      	lsrs	r3, r3, #1
 800550e:	3b01      	subs	r3, #1
 8005510:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005512:	429a      	cmp	r2, r3
 8005514:	d001      	beq.n	800551a <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e000      	b.n	800551c <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3720      	adds	r7, #32
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	40021000 	.word	0x40021000
 8005528:	019f800c 	.word	0x019f800c
 800552c:	feeefffc 	.word	0xfeeefffc

08005530 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
 8005538:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800553a:	2300      	movs	r3, #0
 800553c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005544:	2301      	movs	r3, #1
 8005546:	e11c      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005548:	4b90      	ldr	r3, [pc, #576]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 030f 	and.w	r3, r3, #15
 8005550:	683a      	ldr	r2, [r7, #0]
 8005552:	429a      	cmp	r2, r3
 8005554:	d910      	bls.n	8005578 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005556:	4b8d      	ldr	r3, [pc, #564]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f023 020f 	bic.w	r2, r3, #15
 800555e:	498b      	ldr	r1, [pc, #556]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	4313      	orrs	r3, r2
 8005564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005566:	4b89      	ldr	r3, [pc, #548]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f003 030f 	and.w	r3, r3, #15
 800556e:	683a      	ldr	r2, [r7, #0]
 8005570:	429a      	cmp	r2, r3
 8005572:	d001      	beq.n	8005578 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005574:	2301      	movs	r3, #1
 8005576:	e104      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d010      	beq.n	80055a6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	4b81      	ldr	r3, [pc, #516]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005590:	429a      	cmp	r2, r3
 8005592:	d908      	bls.n	80055a6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005594:	4b7e      	ldr	r3, [pc, #504]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	497b      	ldr	r1, [pc, #492]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80055a2:	4313      	orrs	r3, r2
 80055a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	f000 8085 	beq.w	80056be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b03      	cmp	r3, #3
 80055ba:	d11f      	bne.n	80055fc <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055bc:	4b74      	ldr	r3, [pc, #464]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e0da      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80055cc:	f000 fa24 	bl	8005a18 <RCC_GetSysClockFreqFromPLLSource>
 80055d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	4a6f      	ldr	r2, [pc, #444]	@ (8005794 <HAL_RCC_ClockConfig+0x264>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d947      	bls.n	800566a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80055da:	4b6d      	ldr	r3, [pc, #436]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d141      	bne.n	800566a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80055e6:	4b6a      	ldr	r3, [pc, #424]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80055ee:	4a68      	ldr	r2, [pc, #416]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80055f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055f4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80055f6:	2380      	movs	r3, #128	@ 0x80
 80055f8:	617b      	str	r3, [r7, #20]
 80055fa:	e036      	b.n	800566a <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	2b02      	cmp	r3, #2
 8005602:	d107      	bne.n	8005614 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005604:	4b62      	ldr	r3, [pc, #392]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800560c:	2b00      	cmp	r3, #0
 800560e:	d115      	bne.n	800563c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e0b6      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d107      	bne.n	800562c <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800561c:	4b5c      	ldr	r3, [pc, #368]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d109      	bne.n	800563c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e0aa      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800562c:	4b58      	ldr	r3, [pc, #352]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e0a2      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800563c:	f000 f8b0 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 8005640:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8005642:	693b      	ldr	r3, [r7, #16]
 8005644:	4a53      	ldr	r2, [pc, #332]	@ (8005794 <HAL_RCC_ClockConfig+0x264>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d90f      	bls.n	800566a <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800564a:	4b51      	ldr	r3, [pc, #324]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d109      	bne.n	800566a <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005656:	4b4e      	ldr	r3, [pc, #312]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005658:	689b      	ldr	r3, [r3, #8]
 800565a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800565e:	4a4c      	ldr	r2, [pc, #304]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005660:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005664:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005666:	2380      	movs	r3, #128	@ 0x80
 8005668:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800566a:	4b49      	ldr	r3, [pc, #292]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f023 0203 	bic.w	r2, r3, #3
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	685b      	ldr	r3, [r3, #4]
 8005676:	4946      	ldr	r1, [pc, #280]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005678:	4313      	orrs	r3, r2
 800567a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800567c:	f7fc ffe0 	bl	8002640 <HAL_GetTick>
 8005680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005682:	e013      	b.n	80056ac <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005684:	f7fc ffdc 	bl	8002640 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005692:	4293      	cmp	r3, r2
 8005694:	d90a      	bls.n	80056ac <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005696:	4b3e      	ldr	r3, [pc, #248]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f003 020c 	and.w	r2, r3, #12
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d001      	beq.n	80056ac <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e06a      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ac:	4b38      	ldr	r3, [pc, #224]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	f003 020c 	and.w	r2, r3, #12
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d1e2      	bne.n	8005684 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	2b80      	cmp	r3, #128	@ 0x80
 80056c2:	d105      	bne.n	80056d0 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80056c4:	4b32      	ldr	r3, [pc, #200]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	4a31      	ldr	r2, [pc, #196]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80056ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056ce:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d010      	beq.n	80056fe <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056e8:	429a      	cmp	r2, r3
 80056ea:	d208      	bcs.n	80056fe <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056ec:	4b28      	ldr	r3, [pc, #160]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	4925      	ldr	r1, [pc, #148]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 80056fa:	4313      	orrs	r3, r2
 80056fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056fe:	4b23      	ldr	r3, [pc, #140]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 030f 	and.w	r3, r3, #15
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	429a      	cmp	r2, r3
 800570a:	d210      	bcs.n	800572e <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800570c:	4b1f      	ldr	r3, [pc, #124]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f023 020f 	bic.w	r2, r3, #15
 8005714:	491d      	ldr	r1, [pc, #116]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	4313      	orrs	r3, r2
 800571a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800571c:	4b1b      	ldr	r3, [pc, #108]	@ (800578c <HAL_RCC_ClockConfig+0x25c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f003 030f 	and.w	r3, r3, #15
 8005724:	683a      	ldr	r2, [r7, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d001      	beq.n	800572e <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e029      	b.n	8005782 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0304 	and.w	r3, r3, #4
 8005736:	2b00      	cmp	r3, #0
 8005738:	d008      	beq.n	800574c <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800573a:	4b15      	ldr	r3, [pc, #84]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	4912      	ldr	r1, [pc, #72]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005748:	4313      	orrs	r3, r2
 800574a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f003 0308 	and.w	r3, r3, #8
 8005754:	2b00      	cmp	r3, #0
 8005756:	d009      	beq.n	800576c <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005758:	4b0d      	ldr	r3, [pc, #52]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	00db      	lsls	r3, r3, #3
 8005766:	490a      	ldr	r1, [pc, #40]	@ (8005790 <HAL_RCC_ClockConfig+0x260>)
 8005768:	4313      	orrs	r3, r2
 800576a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800576c:	f000 f8b4 	bl	80058d8 <HAL_RCC_GetHCLKFreq>
 8005770:	4603      	mov	r3, r0
 8005772:	4a09      	ldr	r2, [pc, #36]	@ (8005798 <HAL_RCC_ClockConfig+0x268>)
 8005774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005776:	4b09      	ldr	r3, [pc, #36]	@ (800579c <HAL_RCC_ClockConfig+0x26c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f7fc ff10 	bl	80025a0 <HAL_InitTick>
 8005780:	4603      	mov	r3, r0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3718      	adds	r7, #24
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40022000 	.word	0x40022000
 8005790:	40021000 	.word	0x40021000
 8005794:	04c4b400 	.word	0x04c4b400
 8005798:	20000004 	.word	0x20000004
 800579c:	20000008 	.word	0x20000008

080057a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b089      	sub	sp, #36	@ 0x24
 80057a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80057a6:	2300      	movs	r3, #0
 80057a8:	61fb      	str	r3, [r7, #28]
 80057aa:	2300      	movs	r3, #0
 80057ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057ae:	4b47      	ldr	r3, [pc, #284]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f003 030c 	and.w	r3, r3, #12
 80057b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057b8:	4b44      	ldr	r3, [pc, #272]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80057ba:	68db      	ldr	r3, [r3, #12]
 80057bc:	f003 0303 	and.w	r3, r3, #3
 80057c0:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d005      	beq.n	80057d4 <HAL_RCC_GetSysClockFreq+0x34>
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	2b0c      	cmp	r3, #12
 80057cc:	d121      	bne.n	8005812 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	d11e      	bne.n	8005812 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80057d4:	4b3d      	ldr	r3, [pc, #244]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 0308 	and.w	r3, r3, #8
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d107      	bne.n	80057f0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80057e0:	4b3a      	ldr	r3, [pc, #232]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80057e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057e6:	0a1b      	lsrs	r3, r3, #8
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	61fb      	str	r3, [r7, #28]
 80057ee:	e005      	b.n	80057fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80057f0:	4b36      	ldr	r3, [pc, #216]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	091b      	lsrs	r3, r3, #4
 80057f6:	f003 030f 	and.w	r3, r3, #15
 80057fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80057fc:	4a34      	ldr	r2, [pc, #208]	@ (80058d0 <HAL_RCC_GetSysClockFreq+0x130>)
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005804:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10d      	bne.n	8005828 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800580c:	69fb      	ldr	r3, [r7, #28]
 800580e:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005810:	e00a      	b.n	8005828 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	2b04      	cmp	r3, #4
 8005816:	d102      	bne.n	800581e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005818:	4b2e      	ldr	r3, [pc, #184]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x134>)
 800581a:	61bb      	str	r3, [r7, #24]
 800581c:	e004      	b.n	8005828 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800581e:	693b      	ldr	r3, [r7, #16]
 8005820:	2b08      	cmp	r3, #8
 8005822:	d101      	bne.n	8005828 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005824:	4b2b      	ldr	r3, [pc, #172]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8005826:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	2b0c      	cmp	r3, #12
 800582c:	d146      	bne.n	80058bc <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800582e:	4b27      	ldr	r3, [pc, #156]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	f003 0303 	and.w	r3, r3, #3
 8005836:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005838:	4b24      	ldr	r3, [pc, #144]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	091b      	lsrs	r3, r3, #4
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	3301      	adds	r3, #1
 8005844:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	2b02      	cmp	r3, #2
 800584a:	d003      	beq.n	8005854 <HAL_RCC_GetSysClockFreq+0xb4>
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	2b03      	cmp	r3, #3
 8005850:	d00d      	beq.n	800586e <HAL_RCC_GetSysClockFreq+0xce>
 8005852:	e019      	b.n	8005888 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005854:	4a1f      	ldr	r2, [pc, #124]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	fbb2 f3f3 	udiv	r3, r2, r3
 800585c:	4a1b      	ldr	r2, [pc, #108]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 800585e:	68d2      	ldr	r2, [r2, #12]
 8005860:	0a12      	lsrs	r2, r2, #8
 8005862:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005866:	fb02 f303 	mul.w	r3, r2, r3
 800586a:	617b      	str	r3, [r7, #20]
        break;
 800586c:	e019      	b.n	80058a2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800586e:	4a19      	ldr	r2, [pc, #100]	@ (80058d4 <HAL_RCC_GetSysClockFreq+0x134>)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	fbb2 f3f3 	udiv	r3, r2, r3
 8005876:	4a15      	ldr	r2, [pc, #84]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8005878:	68d2      	ldr	r2, [r2, #12]
 800587a:	0a12      	lsrs	r2, r2, #8
 800587c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005880:	fb02 f303 	mul.w	r3, r2, r3
 8005884:	617b      	str	r3, [r7, #20]
        break;
 8005886:	e00c      	b.n	80058a2 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005888:	69fa      	ldr	r2, [r7, #28]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005890:	4a0e      	ldr	r2, [pc, #56]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 8005892:	68d2      	ldr	r2, [r2, #12]
 8005894:	0a12      	lsrs	r2, r2, #8
 8005896:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800589a:	fb02 f303 	mul.w	r3, r2, r3
 800589e:	617b      	str	r3, [r7, #20]
        break;
 80058a0:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 80058a2:	4b0a      	ldr	r3, [pc, #40]	@ (80058cc <HAL_RCC_GetSysClockFreq+0x12c>)
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	0e5b      	lsrs	r3, r3, #25
 80058a8:	f003 0303 	and.w	r3, r3, #3
 80058ac:	3301      	adds	r3, #1
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80058bc:	69bb      	ldr	r3, [r7, #24]
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3724      	adds	r7, #36	@ 0x24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr
 80058ca:	bf00      	nop
 80058cc:	40021000 	.word	0x40021000
 80058d0:	0800df0c 	.word	0x0800df0c
 80058d4:	00f42400 	.word	0x00f42400

080058d8 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80058dc:	f7ff ff60 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 80058e0:	4602      	mov	r2, r0
 80058e2:	4b05      	ldr	r3, [pc, #20]	@ (80058f8 <HAL_RCC_GetHCLKFreq+0x20>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	091b      	lsrs	r3, r3, #4
 80058e8:	f003 030f 	and.w	r3, r3, #15
 80058ec:	4903      	ldr	r1, [pc, #12]	@ (80058fc <HAL_RCC_GetHCLKFreq+0x24>)
 80058ee:	5ccb      	ldrb	r3, [r1, r3]
 80058f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	bd80      	pop	{r7, pc}
 80058f8:	40021000 	.word	0x40021000
 80058fc:	0800def4 	.word	0x0800def4

08005900 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005904:	f7ff ffe8 	bl	80058d8 <HAL_RCC_GetHCLKFreq>
 8005908:	4602      	mov	r2, r0
 800590a:	4b05      	ldr	r3, [pc, #20]	@ (8005920 <HAL_RCC_GetPCLK1Freq+0x20>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	0a1b      	lsrs	r3, r3, #8
 8005910:	f003 0307 	and.w	r3, r3, #7
 8005914:	4903      	ldr	r1, [pc, #12]	@ (8005924 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005916:	5ccb      	ldrb	r3, [r1, r3]
 8005918:	fa22 f303 	lsr.w	r3, r2, r3
}
 800591c:	4618      	mov	r0, r3
 800591e:	bd80      	pop	{r7, pc}
 8005920:	40021000 	.word	0x40021000
 8005924:	0800df04 	.word	0x0800df04

08005928 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800592c:	f7ff ffd4 	bl	80058d8 <HAL_RCC_GetHCLKFreq>
 8005930:	4602      	mov	r2, r0
 8005932:	4b05      	ldr	r3, [pc, #20]	@ (8005948 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	0adb      	lsrs	r3, r3, #11
 8005938:	f003 0307 	and.w	r3, r3, #7
 800593c:	4903      	ldr	r1, [pc, #12]	@ (800594c <HAL_RCC_GetPCLK2Freq+0x24>)
 800593e:	5ccb      	ldrb	r3, [r1, r3]
 8005940:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005944:	4618      	mov	r0, r3
 8005946:	bd80      	pop	{r7, pc}
 8005948:	40021000 	.word	0x40021000
 800594c:	0800df04 	.word	0x0800df04

08005950 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005958:	2300      	movs	r3, #0
 800595a:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800595c:	4b2c      	ldr	r3, [pc, #176]	@ (8005a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800595e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005964:	2b00      	cmp	r3, #0
 8005966:	d003      	beq.n	8005970 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005968:	f7ff f81e 	bl	80049a8 <HAL_PWREx_GetVoltageRange>
 800596c:	6138      	str	r0, [r7, #16]
 800596e:	e014      	b.n	800599a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005970:	4b27      	ldr	r3, [pc, #156]	@ (8005a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005972:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005974:	4a26      	ldr	r2, [pc, #152]	@ (8005a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005976:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800597a:	6593      	str	r3, [r2, #88]	@ 0x58
 800597c:	4b24      	ldr	r3, [pc, #144]	@ (8005a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800597e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005980:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005988:	f7ff f80e 	bl	80049a8 <HAL_PWREx_GetVoltageRange>
 800598c:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 800598e:	4b20      	ldr	r3, [pc, #128]	@ (8005a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005992:	4a1f      	ldr	r2, [pc, #124]	@ (8005a10 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8005994:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005998:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d003      	beq.n	80059a8 <RCC_SetFlashLatencyFromMSIRange+0x58>
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059a6:	d10b      	bne.n	80059c0 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b80      	cmp	r3, #128	@ 0x80
 80059ac:	d919      	bls.n	80059e2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2ba0      	cmp	r3, #160	@ 0xa0
 80059b2:	d902      	bls.n	80059ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80059b4:	2302      	movs	r3, #2
 80059b6:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80059b8:	e013      	b.n	80059e2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80059ba:	2301      	movs	r3, #1
 80059bc:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 80059be:	e010      	b.n	80059e2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b80      	cmp	r3, #128	@ 0x80
 80059c4:	d902      	bls.n	80059cc <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80059c6:	2303      	movs	r3, #3
 80059c8:	617b      	str	r3, [r7, #20]
 80059ca:	e00a      	b.n	80059e2 <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b80      	cmp	r3, #128	@ 0x80
 80059d0:	d102      	bne.n	80059d8 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80059d2:	2302      	movs	r3, #2
 80059d4:	617b      	str	r3, [r7, #20]
 80059d6:	e004      	b.n	80059e2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b70      	cmp	r3, #112	@ 0x70
 80059dc:	d101      	bne.n	80059e2 <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80059de:	2301      	movs	r3, #1
 80059e0:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80059e2:	4b0c      	ldr	r3, [pc, #48]	@ (8005a14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f023 020f 	bic.w	r2, r3, #15
 80059ea:	490a      	ldr	r1, [pc, #40]	@ (8005a14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80059ec:	697b      	ldr	r3, [r7, #20]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80059f2:	4b08      	ldr	r3, [pc, #32]	@ (8005a14 <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 030f 	and.w	r3, r3, #15
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d001      	beq.n	8005a04 <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e000      	b.n	8005a06 <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	40021000 	.word	0x40021000
 8005a14:	40022000 	.word	0x40022000

08005a18 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b087      	sub	sp, #28
 8005a1c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005a1e:	4b31      	ldr	r3, [pc, #196]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f003 0303 	and.w	r3, r3, #3
 8005a26:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005a28:	4b2e      	ldr	r3, [pc, #184]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	091b      	lsrs	r3, r3, #4
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	3301      	adds	r3, #1
 8005a34:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d015      	beq.n	8005a68 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2b03      	cmp	r3, #3
 8005a40:	d839      	bhi.n	8005ab6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d01c      	beq.n	8005a82 <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d133      	bne.n	8005ab6 <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a4e:	4a26      	ldr	r2, [pc, #152]	@ (8005ae8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a56:	4a23      	ldr	r2, [pc, #140]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005a58:	68d2      	ldr	r2, [r2, #12]
 8005a5a:	0a12      	lsrs	r2, r2, #8
 8005a5c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a60:	fb02 f303 	mul.w	r3, r2, r3
 8005a64:	613b      	str	r3, [r7, #16]
      break;
 8005a66:	e029      	b.n	8005abc <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005a68:	4a1f      	ldr	r2, [pc, #124]	@ (8005ae8 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a70:	4a1c      	ldr	r2, [pc, #112]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005a72:	68d2      	ldr	r2, [r2, #12]
 8005a74:	0a12      	lsrs	r2, r2, #8
 8005a76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	613b      	str	r3, [r7, #16]
      break;
 8005a80:	e01c      	b.n	8005abc <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005a82:	4b18      	ldr	r3, [pc, #96]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 0308 	and.w	r3, r3, #8
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d107      	bne.n	8005a9e <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005a8e:	4b15      	ldr	r3, [pc, #84]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005a90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a94:	0a1b      	lsrs	r3, r3, #8
 8005a96:	f003 030f 	and.w	r3, r3, #15
 8005a9a:	617b      	str	r3, [r7, #20]
 8005a9c:	e005      	b.n	8005aaa <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a9e:	4b11      	ldr	r3, [pc, #68]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	091b      	lsrs	r3, r3, #4
 8005aa4:	f003 030f 	and.w	r3, r3, #15
 8005aa8:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8005aaa:	4a10      	ldr	r2, [pc, #64]	@ (8005aec <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ab2:	613b      	str	r3, [r7, #16]
        break;
 8005ab4:	e002      	b.n	8005abc <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	613b      	str	r3, [r7, #16]
      break;
 8005aba:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8005abc:	4b09      	ldr	r3, [pc, #36]	@ (8005ae4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	0e5b      	lsrs	r3, r3, #25
 8005ac2:	f003 0303 	and.w	r3, r3, #3
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	005b      	lsls	r3, r3, #1
 8005aca:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ad4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005ad6:	683b      	ldr	r3, [r7, #0]
}
 8005ad8:	4618      	mov	r0, r3
 8005ada:	371c      	adds	r7, #28
 8005adc:	46bd      	mov	sp, r7
 8005ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae2:	4770      	bx	lr
 8005ae4:	40021000 	.word	0x40021000
 8005ae8:	00f42400 	.word	0x00f42400
 8005aec:	0800df0c 	.word	0x0800df0c

08005af0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b088      	sub	sp, #32
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005af8:	2300      	movs	r3, #0
 8005afa:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005afc:	2300      	movs	r3, #0
 8005afe:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d040      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b10:	2b80      	cmp	r3, #128	@ 0x80
 8005b12:	d02a      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005b14:	2b80      	cmp	r3, #128	@ 0x80
 8005b16:	d825      	bhi.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b18:	2b60      	cmp	r3, #96	@ 0x60
 8005b1a:	d026      	beq.n	8005b6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005b1c:	2b60      	cmp	r3, #96	@ 0x60
 8005b1e:	d821      	bhi.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b20:	2b40      	cmp	r3, #64	@ 0x40
 8005b22:	d006      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005b24:	2b40      	cmp	r3, #64	@ 0x40
 8005b26:	d81d      	bhi.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d009      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005b2c:	2b20      	cmp	r3, #32
 8005b2e:	d010      	beq.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005b30:	e018      	b.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005b32:	4b8f      	ldr	r3, [pc, #572]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	4a8e      	ldr	r2, [pc, #568]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b3c:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005b3e:	e015      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	3304      	adds	r3, #4
 8005b44:	2100      	movs	r1, #0
 8005b46:	4618      	mov	r0, r3
 8005b48:	f000 fb56 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 8005b4c:	4603      	mov	r3, r0
 8005b4e:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005b50:	e00c      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	3320      	adds	r3, #32
 8005b56:	2100      	movs	r1, #0
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f000 fc33 	bl	80063c4 <RCCEx_PLLSAI2_Config>
 8005b5e:	4603      	mov	r3, r0
 8005b60:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005b62:	e003      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
 8005b66:	77fb      	strb	r3, [r7, #31]
        break;
 8005b68:	e000      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8005b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005b6c:	7ffb      	ldrb	r3, [r7, #31]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10b      	bne.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005b72:	4b7f      	ldr	r3, [pc, #508]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b78:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b80:	497b      	ldr	r1, [pc, #492]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005b88:	e001      	b.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b8a:	7ffb      	ldrb	r3, [r7, #31]
 8005b8c:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d047      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba2:	d030      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba8:	d82a      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005baa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bae:	d02a      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005bb0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005bb4:	d824      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005bb6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bba:	d008      	beq.n	8005bce <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005bbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005bc0:	d81e      	bhi.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00a      	beq.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005bc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bca:	d010      	beq.n	8005bee <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005bcc:	e018      	b.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005bce:	4b68      	ldr	r3, [pc, #416]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	4a67      	ldr	r2, [pc, #412]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bd8:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005bda:	e015      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3304      	adds	r3, #4
 8005be0:	2100      	movs	r1, #0
 8005be2:	4618      	mov	r0, r3
 8005be4:	f000 fb08 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 8005be8:	4603      	mov	r3, r0
 8005bea:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005bec:	e00c      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	3320      	adds	r3, #32
 8005bf2:	2100      	movs	r1, #0
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f000 fbe5 	bl	80063c4 <RCCEx_PLLSAI2_Config>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005bfe:	e003      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	77fb      	strb	r3, [r7, #31]
        break;
 8005c04:	e000      	b.n	8005c08 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 8005c06:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c08:	7ffb      	ldrb	r3, [r7, #31]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10b      	bne.n	8005c26 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005c0e:	4b58      	ldr	r3, [pc, #352]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c14:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c1c:	4954      	ldr	r1, [pc, #336]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005c24:	e001      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c26:	7ffb      	ldrb	r3, [r7, #31]
 8005c28:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	f000 80ab 	beq.w	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c3c:	4b4c      	ldr	r3, [pc, #304]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d10d      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c48:	4b49      	ldr	r3, [pc, #292]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c4c:	4a48      	ldr	r2, [pc, #288]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c4e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c52:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c54:	4b46      	ldr	r3, [pc, #280]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c5c:	60fb      	str	r3, [r7, #12]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005c60:	2301      	movs	r3, #1
 8005c62:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c64:	4b43      	ldr	r3, [pc, #268]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a42      	ldr	r2, [pc, #264]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005c6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c6e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005c70:	f7fc fce6 	bl	8002640 <HAL_GetTick>
 8005c74:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c76:	e00f      	b.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c78:	f7fc fce2 	bl	8002640 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d908      	bls.n	8005c98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c86:	4b3b      	ldr	r3, [pc, #236]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8005c96:	e006      	b.n	8005ca6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005c98:	4b36      	ldr	r3, [pc, #216]	@ (8005d74 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d0e9      	beq.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8005ca4:	e000      	b.n	8005ca8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8005ca6:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8005ca8:	7ffb      	ldrb	r3, [r7, #31]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d164      	bne.n	8005d78 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005cae:	4b30      	ldr	r3, [pc, #192]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cb8:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005cba:	69bb      	ldr	r3, [r7, #24]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d01f      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cc6:	69ba      	ldr	r2, [r7, #24]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d019      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005ccc:	4b28      	ldr	r3, [pc, #160]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cd6:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005cd8:	4b25      	ldr	r3, [pc, #148]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cde:	4a24      	ldr	r2, [pc, #144]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ce0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ce8:	4b21      	ldr	r3, [pc, #132]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cee:	4a20      	ldr	r2, [pc, #128]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cf0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005cf8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d00:	69bb      	ldr	r3, [r7, #24]
 8005d02:	f003 0301 	and.w	r3, r3, #1
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d01f      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d0a:	f7fc fc99 	bl	8002640 <HAL_GetTick>
 8005d0e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d10:	e012      	b.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d12:	f7fc fc95 	bl	8002640 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d909      	bls.n	8005d38 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d24:	4b12      	ldr	r3, [pc, #72]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d2a:	f003 0302 	and.w	r3, r3, #2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d10a      	bne.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8005d36:	e007      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d38:	4b0d      	ldr	r3, [pc, #52]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d0e5      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x222>
 8005d46:	e000      	b.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8005d48:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8005d4a:	7ffb      	ldrb	r3, [r7, #31]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d10c      	bne.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005d50:	4b07      	ldr	r3, [pc, #28]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d56:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d60:	4903      	ldr	r1, [pc, #12]	@ (8005d70 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005d68:	e008      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005d6a:	7ffb      	ldrb	r3, [r7, #31]
 8005d6c:	77bb      	strb	r3, [r7, #30]
 8005d6e:	e005      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8005d70:	40021000 	.word	0x40021000
 8005d74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d78:	7ffb      	ldrb	r3, [r7, #31]
 8005d7a:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d7c:	7dfb      	ldrb	r3, [r7, #23]
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d105      	bne.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d82:	4b9c      	ldr	r3, [pc, #624]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d86:	4a9b      	ldr	r2, [pc, #620]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005d88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d8c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00a      	beq.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d9a:	4b96      	ldr	r3, [pc, #600]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005da0:	f023 0203 	bic.w	r2, r3, #3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005da8:	4992      	ldr	r1, [pc, #584]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005daa:	4313      	orrs	r3, r2
 8005dac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0302 	and.w	r3, r3, #2
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d00a      	beq.n	8005dd2 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005dbc:	4b8d      	ldr	r3, [pc, #564]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005dc2:	f023 020c 	bic.w	r2, r3, #12
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dca:	498a      	ldr	r1, [pc, #552]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 0304 	and.w	r3, r3, #4
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005dde:	4b85      	ldr	r3, [pc, #532]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005de4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005dec:	4981      	ldr	r1, [pc, #516]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005dee:	4313      	orrs	r3, r2
 8005df0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0308 	and.w	r3, r3, #8
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d00a      	beq.n	8005e16 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e00:	4b7c      	ldr	r3, [pc, #496]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e06:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e0e:	4979      	ldr	r1, [pc, #484]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e10:	4313      	orrs	r3, r2
 8005e12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0310 	and.w	r3, r3, #16
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00a      	beq.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e22:	4b74      	ldr	r3, [pc, #464]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e28:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e30:	4970      	ldr	r1, [pc, #448]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 0320 	and.w	r3, r3, #32
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00a      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e44:	4b6b      	ldr	r3, [pc, #428]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e4a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e52:	4968      	ldr	r1, [pc, #416]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00a      	beq.n	8005e7c <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e66:	4b63      	ldr	r3, [pc, #396]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e74:	495f      	ldr	r1, [pc, #380]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005e88:	4b5a      	ldr	r3, [pc, #360]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005e96:	4957      	ldr	r1, [pc, #348]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00a      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8005eaa:	4b52      	ldr	r3, [pc, #328]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eb0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005eb8:	494e      	ldr	r1, [pc, #312]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d031      	beq.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ed0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ed4:	d00e      	beq.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005ed6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005eda:	d814      	bhi.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d015      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005ee0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005ee4:	d10f      	bne.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ee6:	4b43      	ldr	r3, [pc, #268]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005ee8:	68db      	ldr	r3, [r3, #12]
 8005eea:	4a42      	ldr	r2, [pc, #264]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005eec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ef0:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005ef2:	e00c      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	3304      	adds	r3, #4
 8005ef8:	2100      	movs	r1, #0
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 f97c 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 8005f00:	4603      	mov	r3, r0
 8005f02:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8005f04:	e003      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	77fb      	strb	r3, [r7, #31]
        break;
 8005f0a:	e000      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8005f0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f0e:	7ffb      	ldrb	r3, [r7, #31]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10b      	bne.n	8005f2c <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005f14:	4b37      	ldr	r3, [pc, #220]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f1a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f22:	4934      	ldr	r1, [pc, #208]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f24:	4313      	orrs	r3, r2
 8005f26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005f2a:	e001      	b.n	8005f30 <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f2c:	7ffb      	ldrb	r3, [r7, #31]
 8005f2e:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d00a      	beq.n	8005f52 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f42:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f4a:	492a      	ldr	r1, [pc, #168]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d00a      	beq.n	8005f74 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f5e:	4b25      	ldr	r3, [pc, #148]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f6c:	4921      	ldr	r1, [pc, #132]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00a      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f80:	4b1c      	ldr	r3, [pc, #112]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f86:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8e:	4919      	ldr	r1, [pc, #100]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005f90:	4313      	orrs	r3, r2
 8005f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d00a      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005fa2:	4b14      	ldr	r3, [pc, #80]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005fa4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fa8:	f023 0203 	bic.w	r2, r3, #3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fb0:	4910      	ldr	r1, [pc, #64]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d02b      	beq.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005fc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fd2:	4908      	ldr	r1, [pc, #32]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fe2:	d109      	bne.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fe4:	4b03      	ldr	r3, [pc, #12]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	4a02      	ldr	r2, [pc, #8]	@ (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8005fea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fee:	60d3      	str	r3, [r2, #12]
 8005ff0:	e014      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8005ff2:	bf00      	nop
 8005ff4:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ffc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006000:	d10c      	bne.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	3304      	adds	r3, #4
 8006006:	2101      	movs	r1, #1
 8006008:	4618      	mov	r0, r3
 800600a:	f000 f8f5 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 800600e:	4603      	mov	r3, r0
 8006010:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8006012:	7ffb      	ldrb	r3, [r7, #31]
 8006014:	2b00      	cmp	r3, #0
 8006016:	d001      	beq.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8006018:	7ffb      	ldrb	r3, [r7, #31]
 800601a:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006024:	2b00      	cmp	r3, #0
 8006026:	d04a      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800602c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006030:	d108      	bne.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8006032:	4b70      	ldr	r3, [pc, #448]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006034:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006038:	4a6e      	ldr	r2, [pc, #440]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800603a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800603e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006042:	e012      	b.n	800606a <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8006044:	4b6b      	ldr	r3, [pc, #428]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006046:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800604a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006052:	4968      	ldr	r1, [pc, #416]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006054:	4313      	orrs	r3, r2
 8006056:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800605a:	4b66      	ldr	r3, [pc, #408]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800605c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006060:	4a64      	ldr	r2, [pc, #400]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006062:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006066:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800606e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006072:	d10d      	bne.n	8006090 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	3304      	adds	r3, #4
 8006078:	2101      	movs	r1, #1
 800607a:	4618      	mov	r0, r3
 800607c:	f000 f8bc 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 8006080:	4603      	mov	r3, r0
 8006082:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006084:	7ffb      	ldrb	r3, [r7, #31]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d019      	beq.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 800608a:	7ffb      	ldrb	r3, [r7, #31]
 800608c:	77bb      	strb	r3, [r7, #30]
 800608e:	e016      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006094:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006098:	d106      	bne.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800609a:	4b56      	ldr	r3, [pc, #344]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800609c:	68db      	ldr	r3, [r3, #12]
 800609e:	4a55      	ldr	r2, [pc, #340]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060a0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060a4:	60d3      	str	r3, [r2, #12]
 80060a6:	e00a      	b.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060b0:	d105      	bne.n	80060be <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80060b2:	4b50      	ldr	r3, [pc, #320]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	4a4f      	ldr	r2, [pc, #316]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80060bc:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d028      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80060ca:	4b4a      	ldr	r3, [pc, #296]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060d8:	4946      	ldr	r1, [pc, #280]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060da:	4313      	orrs	r3, r2
 80060dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060e8:	d106      	bne.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060ea:	4b42      	ldr	r3, [pc, #264]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	4a41      	ldr	r2, [pc, #260]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80060f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060f4:	60d3      	str	r3, [r2, #12]
 80060f6:	e011      	b.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006100:	d10c      	bne.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	3304      	adds	r3, #4
 8006106:	2101      	movs	r1, #1
 8006108:	4618      	mov	r0, r3
 800610a:	f000 f875 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 800610e:	4603      	mov	r3, r0
 8006110:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8006112:	7ffb      	ldrb	r3, [r7, #31]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d001      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8006118:	7ffb      	ldrb	r3, [r7, #31]
 800611a:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d01e      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006128:	4b32      	ldr	r3, [pc, #200]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800612a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800612e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006138:	492e      	ldr	r1, [pc, #184]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 800613a:	4313      	orrs	r3, r2
 800613c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006146:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800614a:	d10c      	bne.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	3304      	adds	r3, #4
 8006150:	2102      	movs	r1, #2
 8006152:	4618      	mov	r0, r3
 8006154:	f000 f850 	bl	80061f8 <RCCEx_PLLSAI1_Config>
 8006158:	4603      	mov	r3, r0
 800615a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800615c:	7ffb      	ldrb	r3, [r7, #31]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d001      	beq.n	8006166 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8006162:	7ffb      	ldrb	r3, [r7, #31]
 8006164:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00b      	beq.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006172:	4b20      	ldr	r3, [pc, #128]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006174:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006178:	f023 0204 	bic.w	r2, r3, #4
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006182:	491c      	ldr	r1, [pc, #112]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006184:	4313      	orrs	r3, r2
 8006186:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00b      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006196:	4b17      	ldr	r3, [pc, #92]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8006198:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800619c:	f023 0218 	bic.w	r2, r3, #24
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061a6:	4913      	ldr	r1, [pc, #76]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80061a8:	4313      	orrs	r3, r2
 80061aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d017      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80061ba:	4b0e      	ldr	r3, [pc, #56]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80061bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061c0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061ca:	490a      	ldr	r1, [pc, #40]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80061cc:	4313      	orrs	r3, r2
 80061ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061d8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061dc:	d105      	bne.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061de:	4b05      	ldr	r3, [pc, #20]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	4a04      	ldr	r2, [pc, #16]	@ (80061f4 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 80061e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061e8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80061ea:	7fbb      	ldrb	r3, [r7, #30]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3720      	adds	r7, #32
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}
 80061f4:	40021000 	.word	0x40021000

080061f8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006202:	2300      	movs	r3, #0
 8006204:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	2b03      	cmp	r3, #3
 800620c:	d018      	beq.n	8006240 <RCCEx_PLLSAI1_Config+0x48>
 800620e:	2b03      	cmp	r3, #3
 8006210:	d81f      	bhi.n	8006252 <RCCEx_PLLSAI1_Config+0x5a>
 8006212:	2b01      	cmp	r3, #1
 8006214:	d002      	beq.n	800621c <RCCEx_PLLSAI1_Config+0x24>
 8006216:	2b02      	cmp	r3, #2
 8006218:	d009      	beq.n	800622e <RCCEx_PLLSAI1_Config+0x36>
 800621a:	e01a      	b.n	8006252 <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800621c:	4b65      	ldr	r3, [pc, #404]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f003 0302 	and.w	r3, r3, #2
 8006224:	2b00      	cmp	r3, #0
 8006226:	d117      	bne.n	8006258 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800622c:	e014      	b.n	8006258 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800622e:	4b61      	ldr	r3, [pc, #388]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006236:	2b00      	cmp	r3, #0
 8006238:	d110      	bne.n	800625c <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800623e:	e00d      	b.n	800625c <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8006240:	4b5c      	ldr	r3, [pc, #368]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d109      	bne.n	8006260 <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006250:	e006      	b.n	8006260 <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	73fb      	strb	r3, [r7, #15]
      break;
 8006256:	e004      	b.n	8006262 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8006258:	bf00      	nop
 800625a:	e002      	b.n	8006262 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 800625c:	bf00      	nop
 800625e:	e000      	b.n	8006262 <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8006260:	bf00      	nop
  }

  if (status == HAL_OK)
 8006262:	7bfb      	ldrb	r3, [r7, #15]
 8006264:	2b00      	cmp	r3, #0
 8006266:	f040 809f 	bne.w	80063a8 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800626a:	4b52      	ldr	r3, [pc, #328]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a51      	ldr	r2, [pc, #324]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006270:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006274:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006276:	f7fc f9e3 	bl	8002640 <HAL_GetTick>
 800627a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800627c:	e00f      	b.n	800629e <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800627e:	f7fc f9df 	bl	8002640 <HAL_GetTick>
 8006282:	4602      	mov	r2, r0
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	1ad3      	subs	r3, r2, r3
 8006288:	2b02      	cmp	r3, #2
 800628a:	d908      	bls.n	800629e <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800628c:	4b49      	ldr	r3, [pc, #292]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d009      	beq.n	80062ac <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800629c:	e006      	b.n	80062ac <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800629e:	4b45      	ldr	r3, [pc, #276]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1e9      	bne.n	800627e <RCCEx_PLLSAI1_Config+0x86>
 80062aa:	e000      	b.n	80062ae <RCCEx_PLLSAI1_Config+0xb6>
        break;
 80062ac:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 80062ae:	7bfb      	ldrb	r3, [r7, #15]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d179      	bne.n	80063a8 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d116      	bne.n	80062e8 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062ba:	4b3e      	ldr	r3, [pc, #248]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80062bc:	691a      	ldr	r2, [r3, #16]
 80062be:	4b3e      	ldr	r3, [pc, #248]	@ (80063b8 <RCCEx_PLLSAI1_Config+0x1c0>)
 80062c0:	4013      	ands	r3, r2
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	6892      	ldr	r2, [r2, #8]
 80062c6:	0211      	lsls	r1, r2, #8
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	68d2      	ldr	r2, [r2, #12]
 80062cc:	06d2      	lsls	r2, r2, #27
 80062ce:	4311      	orrs	r1, r2
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	6852      	ldr	r2, [r2, #4]
 80062d4:	3a01      	subs	r2, #1
 80062d6:	0112      	lsls	r2, r2, #4
 80062d8:	4311      	orrs	r1, r2
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	6812      	ldr	r2, [r2, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	4934      	ldr	r1, [pc, #208]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	610b      	str	r3, [r1, #16]
 80062e6:	e033      	b.n	8006350 <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d118      	bne.n	8006320 <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062ee:	4b31      	ldr	r3, [pc, #196]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80062f0:	691a      	ldr	r2, [r3, #16]
 80062f2:	4b32      	ldr	r3, [pc, #200]	@ (80063bc <RCCEx_PLLSAI1_Config+0x1c4>)
 80062f4:	4013      	ands	r3, r2
 80062f6:	687a      	ldr	r2, [r7, #4]
 80062f8:	6892      	ldr	r2, [r2, #8]
 80062fa:	0211      	lsls	r1, r2, #8
 80062fc:	687a      	ldr	r2, [r7, #4]
 80062fe:	6912      	ldr	r2, [r2, #16]
 8006300:	0852      	lsrs	r2, r2, #1
 8006302:	3a01      	subs	r2, #1
 8006304:	0552      	lsls	r2, r2, #21
 8006306:	4311      	orrs	r1, r2
 8006308:	687a      	ldr	r2, [r7, #4]
 800630a:	6852      	ldr	r2, [r2, #4]
 800630c:	3a01      	subs	r2, #1
 800630e:	0112      	lsls	r2, r2, #4
 8006310:	4311      	orrs	r1, r2
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	6812      	ldr	r2, [r2, #0]
 8006316:	430a      	orrs	r2, r1
 8006318:	4926      	ldr	r1, [pc, #152]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 800631a:	4313      	orrs	r3, r2
 800631c:	610b      	str	r3, [r1, #16]
 800631e:	e017      	b.n	8006350 <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006320:	4b24      	ldr	r3, [pc, #144]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006322:	691a      	ldr	r2, [r3, #16]
 8006324:	4b26      	ldr	r3, [pc, #152]	@ (80063c0 <RCCEx_PLLSAI1_Config+0x1c8>)
 8006326:	4013      	ands	r3, r2
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	6892      	ldr	r2, [r2, #8]
 800632c:	0211      	lsls	r1, r2, #8
 800632e:	687a      	ldr	r2, [r7, #4]
 8006330:	6952      	ldr	r2, [r2, #20]
 8006332:	0852      	lsrs	r2, r2, #1
 8006334:	3a01      	subs	r2, #1
 8006336:	0652      	lsls	r2, r2, #25
 8006338:	4311      	orrs	r1, r2
 800633a:	687a      	ldr	r2, [r7, #4]
 800633c:	6852      	ldr	r2, [r2, #4]
 800633e:	3a01      	subs	r2, #1
 8006340:	0112      	lsls	r2, r2, #4
 8006342:	4311      	orrs	r1, r2
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	6812      	ldr	r2, [r2, #0]
 8006348:	430a      	orrs	r2, r1
 800634a:	491a      	ldr	r1, [pc, #104]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 800634c:	4313      	orrs	r3, r2
 800634e:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006350:	4b18      	ldr	r3, [pc, #96]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a17      	ldr	r2, [pc, #92]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006356:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800635a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800635c:	f7fc f970 	bl	8002640 <HAL_GetTick>
 8006360:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006362:	e00f      	b.n	8006384 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006364:	f7fc f96c 	bl	8002640 <HAL_GetTick>
 8006368:	4602      	mov	r2, r0
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	1ad3      	subs	r3, r2, r3
 800636e:	2b02      	cmp	r3, #2
 8006370:	d908      	bls.n	8006384 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006372:	4b10      	ldr	r3, [pc, #64]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800637a:	2b00      	cmp	r3, #0
 800637c:	d109      	bne.n	8006392 <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	73fb      	strb	r3, [r7, #15]
          }
          break;
 8006382:	e006      	b.n	8006392 <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006384:	4b0b      	ldr	r3, [pc, #44]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d0e9      	beq.n	8006364 <RCCEx_PLLSAI1_Config+0x16c>
 8006390:	e000      	b.n	8006394 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 8006392:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8006394:	7bfb      	ldrb	r3, [r7, #15]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d106      	bne.n	80063a8 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 800639a:	4b06      	ldr	r3, [pc, #24]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 800639c:	691a      	ldr	r2, [r3, #16]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	4904      	ldr	r1, [pc, #16]	@ (80063b4 <RCCEx_PLLSAI1_Config+0x1bc>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80063a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	40021000 	.word	0x40021000
 80063b8:	07ff800c 	.word	0x07ff800c
 80063bc:	ff9f800c 	.word	0xff9f800c
 80063c0:	f9ff800c 	.word	0xf9ff800c

080063c4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b084      	sub	sp, #16
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ce:	2300      	movs	r3, #0
 80063d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	2b03      	cmp	r3, #3
 80063d8:	d018      	beq.n	800640c <RCCEx_PLLSAI2_Config+0x48>
 80063da:	2b03      	cmp	r3, #3
 80063dc:	d81f      	bhi.n	800641e <RCCEx_PLLSAI2_Config+0x5a>
 80063de:	2b01      	cmp	r3, #1
 80063e0:	d002      	beq.n	80063e8 <RCCEx_PLLSAI2_Config+0x24>
 80063e2:	2b02      	cmp	r3, #2
 80063e4:	d009      	beq.n	80063fa <RCCEx_PLLSAI2_Config+0x36>
 80063e6:	e01a      	b.n	800641e <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80063e8:	4b4a      	ldr	r3, [pc, #296]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 0302 	and.w	r3, r3, #2
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d117      	bne.n	8006424 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063f8:	e014      	b.n	8006424 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80063fa:	4b46      	ldr	r3, [pc, #280]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006402:	2b00      	cmp	r3, #0
 8006404:	d110      	bne.n	8006428 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800640a:	e00d      	b.n	8006428 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 800640c:	4b41      	ldr	r3, [pc, #260]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d109      	bne.n	800642c <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800641c:	e006      	b.n	800642c <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	73fb      	strb	r3, [r7, #15]
      break;
 8006422:	e004      	b.n	800642e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8006424:	bf00      	nop
 8006426:	e002      	b.n	800642e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8006428:	bf00      	nop
 800642a:	e000      	b.n	800642e <RCCEx_PLLSAI2_Config+0x6a>
      break;
 800642c:	bf00      	nop
  }

  if (status == HAL_OK)
 800642e:	7bfb      	ldrb	r3, [r7, #15]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d169      	bne.n	8006508 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006434:	4b37      	ldr	r3, [pc, #220]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a36      	ldr	r2, [pc, #216]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 800643a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800643e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006440:	f7fc f8fe 	bl	8002640 <HAL_GetTick>
 8006444:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006446:	e00f      	b.n	8006468 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006448:	f7fc f8fa 	bl	8002640 <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d908      	bls.n	8006468 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006456:	4b2f      	ldr	r3, [pc, #188]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d009      	beq.n	8006476 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006466:	e006      	b.n	8006476 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006468:	4b2a      	ldr	r3, [pc, #168]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1e9      	bne.n	8006448 <RCCEx_PLLSAI2_Config+0x84>
 8006474:	e000      	b.n	8006478 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8006476:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d144      	bne.n	8006508 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d115      	bne.n	80064b0 <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006484:	4b23      	ldr	r3, [pc, #140]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 8006486:	695a      	ldr	r2, [r3, #20]
 8006488:	4b23      	ldr	r3, [pc, #140]	@ (8006518 <RCCEx_PLLSAI2_Config+0x154>)
 800648a:	4013      	ands	r3, r2
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	6892      	ldr	r2, [r2, #8]
 8006490:	0211      	lsls	r1, r2, #8
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	68d2      	ldr	r2, [r2, #12]
 8006496:	06d2      	lsls	r2, r2, #27
 8006498:	4311      	orrs	r1, r2
 800649a:	687a      	ldr	r2, [r7, #4]
 800649c:	6852      	ldr	r2, [r2, #4]
 800649e:	3a01      	subs	r2, #1
 80064a0:	0112      	lsls	r2, r2, #4
 80064a2:	4311      	orrs	r1, r2
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6812      	ldr	r2, [r2, #0]
 80064a8:	430a      	orrs	r2, r1
 80064aa:	491a      	ldr	r1, [pc, #104]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80064ac:	4313      	orrs	r3, r2
 80064ae:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80064b0:	4b18      	ldr	r3, [pc, #96]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a17      	ldr	r2, [pc, #92]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80064b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064ba:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064bc:	f7fc f8c0 	bl	8002640 <HAL_GetTick>
 80064c0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80064c2:	e00f      	b.n	80064e4 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80064c4:	f7fc f8bc 	bl	8002640 <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d908      	bls.n	80064e4 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80064d2:	4b10      	ldr	r3, [pc, #64]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d109      	bne.n	80064f2 <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	73fb      	strb	r3, [r7, #15]
          }
          break;
 80064e2:	e006      	b.n	80064f2 <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80064e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d0e9      	beq.n	80064c4 <RCCEx_PLLSAI2_Config+0x100>
 80064f0:	e000      	b.n	80064f4 <RCCEx_PLLSAI2_Config+0x130>
          break;
 80064f2:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d106      	bne.n	8006508 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80064fa:	4b06      	ldr	r3, [pc, #24]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 80064fc:	695a      	ldr	r2, [r3, #20]
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	4904      	ldr	r1, [pc, #16]	@ (8006514 <RCCEx_PLLSAI2_Config+0x150>)
 8006504:	4313      	orrs	r3, r2
 8006506:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006508:	7bfb      	ldrb	r3, [r7, #15]
}
 800650a:	4618      	mov	r0, r3
 800650c:	3710      	adds	r7, #16
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	40021000 	.word	0x40021000
 8006518:	07ff800c 	.word	0x07ff800c

0800651c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006524:	2301      	movs	r3, #1
 8006526:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b00      	cmp	r3, #0
 800652c:	d066      	beq.n	80065fc <HAL_RTC_Init+0xe0>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006534:	b2db      	uxtb	r3, r3
 8006536:	2b00      	cmp	r3, #0
 8006538:	d106      	bne.n	8006548 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2200      	movs	r2, #0
 800653e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f7fb fc40 	bl	8001dc8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2202      	movs	r2, #2
 800654c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	68db      	ldr	r3, [r3, #12]
 8006556:	f003 0310 	and.w	r3, r3, #16
 800655a:	2b10      	cmp	r3, #16
 800655c:	d045      	beq.n	80065ea <HAL_RTC_Init+0xce>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800655e:	4b2a      	ldr	r3, [pc, #168]	@ (8006608 <HAL_RTC_Init+0xec>)
 8006560:	22ca      	movs	r2, #202	@ 0xca
 8006562:	625a      	str	r2, [r3, #36]	@ 0x24
 8006564:	4b28      	ldr	r3, [pc, #160]	@ (8006608 <HAL_RTC_Init+0xec>)
 8006566:	2253      	movs	r2, #83	@ 0x53
 8006568:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f000 f872 	bl	8006654 <RTC_EnterInitMode>
 8006570:	4603      	mov	r3, r0
 8006572:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006574:	7bfb      	ldrb	r3, [r7, #15]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d121      	bne.n	80065be <HAL_RTC_Init+0xa2>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800657a:	4b23      	ldr	r3, [pc, #140]	@ (8006608 <HAL_RTC_Init+0xec>)
 800657c:	699b      	ldr	r3, [r3, #24]
 800657e:	4a22      	ldr	r2, [pc, #136]	@ (8006608 <HAL_RTC_Init+0xec>)
 8006580:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8006584:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006588:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800658a:	4b1f      	ldr	r3, [pc, #124]	@ (8006608 <HAL_RTC_Init+0xec>)
 800658c:	699a      	ldr	r2, [r3, #24]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6859      	ldr	r1, [r3, #4]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	4319      	orrs	r1, r3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	699b      	ldr	r3, [r3, #24]
 800659c:	430b      	orrs	r3, r1
 800659e:	491a      	ldr	r1, [pc, #104]	@ (8006608 <HAL_RTC_Init+0xec>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	68da      	ldr	r2, [r3, #12]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	689b      	ldr	r3, [r3, #8]
 80065ac:	041b      	lsls	r3, r3, #16
 80065ae:	4916      	ldr	r1, [pc, #88]	@ (8006608 <HAL_RTC_Init+0xec>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	610b      	str	r3, [r1, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f881 	bl	80066bc <RTC_ExitInitMode>
 80065ba:	4603      	mov	r3, r0
 80065bc:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10e      	bne.n	80065e2 <HAL_RTC_Init+0xc6>
      {
        MODIFY_REG(RTC->CR, \
 80065c4:	4b10      	ldr	r3, [pc, #64]	@ (8006608 <HAL_RTC_Init+0xec>)
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a19      	ldr	r1, [r3, #32]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	69db      	ldr	r3, [r3, #28]
 80065d4:	4319      	orrs	r1, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	430b      	orrs	r3, r1
 80065dc:	490a      	ldr	r1, [pc, #40]	@ (8006608 <HAL_RTC_Init+0xec>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }


    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065e2:	4b09      	ldr	r3, [pc, #36]	@ (8006608 <HAL_RTC_Init+0xec>)
 80065e4:	22ff      	movs	r2, #255	@ 0xff
 80065e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80065e8:	e001      	b.n	80065ee <HAL_RTC_Init+0xd2>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80065ea:	2300      	movs	r3, #0
 80065ec:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80065ee:	7bfb      	ldrb	r3, [r7, #15]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d103      	bne.n	80065fc <HAL_RTC_Init+0xe0>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 80065fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3710      	adds	r7, #16
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	40002800 	.word	0x40002800

0800660c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  WRITE_REG(RTC->ICSR, ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK)));
 8006614:	4b0d      	ldr	r3, [pc, #52]	@ (800664c <HAL_RTC_WaitForSynchro+0x40>)
 8006616:	4a0e      	ldr	r2, [pc, #56]	@ (8006650 <HAL_RTC_WaitForSynchro+0x44>)
 8006618:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800661a:	f7fc f811 	bl	8002640 <HAL_GetTick>
 800661e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006620:	e009      	b.n	8006636 <HAL_RTC_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006622:	f7fc f80d 	bl	8002640 <HAL_GetTick>
 8006626:	4602      	mov	r2, r0
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	1ad3      	subs	r3, r2, r3
 800662c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006630:	d901      	bls.n	8006636 <HAL_RTC_WaitForSynchro+0x2a>
    {
      return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e006      	b.n	8006644 <HAL_RTC_WaitForSynchro+0x38>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8006636:	4b05      	ldr	r3, [pc, #20]	@ (800664c <HAL_RTC_WaitForSynchro+0x40>)
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b00      	cmp	r3, #0
 8006640:	d0ef      	beq.n	8006622 <HAL_RTC_WaitForSynchro+0x16>
    }
  }

  return HAL_OK;
 8006642:	2300      	movs	r3, #0
}
 8006644:	4618      	mov	r0, r3
 8006646:	3710      	adds	r7, #16
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	40002800 	.word	0x40002800
 8006650:	0001005c 	.word	0x0001005c

08006654 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800665c:	2300      	movs	r3, #0
 800665e:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8006660:	4b15      	ldr	r3, [pc, #84]	@ (80066b8 <RTC_EnterInitMode+0x64>)
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006668:	2b00      	cmp	r3, #0
 800666a:	d120      	bne.n	80066ae <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800666c:	4b12      	ldr	r3, [pc, #72]	@ (80066b8 <RTC_EnterInitMode+0x64>)
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	4a11      	ldr	r2, [pc, #68]	@ (80066b8 <RTC_EnterInitMode+0x64>)
 8006672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006676:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8006678:	f7fb ffe2 	bl	8002640 <HAL_GetTick>
 800667c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800667e:	e00d      	b.n	800669c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006680:	f7fb ffde 	bl	8002640 <HAL_GetTick>
 8006684:	4602      	mov	r2, r0
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	1ad3      	subs	r3, r2, r3
 800668a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800668e:	d905      	bls.n	800669c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2203      	movs	r2, #3
 8006698:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800669c:	4b06      	ldr	r3, [pc, #24]	@ (80066b8 <RTC_EnterInitMode+0x64>)
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d102      	bne.n	80066ae <RTC_EnterInitMode+0x5a>
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	2b03      	cmp	r3, #3
 80066ac:	d1e8      	bne.n	8006680 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}
 80066b8:	40002800 	.word	0x40002800

080066bc <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066c4:	2300      	movs	r3, #0
 80066c6:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80066c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006734 <RTC_ExitInitMode+0x78>)
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	4a19      	ldr	r2, [pc, #100]	@ (8006734 <RTC_ExitInitMode+0x78>)
 80066ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066d2:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80066d4:	4b17      	ldr	r3, [pc, #92]	@ (8006734 <RTC_ExitInitMode+0x78>)
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	f003 0320 	and.w	r3, r3, #32
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10c      	bne.n	80066fa <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f7ff ff93 	bl	800660c <HAL_RTC_WaitForSynchro>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d01e      	beq.n	800672a <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2203      	movs	r2, #3
 80066f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 80066f4:	2303      	movs	r3, #3
 80066f6:	73fb      	strb	r3, [r7, #15]
 80066f8:	e017      	b.n	800672a <RTC_ExitInitMode+0x6e>
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32L552xx STM32L562xx Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80066fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006734 <RTC_ExitInitMode+0x78>)
 80066fc:	699b      	ldr	r3, [r3, #24]
 80066fe:	4a0d      	ldr	r2, [pc, #52]	@ (8006734 <RTC_ExitInitMode+0x78>)
 8006700:	f023 0320 	bic.w	r3, r3, #32
 8006704:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7ff ff80 	bl	800660c <HAL_RTC_WaitForSynchro>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d005      	beq.n	800671e <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2203      	movs	r2, #3
 8006716:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800671e:	4b05      	ldr	r3, [pc, #20]	@ (8006734 <RTC_ExitInitMode+0x78>)
 8006720:	699b      	ldr	r3, [r3, #24]
 8006722:	4a04      	ldr	r2, [pc, #16]	@ (8006734 <RTC_ExitInitMode+0x78>)
 8006724:	f043 0320 	orr.w	r3, r3, #32
 8006728:	6193      	str	r3, [r2, #24]
  }

  return status;
 800672a:	7bfb      	ldrb	r3, [r7, #15]
}
 800672c:	4618      	mov	r0, r3
 800672e:	3710      	adds	r7, #16
 8006730:	46bd      	mov	sp, r7
 8006732:	bd80      	pop	{r7, pc}
 8006734:	40002800 	.word	0x40002800

08006738 <HAL_RTCEx_SetWakeUpTimer_IT>:
  *                       - This feature is meaningful in case of Low power mode to avoid any RTC software execution after Wake Up.
  *                         That is why when WakeUpAutoClr is set, EXTI is configured as EVENT instead of Interrupt to avoid useless IRQ handler execution.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b086      	sub	sp, #24
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
 8006744:	603b      	str	r3, [r7, #0]
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800674c:	2b01      	cmp	r3, #1
 800674e:	d101      	bne.n	8006754 <HAL_RTCEx_SetWakeUpTimer_IT+0x1c>
 8006750:	2302      	movs	r3, #2
 8006752:	e06f      	b.n	8006834 <HAL_RTCEx_SetWakeUpTimer_IT+0xfc>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2202      	movs	r2, #2
 8006760:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006764:	4b35      	ldr	r3, [pc, #212]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006766:	22ca      	movs	r2, #202	@ 0xca
 8006768:	625a      	str	r2, [r3, #36]	@ 0x24
 800676a:	4b34      	ldr	r3, [pc, #208]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 800676c:	2253      	movs	r2, #83	@ 0x53
 800676e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(RTC->CR, RTC_CR_WUTE);
 8006770:	4b32      	ldr	r3, [pc, #200]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	4a31      	ldr	r2, [pc, #196]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006776:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800677a:	6193      	str	r3, [r2, #24]

  /* Clear flag Wake-Up */
  WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 800677c:	4b2f      	ldr	r3, [pc, #188]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 800677e:	2204      	movs	r2, #4
 8006780:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8006782:	4b2e      	ldr	r3, [pc, #184]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006784:	68db      	ldr	r3, [r3, #12]
 8006786:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800678a:	2b00      	cmp	r3, #0
 800678c:	d11e      	bne.n	80067cc <HAL_RTCEx_SetWakeUpTimer_IT+0x94>
  {
    tickstart = HAL_GetTick();
 800678e:	f7fb ff57 	bl	8002640 <HAL_GetTick>
 8006792:	6178      	str	r0, [r7, #20]
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8006794:	e014      	b.n	80067c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006796:	f7fb ff53 	bl	8002640 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	1ad3      	subs	r3, r2, r3
 80067a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067a4:	d90c      	bls.n	80067c0 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067a6:	4b25      	ldr	r3, [pc, #148]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 80067a8:	22ff      	movs	r2, #255	@ 0xff
 80067aa:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	2203      	movs	r2, #3
 80067b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2200      	movs	r2, #0
 80067b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

        return HAL_TIMEOUT;
 80067bc:	2303      	movs	r3, #3
 80067be:	e039      	b.n	8006834 <HAL_RTCEx_SetWakeUpTimer_IT+0xfc>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80067c0:	4b1e      	ldr	r3, [pc, #120]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 80067c2:	68db      	ldr	r3, [r3, #12]
 80067c4:	f003 0304 	and.w	r3, r3, #4
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d0e4      	beq.n	8006796 <HAL_RTCEx_SetWakeUpTimer_IT+0x5e>
      }
    }
  }

  /* Configure the Wakeup Timer counter and auto clear value */
  WRITE_REG(RTC->WUTR, (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos)));
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	041a      	lsls	r2, r3, #16
 80067d0:	491a      	ldr	r1, [pc, #104]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	614b      	str	r3, [r1, #20]

  /* Configure the clock source */
  MODIFY_REG(RTC->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 80067d8:	4b18      	ldr	r3, [pc, #96]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 80067da:	699b      	ldr	r3, [r3, #24]
 80067dc:	f023 0207 	bic.w	r2, r3, #7
 80067e0:	4916      	ldr	r1, [pc, #88]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4313      	orrs	r3, r2
 80067e6:	618b      	str	r3, [r1, #24]

  /* In case of WUT autoclr, the IRQ handler should not be called */
  if (WakeUpAutoClr != 0U)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d008      	beq.n	8006800 <HAL_RTCEx_SetWakeUpTimer_IT+0xc8>
  {
    /* RTC WakeUpTimer EXTI Configuration: Event configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT();
 80067ee:	4b14      	ldr	r3, [pc, #80]	@ (8006840 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 80067f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067f4:	4a12      	ldr	r2, [pc, #72]	@ (8006840 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 80067f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067fa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 80067fe:	e007      	b.n	8006810 <HAL_RTCEx_SetWakeUpTimer_IT+0xd8>
  }
  else
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8006800:	4b0f      	ldr	r3, [pc, #60]	@ (8006840 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 8006802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006806:	4a0e      	ldr	r2, [pc, #56]	@ (8006840 <HAL_RTCEx_SetWakeUpTimer_IT+0x108>)
 8006808:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800680c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  }

  /* Configure the Interrupt in the RTC_CR register and Enable the Wakeup Timer*/
  SET_BIT(RTC->CR, (RTC_CR_WUTIE | RTC_CR_WUTE));
 8006810:	4b0a      	ldr	r3, [pc, #40]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006812:	699b      	ldr	r3, [r3, #24]
 8006814:	4a09      	ldr	r2, [pc, #36]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 8006816:	f443 4388 	orr.w	r3, r3, #17408	@ 0x4400
 800681a:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800681c:	4b07      	ldr	r3, [pc, #28]	@ (800683c <HAL_RTCEx_SetWakeUpTimer_IT+0x104>)
 800681e:	22ff      	movs	r2, #255	@ 0xff
 8006820:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3718      	adds	r7, #24
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	40002800 	.word	0x40002800
 8006840:	4002f400 	.word	0x4002f400

08006844 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006852:	2b01      	cmp	r3, #1
 8006854:	d101      	bne.n	800685a <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8006856:	2302      	movs	r3, #2
 8006858:	e03e      	b.n	80068d8 <HAL_RTCEx_DeactivateWakeUpTimer+0x94>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2202      	movs	r2, #2
 8006866:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800686a:	4b1d      	ldr	r3, [pc, #116]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 800686c:	22ca      	movs	r2, #202	@ 0xca
 800686e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006870:	4b1b      	ldr	r3, [pc, #108]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 8006872:	2253      	movs	r2, #83	@ 0x53
 8006874:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  /* In case of interrupt mode is used, the interrupt source must disabled */
  CLEAR_BIT(RTC->CR, (RTC_CR_WUTE | RTC_CR_WUTIE));
 8006876:	4b1a      	ldr	r3, [pc, #104]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	4a19      	ldr	r2, [pc, #100]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 800687c:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 8006880:	6193      	str	r3, [r2, #24]

  tickstart = HAL_GetTick();
 8006882:	f7fb fedd 	bl	8002640 <HAL_GetTick>
 8006886:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 8006888:	e014      	b.n	80068b4 <HAL_RTCEx_DeactivateWakeUpTimer+0x70>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800688a:	f7fb fed9 	bl	8002640 <HAL_GetTick>
 800688e:	4602      	mov	r2, r0
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	1ad3      	subs	r3, r2, r3
 8006894:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006898:	d90c      	bls.n	80068b4 <HAL_RTCEx_DeactivateWakeUpTimer+0x70>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800689a:	4b11      	ldr	r3, [pc, #68]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 800689c:	22ff      	movs	r2, #255	@ 0xff
 800689e:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2203      	movs	r2, #3
 80068a4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e011      	b.n	80068d8 <HAL_RTCEx_DeactivateWakeUpTimer+0x94>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_WUTWF) == 0U)
 80068b4:	4b0a      	ldr	r3, [pc, #40]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f003 0304 	and.w	r3, r3, #4
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0e4      	beq.n	800688a <HAL_RTCEx_DeactivateWakeUpTimer+0x46>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068c0:	4b07      	ldr	r3, [pc, #28]	@ (80068e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x9c>)
 80068c2:	22ff      	movs	r2, #255	@ 0xff
 80068c4:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2200      	movs	r2, #0
 80068d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3710      	adds	r7, #16
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}
 80068e0:	40002800 	.word	0x40002800

080068e4 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer non-secure interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (READ_BIT(RTC->MISR, RTC_MISR_WUTMF) != 0U)
 80068ec:	4b09      	ldr	r3, [pc, #36]	@ (8006914 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 80068ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f0:	f003 0304 	and.w	r3, r3, #4
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d005      	beq.n	8006904 <HAL_RTCEx_WakeUpTimerIRQHandler+0x20>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CWUTF);
 80068f8:	4b06      	ldr	r3, [pc, #24]	@ (8006914 <HAL_RTCEx_WakeUpTimerIRQHandler+0x30>)
 80068fa:	2204      	movs	r2, #4
 80068fc:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    /* WAKEUPTIMER callback */
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80068fe:	6878      	ldr	r0, [r7, #4]
 8006900:	f7fa fe1e 	bl	8001540 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 800690c:	bf00      	nop
 800690e:	3708      	adds	r7, #8
 8006910:	46bd      	mov	sp, r7
 8006912:	bd80      	pop	{r7, pc}
 8006914:	40002800 	.word	0x40002800

08006918 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  hrtc RTC handle
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(RTC_HandleTypeDef *hrtc, RTC_PrivilegeStateTypeDef *privilegeState)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	683b      	ldr	r3, [r7, #0]
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	490f      	ldr	r1, [pc, #60]	@ (8006968 <HAL_RTCEx_PrivilegeModeSet+0x50>)
 800692c:	4313      	orrs	r3, r2
 800692e:	61cb      	str	r3, [r1, #28]

  /* TAMP and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone);
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	689a      	ldr	r2, [r3, #8]
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	68db      	ldr	r3, [r3, #12]
 8006938:	490c      	ldr	r1, [pc, #48]	@ (800696c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800693a:	4313      	orrs	r3, r2
 800693c:	624b      	str	r3, [r1, #36]	@ 0x24

  /* Backup register start zone
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
  MODIFY_REG(TAMP->SMCR,
 800693e:	4b0b      	ldr	r3, [pc, #44]	@ (800696c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8006940:	6a1b      	ldr	r3, [r3, #32]
 8006942:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8006946:	683b      	ldr	r3, [r7, #0]
 8006948:	6919      	ldr	r1, [r3, #16]
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	041b      	lsls	r3, r3, #16
 8006950:	430b      	orrs	r3, r1
 8006952:	4906      	ldr	r1, [pc, #24]	@ (800696c <HAL_RTCEx_PrivilegeModeSet+0x54>)
 8006954:	4313      	orrs	r3, r2
 8006956:	620b      	str	r3, [r1, #32]
             (TAMP_SMCR_BKPRWDPROT | TAMP_SMCR_BKPWDPROT),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SMCR_BKPRWDPROT_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_SMCR_BKPWDPROT_Pos)));

  return HAL_OK;
 8006958:	2300      	movs	r3, #0
}
 800695a:	4618      	mov	r0, r3
 800695c:	370c      	adds	r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr
 8006966:	bf00      	nop
 8006968:	40002800 	.word	0x40002800
 800696c:	40003400 	.word	0x40003400

08006970 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d101      	bne.n	8006982 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
 8006980:	e042      	b.n	8006a08 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006988:	2b00      	cmp	r3, #0
 800698a:	d106      	bne.n	800699a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f7fb f9b1 	bl	8001cfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	2224      	movs	r2, #36	@ 0x24
 800699e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	681a      	ldr	r2, [r3, #0]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f022 0201 	bic.w	r2, r2, #1
 80069b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d002      	beq.n	80069c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f001 f81e 	bl	80079fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 fd1b 	bl	80073fc <UART_SetConfig>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d101      	bne.n	80069d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80069cc:	2301      	movs	r3, #1
 80069ce:	e01b      	b.n	8006a08 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	689a      	ldr	r2, [r3, #8]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80069ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	681a      	ldr	r2, [r3, #0]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f042 0201 	orr.w	r2, r2, #1
 80069fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f001 f89d 	bl	8007b40 <UART_CheckIdleState>
 8006a06:	4603      	mov	r3, r0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	3708      	adds	r7, #8
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	bd80      	pop	{r7, pc}

08006a10 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b08a      	sub	sp, #40	@ 0x28
 8006a14:	af02      	add	r7, sp, #8
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	603b      	str	r3, [r7, #0]
 8006a1c:	4613      	mov	r3, r2
 8006a1e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a26:	2b20      	cmp	r3, #32
 8006a28:	d17b      	bne.n	8006b22 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d002      	beq.n	8006a36 <HAL_UART_Transmit+0x26>
 8006a30:	88fb      	ldrh	r3, [r7, #6]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e074      	b.n	8006b24 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	2221      	movs	r2, #33	@ 0x21
 8006a46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a4a:	f7fb fdf9 	bl	8002640 <HAL_GetTick>
 8006a4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	88fa      	ldrh	r2, [r7, #6]
 8006a54:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	88fa      	ldrh	r2, [r7, #6]
 8006a5c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	689b      	ldr	r3, [r3, #8]
 8006a64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a68:	d108      	bne.n	8006a7c <HAL_UART_Transmit+0x6c>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	691b      	ldr	r3, [r3, #16]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d104      	bne.n	8006a7c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a72:	2300      	movs	r3, #0
 8006a74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	61bb      	str	r3, [r7, #24]
 8006a7a:	e003      	b.n	8006a84 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006a80:	2300      	movs	r3, #0
 8006a82:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006a84:	e030      	b.n	8006ae8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	2180      	movs	r1, #128	@ 0x80
 8006a90:	68f8      	ldr	r0, [r7, #12]
 8006a92:	f001 f8ff 	bl	8007c94 <UART_WaitOnFlagUntilTimeout>
 8006a96:	4603      	mov	r3, r0
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d005      	beq.n	8006aa8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	2220      	movs	r2, #32
 8006aa0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006aa4:	2303      	movs	r3, #3
 8006aa6:	e03d      	b.n	8006b24 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d10b      	bne.n	8006ac6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006aae:	69bb      	ldr	r3, [r7, #24]
 8006ab0:	881b      	ldrh	r3, [r3, #0]
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006abc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006abe:	69bb      	ldr	r3, [r7, #24]
 8006ac0:	3302      	adds	r3, #2
 8006ac2:	61bb      	str	r3, [r7, #24]
 8006ac4:	e007      	b.n	8006ad6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	781a      	ldrb	r2, [r3, #0]
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	3301      	adds	r3, #1
 8006ad4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	3b01      	subs	r3, #1
 8006ae0:	b29a      	uxth	r2, r3
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1c8      	bne.n	8006a86 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	9300      	str	r3, [sp, #0]
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	2200      	movs	r2, #0
 8006afc:	2140      	movs	r1, #64	@ 0x40
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f001 f8c8 	bl	8007c94 <UART_WaitOnFlagUntilTimeout>
 8006b04:	4603      	mov	r3, r0
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d005      	beq.n	8006b16 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2220      	movs	r2, #32
 8006b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8006b12:	2303      	movs	r3, #3
 8006b14:	e006      	b.n	8006b24 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	e000      	b.n	8006b24 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8006b22:	2302      	movs	r3, #2
  }
}
 8006b24:	4618      	mov	r0, r3
 8006b26:	3720      	adds	r7, #32
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}

08006b2c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b08a      	sub	sp, #40	@ 0x28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	4613      	mov	r3, r2
 8006b38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006b40:	2b20      	cmp	r3, #32
 8006b42:	d137      	bne.n	8006bb4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d002      	beq.n	8006b50 <HAL_UART_Receive_IT+0x24>
 8006b4a:	88fb      	ldrh	r3, [r7, #6]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d101      	bne.n	8006b54 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	e030      	b.n	8006bb6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a18      	ldr	r2, [pc, #96]	@ (8006bc0 <HAL_UART_Receive_IT+0x94>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d01f      	beq.n	8006ba4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d018      	beq.n	8006ba4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	e853 3f00 	ldrex	r3, [r3]
 8006b7e:	613b      	str	r3, [r7, #16]
   return(result);
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b86:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b90:	623b      	str	r3, [r7, #32]
 8006b92:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b94:	69f9      	ldr	r1, [r7, #28]
 8006b96:	6a3a      	ldr	r2, [r7, #32]
 8006b98:	e841 2300 	strex	r3, r2, [r1]
 8006b9c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b9e:	69bb      	ldr	r3, [r7, #24]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d1e6      	bne.n	8006b72 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006ba4:	88fb      	ldrh	r3, [r7, #6]
 8006ba6:	461a      	mov	r2, r3
 8006ba8:	68b9      	ldr	r1, [r7, #8]
 8006baa:	68f8      	ldr	r0, [r7, #12]
 8006bac:	f001 f8e0 	bl	8007d70 <UART_Start_Receive_IT>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	e000      	b.n	8006bb6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006bb4:	2302      	movs	r3, #2
  }
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3728      	adds	r7, #40	@ 0x28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}
 8006bbe:	bf00      	nop
 8006bc0:	40008000 	.word	0x40008000

08006bc4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b09a      	sub	sp, #104	@ 0x68
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bd2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006bd4:	e853 3f00 	ldrex	r3, [r3]
 8006bd8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006bda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006be0:	667b      	str	r3, [r7, #100]	@ 0x64
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	461a      	mov	r2, r3
 8006be8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bea:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006bf0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006bf2:	e841 2300 	strex	r3, r2, [r1]
 8006bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006bf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1e6      	bne.n	8006bcc <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	3308      	adds	r3, #8
 8006c04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c08:	e853 3f00 	ldrex	r3, [r3]
 8006c0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c14:	f023 0301 	bic.w	r3, r3, #1
 8006c18:	663b      	str	r3, [r7, #96]	@ 0x60
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	3308      	adds	r3, #8
 8006c20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006c22:	643a      	str	r2, [r7, #64]	@ 0x40
 8006c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c2a:	e841 2300 	strex	r3, r2, [r1]
 8006c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d1e3      	bne.n	8006bfe <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d118      	bne.n	8006c70 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c44:	6a3b      	ldr	r3, [r7, #32]
 8006c46:	e853 3f00 	ldrex	r3, [r3]
 8006c4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	f023 0310 	bic.w	r3, r3, #16
 8006c52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	461a      	mov	r2, r3
 8006c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c5e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c64:	e841 2300 	strex	r3, r2, [r1]
 8006c68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d1e6      	bne.n	8006c3e <HAL_UART_AbortReceive_IT+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	689b      	ldr	r3, [r3, #8]
 8006c76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c7a:	2b40      	cmp	r3, #64	@ 0x40
 8006c7c:	d154      	bne.n	8006d28 <HAL_UART_AbortReceive_IT+0x164>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3308      	adds	r3, #8
 8006c84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	e853 3f00 	ldrex	r3, [r3]
 8006c8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c94:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	3308      	adds	r3, #8
 8006c9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c9e:	61ba      	str	r2, [r7, #24]
 8006ca0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca2:	6979      	ldr	r1, [r7, #20]
 8006ca4:	69ba      	ldr	r2, [r7, #24]
 8006ca6:	e841 2300 	strex	r3, r2, [r1]
 8006caa:	613b      	str	r3, [r7, #16]
   return(result);
 8006cac:	693b      	ldr	r3, [r7, #16]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1e5      	bne.n	8006c7e <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d017      	beq.n	8006cec <HAL_UART_AbortReceive_IT+0x128>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cc2:	4a26      	ldr	r2, [pc, #152]	@ (8006d5c <HAL_UART_AbortReceive_IT+0x198>)
 8006cc4:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7fd fb3a 	bl	8004346 <HAL_DMA_Abort_IT>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d03c      	beq.n	8006d52 <HAL_UART_AbortReceive_IT+0x18e>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006ce6:	4610      	mov	r0, r2
 8006ce8:	4798      	blx	r3
 8006cea:	e032      	b.n	8006d52 <HAL_UART_AbortReceive_IT+0x18e>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	220f      	movs	r2, #15
 8006d00:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	699a      	ldr	r2, [r3, #24]
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f042 0208 	orr.w	r2, r2, #8
 8006d10:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2220      	movs	r2, #32
 8006d16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fb55 	bl	80073d0 <HAL_UART_AbortReceiveCpltCallback>
 8006d26:	e014      	b.n	8006d52 <HAL_UART_AbortReceive_IT+0x18e>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	220f      	movs	r2, #15
 8006d3c:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2220      	movs	r2, #32
 8006d42:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f000 fb3f 	bl	80073d0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8006d52:	2300      	movs	r3, #0
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	3768      	adds	r7, #104	@ 0x68
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	080080ad 	.word	0x080080ad

08006d60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b0ba      	sub	sp, #232	@ 0xe8
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	69db      	ldr	r3, [r3, #28]
 8006d6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	689b      	ldr	r3, [r3, #8]
 8006d82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006d86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006d8a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006d8e:	4013      	ands	r3, r2
 8006d90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006d94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d11b      	bne.n	8006dd4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006d9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006da0:	f003 0320 	and.w	r3, r3, #32
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d015      	beq.n	8006dd4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006da8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dac:	f003 0320 	and.w	r3, r3, #32
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d105      	bne.n	8006dc0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006db4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d009      	beq.n	8006dd4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f000 82e3 	beq.w	8007390 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	4798      	blx	r3
      }
      return;
 8006dd2:	e2dd      	b.n	8007390 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8006dd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f000 8123 	beq.w	8007024 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006dde:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006de2:	4b8d      	ldr	r3, [pc, #564]	@ (8007018 <HAL_UART_IRQHandler+0x2b8>)
 8006de4:	4013      	ands	r3, r2
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d106      	bne.n	8006df8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8006dea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8006dee:	4b8b      	ldr	r3, [pc, #556]	@ (800701c <HAL_UART_IRQHandler+0x2bc>)
 8006df0:	4013      	ands	r3, r2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	f000 8116 	beq.w	8007024 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006df8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dfc:	f003 0301 	and.w	r3, r3, #1
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d011      	beq.n	8006e28 <HAL_UART_IRQHandler+0xc8>
 8006e04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00b      	beq.n	8006e28 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	2201      	movs	r2, #1
 8006e16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e1e:	f043 0201 	orr.w	r2, r3, #1
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e2c:	f003 0302 	and.w	r3, r3, #2
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d011      	beq.n	8006e58 <HAL_UART_IRQHandler+0xf8>
 8006e34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e38:	f003 0301 	and.w	r3, r3, #1
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00b      	beq.n	8006e58 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	2202      	movs	r2, #2
 8006e46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e4e:	f043 0204 	orr.w	r2, r3, #4
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006e58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e5c:	f003 0304 	and.w	r3, r3, #4
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d011      	beq.n	8006e88 <HAL_UART_IRQHandler+0x128>
 8006e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e68:	f003 0301 	and.w	r3, r3, #1
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2204      	movs	r2, #4
 8006e76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e7e:	f043 0202 	orr.w	r2, r3, #2
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e8c:	f003 0308 	and.w	r3, r3, #8
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d017      	beq.n	8006ec4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006e94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e98:	f003 0320 	and.w	r3, r3, #32
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d105      	bne.n	8006eac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006ea0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8006ea4:	4b5c      	ldr	r3, [pc, #368]	@ (8007018 <HAL_UART_IRQHandler+0x2b8>)
 8006ea6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d00b      	beq.n	8006ec4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2208      	movs	r2, #8
 8006eb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eba:	f043 0208 	orr.w	r2, r3, #8
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006ec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ec8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d012      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x196>
 8006ed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ed4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d00c      	beq.n	8006ef6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ee4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eec:	f043 0220 	orr.w	r2, r3, #32
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8249 	beq.w	8007394 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f06:	f003 0320 	and.w	r3, r3, #32
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d013      	beq.n	8006f36 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f12:	f003 0320 	and.w	r3, r3, #32
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d105      	bne.n	8006f26 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d007      	beq.n	8006f36 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d003      	beq.n	8006f36 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689b      	ldr	r3, [r3, #8]
 8006f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f4a:	2b40      	cmp	r3, #64	@ 0x40
 8006f4c:	d005      	beq.n	8006f5a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006f4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d054      	beq.n	8007004 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f001 f82a 	bl	8007fb4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f6a:	2b40      	cmp	r3, #64	@ 0x40
 8006f6c:	d146      	bne.n	8006ffc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	3308      	adds	r3, #8
 8006f74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f7c:	e853 3f00 	ldrex	r3, [r3]
 8006f80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3308      	adds	r3, #8
 8006f96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006fa6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006faa:	e841 2300 	strex	r3, r2, [r1]
 8006fae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1d9      	bne.n	8006f6e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d017      	beq.n	8006ff4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fca:	4a15      	ldr	r2, [pc, #84]	@ (8007020 <HAL_UART_IRQHandler+0x2c0>)
 8006fcc:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	f7fd f9b6 	bl	8004346 <HAL_DMA_Abort_IT>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d019      	beq.n	8007014 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006fee:	4610      	mov	r0, r2
 8006ff0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ff2:	e00f      	b.n	8007014 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 f9e1 	bl	80073bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ffa:	e00b      	b.n	8007014 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f9dd 	bl	80073bc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007002:	e007      	b.n	8007014 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f9d9 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2200      	movs	r2, #0
 800700e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007012:	e1bf      	b.n	8007394 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007014:	bf00      	nop
    return;
 8007016:	e1bd      	b.n	8007394 <HAL_UART_IRQHandler+0x634>
 8007018:	10000001 	.word	0x10000001
 800701c:	04000120 	.word	0x04000120
 8007020:	08008081 	.word	0x08008081

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007028:	2b01      	cmp	r3, #1
 800702a:	f040 8153 	bne.w	80072d4 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800702e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007032:	f003 0310 	and.w	r3, r3, #16
 8007036:	2b00      	cmp	r3, #0
 8007038:	f000 814c 	beq.w	80072d4 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800703c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007040:	f003 0310 	and.w	r3, r3, #16
 8007044:	2b00      	cmp	r3, #0
 8007046:	f000 8145 	beq.w	80072d4 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	2210      	movs	r2, #16
 8007050:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	689b      	ldr	r3, [r3, #8]
 8007058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800705c:	2b40      	cmp	r3, #64	@ 0x40
 800705e:	f040 80bb 	bne.w	80071d8 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007070:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007074:	2b00      	cmp	r3, #0
 8007076:	f000 818f 	beq.w	8007398 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007080:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007084:	429a      	cmp	r2, r3
 8007086:	f080 8187 	bcs.w	8007398 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007090:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0320 	and.w	r3, r3, #32
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f040 8087 	bne.w	80071b6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80070b4:	e853 3f00 	ldrex	r3, [r3]
 80070b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80070bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80070c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	461a      	mov	r2, r3
 80070ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80070d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80070d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80070de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80070e2:	e841 2300 	strex	r3, r2, [r1]
 80070e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80070ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1da      	bne.n	80070a8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	3308      	adds	r3, #8
 80070f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070fc:	e853 3f00 	ldrex	r3, [r3]
 8007100:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007102:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007104:	f023 0301 	bic.w	r3, r3, #1
 8007108:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	3308      	adds	r3, #8
 8007112:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007116:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800711a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800711e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007122:	e841 2300 	strex	r3, r2, [r1]
 8007126:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007128:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800712a:	2b00      	cmp	r3, #0
 800712c:	d1e1      	bne.n	80070f2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	3308      	adds	r3, #8
 8007134:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007136:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007138:	e853 3f00 	ldrex	r3, [r3]
 800713c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800713e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007140:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007144:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	3308      	adds	r3, #8
 800714e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007152:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007154:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007156:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007158:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800715a:	e841 2300 	strex	r3, r2, [r1]
 800715e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007160:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007162:	2b00      	cmp	r3, #0
 8007164:	d1e3      	bne.n	800712e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	2220      	movs	r2, #32
 800716a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2200      	movs	r2, #0
 8007172:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800717c:	e853 3f00 	ldrex	r3, [r3]
 8007180:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007182:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007184:	f023 0310 	bic.w	r3, r3, #16
 8007188:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	461a      	mov	r2, r3
 8007192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007196:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007198:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800719a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800719c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800719e:	e841 2300 	strex	r3, r2, [r1]
 80071a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80071a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1e4      	bne.n	8007174 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fd f86c 	bl	800428e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2202      	movs	r2, #2
 80071ba:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	1ad3      	subs	r3, r2, r3
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	4619      	mov	r1, r3
 80071d0:	6878      	ldr	r0, [r7, #4]
 80071d2:	f000 f907 	bl	80073e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80071d6:	e0df      	b.n	8007398 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	1ad3      	subs	r3, r2, r3
 80071e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 80d1 	beq.w	800739c <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 80071fa:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071fe:	2b00      	cmp	r3, #0
 8007200:	f000 80cc 	beq.w	800739c <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720c:	e853 3f00 	ldrex	r3, [r3]
 8007210:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007214:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007218:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	461a      	mov	r2, r3
 8007222:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007226:	647b      	str	r3, [r7, #68]	@ 0x44
 8007228:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800722c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800722e:	e841 2300 	strex	r3, r2, [r1]
 8007232:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007234:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1e4      	bne.n	8007204 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	3308      	adds	r3, #8
 8007240:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007244:	e853 3f00 	ldrex	r3, [r3]
 8007248:	623b      	str	r3, [r7, #32]
   return(result);
 800724a:	6a3b      	ldr	r3, [r7, #32]
 800724c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007250:	f023 0301 	bic.w	r3, r3, #1
 8007254:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	3308      	adds	r3, #8
 800725e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007262:	633a      	str	r2, [r7, #48]	@ 0x30
 8007264:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007266:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800726a:	e841 2300 	strex	r3, r2, [r1]
 800726e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1e1      	bne.n	800723a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2220      	movs	r2, #32
 800727a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	2200      	movs	r2, #0
 8007282:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	e853 3f00 	ldrex	r3, [r3]
 8007296:	60fb      	str	r3, [r7, #12]
   return(result);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f023 0310 	bic.w	r3, r3, #16
 800729e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	461a      	mov	r2, r3
 80072a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80072ac:	61fb      	str	r3, [r7, #28]
 80072ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b0:	69b9      	ldr	r1, [r7, #24]
 80072b2:	69fa      	ldr	r2, [r7, #28]
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	617b      	str	r3, [r7, #20]
   return(result);
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1e4      	bne.n	800728a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2202      	movs	r2, #2
 80072c4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072ca:	4619      	mov	r1, r3
 80072cc:	6878      	ldr	r0, [r7, #4]
 80072ce:	f000 f889 	bl	80073e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80072d2:	e063      	b.n	800739c <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80072d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d00e      	beq.n	80072fe <HAL_UART_IRQHandler+0x59e>
 80072e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d008      	beq.n	80072fe <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80072f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f001 fc44 	bl	8008b84 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80072fc:	e051      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80072fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007306:	2b00      	cmp	r3, #0
 8007308:	d014      	beq.n	8007334 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800730a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800730e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007312:	2b00      	cmp	r3, #0
 8007314:	d105      	bne.n	8007322 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800731a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800731e:	2b00      	cmp	r3, #0
 8007320:	d008      	beq.n	8007334 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007326:	2b00      	cmp	r3, #0
 8007328:	d03a      	beq.n	80073a0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	4798      	blx	r3
    }
    return;
 8007332:	e035      	b.n	80073a0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007334:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007338:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800733c:	2b00      	cmp	r3, #0
 800733e:	d009      	beq.n	8007354 <HAL_UART_IRQHandler+0x5f4>
 8007340:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 fed2 	bl	80080f6 <UART_EndTransmit_IT>
    return;
 8007352:	e026      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007354:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007358:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800735c:	2b00      	cmp	r3, #0
 800735e:	d009      	beq.n	8007374 <HAL_UART_IRQHandler+0x614>
 8007360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007364:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d003      	beq.n	8007374 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f001 fc1d 	bl	8008bac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007372:	e016      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007374:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007378:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d010      	beq.n	80073a2 <HAL_UART_IRQHandler+0x642>
 8007380:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007384:	2b00      	cmp	r3, #0
 8007386:	da0c      	bge.n	80073a2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f001 fc05 	bl	8008b98 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800738e:	e008      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
      return;
 8007390:	bf00      	nop
 8007392:	e006      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
    return;
 8007394:	bf00      	nop
 8007396:	e004      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
      return;
 8007398:	bf00      	nop
 800739a:	e002      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
      return;
 800739c:	bf00      	nop
 800739e:	e000      	b.n	80073a2 <HAL_UART_IRQHandler+0x642>
    return;
 80073a0:	bf00      	nop
  }
}
 80073a2:	37e8      	adds	r7, #232	@ 0xe8
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073a8:	b480      	push	{r7}
 80073aa:	b083      	sub	sp, #12
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80073b0:	bf00      	nop
 80073b2:	370c      	adds	r7, #12
 80073b4:	46bd      	mov	sp, r7
 80073b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ba:	4770      	bx	lr

080073bc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073bc:	b480      	push	{r7}
 80073be:	b083      	sub	sp, #12
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80073c4:	bf00      	nop
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80073d8:	bf00      	nop
 80073da:	370c      	adds	r7, #12
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80073e4:	b480      	push	{r7}
 80073e6:	b083      	sub	sp, #12
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	6078      	str	r0, [r7, #4]
 80073ec:	460b      	mov	r3, r1
 80073ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007400:	b08c      	sub	sp, #48	@ 0x30
 8007402:	af00      	add	r7, sp, #0
 8007404:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007406:	2300      	movs	r3, #0
 8007408:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	689a      	ldr	r2, [r3, #8]
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	691b      	ldr	r3, [r3, #16]
 8007414:	431a      	orrs	r2, r3
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	695b      	ldr	r3, [r3, #20]
 800741a:	431a      	orrs	r2, r3
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	69db      	ldr	r3, [r3, #28]
 8007420:	4313      	orrs	r3, r2
 8007422:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	681a      	ldr	r2, [r3, #0]
 800742a:	4baa      	ldr	r3, [pc, #680]	@ (80076d4 <UART_SetConfig+0x2d8>)
 800742c:	4013      	ands	r3, r2
 800742e:	697a      	ldr	r2, [r7, #20]
 8007430:	6812      	ldr	r2, [r2, #0]
 8007432:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007434:	430b      	orrs	r3, r1
 8007436:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	68da      	ldr	r2, [r3, #12]
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	430a      	orrs	r2, r1
 800744c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	699b      	ldr	r3, [r3, #24]
 8007452:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007454:	697b      	ldr	r3, [r7, #20]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a9f      	ldr	r2, [pc, #636]	@ (80076d8 <UART_SetConfig+0x2dc>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d004      	beq.n	8007468 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	6a1b      	ldr	r3, [r3, #32]
 8007462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007464:	4313      	orrs	r3, r2
 8007466:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	689b      	ldr	r3, [r3, #8]
 800746e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007472:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007476:	697a      	ldr	r2, [r7, #20]
 8007478:	6812      	ldr	r2, [r2, #0]
 800747a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800747c:	430b      	orrs	r3, r1
 800747e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007486:	f023 010f 	bic.w	r1, r3, #15
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800748e:	697b      	ldr	r3, [r7, #20]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	430a      	orrs	r2, r1
 8007494:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a90      	ldr	r2, [pc, #576]	@ (80076dc <UART_SetConfig+0x2e0>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d125      	bne.n	80074ec <UART_SetConfig+0xf0>
 80074a0:	4b8f      	ldr	r3, [pc, #572]	@ (80076e0 <UART_SetConfig+0x2e4>)
 80074a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a6:	f003 0303 	and.w	r3, r3, #3
 80074aa:	2b03      	cmp	r3, #3
 80074ac:	d81a      	bhi.n	80074e4 <UART_SetConfig+0xe8>
 80074ae:	a201      	add	r2, pc, #4	@ (adr r2, 80074b4 <UART_SetConfig+0xb8>)
 80074b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074b4:	080074c5 	.word	0x080074c5
 80074b8:	080074d5 	.word	0x080074d5
 80074bc:	080074cd 	.word	0x080074cd
 80074c0:	080074dd 	.word	0x080074dd
 80074c4:	2301      	movs	r3, #1
 80074c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ca:	e116      	b.n	80076fa <UART_SetConfig+0x2fe>
 80074cc:	2302      	movs	r3, #2
 80074ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074d2:	e112      	b.n	80076fa <UART_SetConfig+0x2fe>
 80074d4:	2304      	movs	r3, #4
 80074d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074da:	e10e      	b.n	80076fa <UART_SetConfig+0x2fe>
 80074dc:	2308      	movs	r3, #8
 80074de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074e2:	e10a      	b.n	80076fa <UART_SetConfig+0x2fe>
 80074e4:	2310      	movs	r3, #16
 80074e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ea:	e106      	b.n	80076fa <UART_SetConfig+0x2fe>
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a7c      	ldr	r2, [pc, #496]	@ (80076e4 <UART_SetConfig+0x2e8>)
 80074f2:	4293      	cmp	r3, r2
 80074f4:	d138      	bne.n	8007568 <UART_SetConfig+0x16c>
 80074f6:	4b7a      	ldr	r3, [pc, #488]	@ (80076e0 <UART_SetConfig+0x2e4>)
 80074f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074fc:	f003 030c 	and.w	r3, r3, #12
 8007500:	2b0c      	cmp	r3, #12
 8007502:	d82d      	bhi.n	8007560 <UART_SetConfig+0x164>
 8007504:	a201      	add	r2, pc, #4	@ (adr r2, 800750c <UART_SetConfig+0x110>)
 8007506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800750a:	bf00      	nop
 800750c:	08007541 	.word	0x08007541
 8007510:	08007561 	.word	0x08007561
 8007514:	08007561 	.word	0x08007561
 8007518:	08007561 	.word	0x08007561
 800751c:	08007551 	.word	0x08007551
 8007520:	08007561 	.word	0x08007561
 8007524:	08007561 	.word	0x08007561
 8007528:	08007561 	.word	0x08007561
 800752c:	08007549 	.word	0x08007549
 8007530:	08007561 	.word	0x08007561
 8007534:	08007561 	.word	0x08007561
 8007538:	08007561 	.word	0x08007561
 800753c:	08007559 	.word	0x08007559
 8007540:	2300      	movs	r3, #0
 8007542:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007546:	e0d8      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007548:	2302      	movs	r3, #2
 800754a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800754e:	e0d4      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007550:	2304      	movs	r3, #4
 8007552:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007556:	e0d0      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007558:	2308      	movs	r3, #8
 800755a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800755e:	e0cc      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007560:	2310      	movs	r3, #16
 8007562:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007566:	e0c8      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a5e      	ldr	r2, [pc, #376]	@ (80076e8 <UART_SetConfig+0x2ec>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d125      	bne.n	80075be <UART_SetConfig+0x1c2>
 8007572:	4b5b      	ldr	r3, [pc, #364]	@ (80076e0 <UART_SetConfig+0x2e4>)
 8007574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007578:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800757c:	2b30      	cmp	r3, #48	@ 0x30
 800757e:	d016      	beq.n	80075ae <UART_SetConfig+0x1b2>
 8007580:	2b30      	cmp	r3, #48	@ 0x30
 8007582:	d818      	bhi.n	80075b6 <UART_SetConfig+0x1ba>
 8007584:	2b20      	cmp	r3, #32
 8007586:	d00a      	beq.n	800759e <UART_SetConfig+0x1a2>
 8007588:	2b20      	cmp	r3, #32
 800758a:	d814      	bhi.n	80075b6 <UART_SetConfig+0x1ba>
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <UART_SetConfig+0x19a>
 8007590:	2b10      	cmp	r3, #16
 8007592:	d008      	beq.n	80075a6 <UART_SetConfig+0x1aa>
 8007594:	e00f      	b.n	80075b6 <UART_SetConfig+0x1ba>
 8007596:	2300      	movs	r3, #0
 8007598:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800759c:	e0ad      	b.n	80076fa <UART_SetConfig+0x2fe>
 800759e:	2302      	movs	r3, #2
 80075a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075a4:	e0a9      	b.n	80076fa <UART_SetConfig+0x2fe>
 80075a6:	2304      	movs	r3, #4
 80075a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ac:	e0a5      	b.n	80076fa <UART_SetConfig+0x2fe>
 80075ae:	2308      	movs	r3, #8
 80075b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075b4:	e0a1      	b.n	80076fa <UART_SetConfig+0x2fe>
 80075b6:	2310      	movs	r3, #16
 80075b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075bc:	e09d      	b.n	80076fa <UART_SetConfig+0x2fe>
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a4a      	ldr	r2, [pc, #296]	@ (80076ec <UART_SetConfig+0x2f0>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d125      	bne.n	8007614 <UART_SetConfig+0x218>
 80075c8:	4b45      	ldr	r3, [pc, #276]	@ (80076e0 <UART_SetConfig+0x2e4>)
 80075ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80075d2:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d4:	d016      	beq.n	8007604 <UART_SetConfig+0x208>
 80075d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80075d8:	d818      	bhi.n	800760c <UART_SetConfig+0x210>
 80075da:	2b80      	cmp	r3, #128	@ 0x80
 80075dc:	d00a      	beq.n	80075f4 <UART_SetConfig+0x1f8>
 80075de:	2b80      	cmp	r3, #128	@ 0x80
 80075e0:	d814      	bhi.n	800760c <UART_SetConfig+0x210>
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d002      	beq.n	80075ec <UART_SetConfig+0x1f0>
 80075e6:	2b40      	cmp	r3, #64	@ 0x40
 80075e8:	d008      	beq.n	80075fc <UART_SetConfig+0x200>
 80075ea:	e00f      	b.n	800760c <UART_SetConfig+0x210>
 80075ec:	2300      	movs	r3, #0
 80075ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075f2:	e082      	b.n	80076fa <UART_SetConfig+0x2fe>
 80075f4:	2302      	movs	r3, #2
 80075f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075fa:	e07e      	b.n	80076fa <UART_SetConfig+0x2fe>
 80075fc:	2304      	movs	r3, #4
 80075fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007602:	e07a      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007604:	2308      	movs	r3, #8
 8007606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800760a:	e076      	b.n	80076fa <UART_SetConfig+0x2fe>
 800760c:	2310      	movs	r3, #16
 800760e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007612:	e072      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007614:	697b      	ldr	r3, [r7, #20]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	4a35      	ldr	r2, [pc, #212]	@ (80076f0 <UART_SetConfig+0x2f4>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d12a      	bne.n	8007674 <UART_SetConfig+0x278>
 800761e:	4b30      	ldr	r3, [pc, #192]	@ (80076e0 <UART_SetConfig+0x2e4>)
 8007620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007624:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007628:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800762c:	d01a      	beq.n	8007664 <UART_SetConfig+0x268>
 800762e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007632:	d81b      	bhi.n	800766c <UART_SetConfig+0x270>
 8007634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007638:	d00c      	beq.n	8007654 <UART_SetConfig+0x258>
 800763a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800763e:	d815      	bhi.n	800766c <UART_SetConfig+0x270>
 8007640:	2b00      	cmp	r3, #0
 8007642:	d003      	beq.n	800764c <UART_SetConfig+0x250>
 8007644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007648:	d008      	beq.n	800765c <UART_SetConfig+0x260>
 800764a:	e00f      	b.n	800766c <UART_SetConfig+0x270>
 800764c:	2300      	movs	r3, #0
 800764e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007652:	e052      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007654:	2302      	movs	r3, #2
 8007656:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800765a:	e04e      	b.n	80076fa <UART_SetConfig+0x2fe>
 800765c:	2304      	movs	r3, #4
 800765e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007662:	e04a      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007664:	2308      	movs	r3, #8
 8007666:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800766a:	e046      	b.n	80076fa <UART_SetConfig+0x2fe>
 800766c:	2310      	movs	r3, #16
 800766e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007672:	e042      	b.n	80076fa <UART_SetConfig+0x2fe>
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a17      	ldr	r2, [pc, #92]	@ (80076d8 <UART_SetConfig+0x2dc>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d13a      	bne.n	80076f4 <UART_SetConfig+0x2f8>
 800767e:	4b18      	ldr	r3, [pc, #96]	@ (80076e0 <UART_SetConfig+0x2e4>)
 8007680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007684:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007688:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800768c:	d01a      	beq.n	80076c4 <UART_SetConfig+0x2c8>
 800768e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007692:	d81b      	bhi.n	80076cc <UART_SetConfig+0x2d0>
 8007694:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007698:	d00c      	beq.n	80076b4 <UART_SetConfig+0x2b8>
 800769a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800769e:	d815      	bhi.n	80076cc <UART_SetConfig+0x2d0>
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d003      	beq.n	80076ac <UART_SetConfig+0x2b0>
 80076a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076a8:	d008      	beq.n	80076bc <UART_SetConfig+0x2c0>
 80076aa:	e00f      	b.n	80076cc <UART_SetConfig+0x2d0>
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076b2:	e022      	b.n	80076fa <UART_SetConfig+0x2fe>
 80076b4:	2302      	movs	r3, #2
 80076b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ba:	e01e      	b.n	80076fa <UART_SetConfig+0x2fe>
 80076bc:	2304      	movs	r3, #4
 80076be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076c2:	e01a      	b.n	80076fa <UART_SetConfig+0x2fe>
 80076c4:	2308      	movs	r3, #8
 80076c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076ca:	e016      	b.n	80076fa <UART_SetConfig+0x2fe>
 80076cc:	2310      	movs	r3, #16
 80076ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80076d2:	e012      	b.n	80076fa <UART_SetConfig+0x2fe>
 80076d4:	cfff69f3 	.word	0xcfff69f3
 80076d8:	40008000 	.word	0x40008000
 80076dc:	40013800 	.word	0x40013800
 80076e0:	40021000 	.word	0x40021000
 80076e4:	40004400 	.word	0x40004400
 80076e8:	40004800 	.word	0x40004800
 80076ec:	40004c00 	.word	0x40004c00
 80076f0:	40005000 	.word	0x40005000
 80076f4:	2310      	movs	r3, #16
 80076f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4ab0      	ldr	r2, [pc, #704]	@ (80079c0 <UART_SetConfig+0x5c4>)
 8007700:	4293      	cmp	r3, r2
 8007702:	f040 809b 	bne.w	800783c <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007706:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800770a:	2b08      	cmp	r3, #8
 800770c:	d827      	bhi.n	800775e <UART_SetConfig+0x362>
 800770e:	a201      	add	r2, pc, #4	@ (adr r2, 8007714 <UART_SetConfig+0x318>)
 8007710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007714:	08007739 	.word	0x08007739
 8007718:	08007741 	.word	0x08007741
 800771c:	08007749 	.word	0x08007749
 8007720:	0800775f 	.word	0x0800775f
 8007724:	0800774f 	.word	0x0800774f
 8007728:	0800775f 	.word	0x0800775f
 800772c:	0800775f 	.word	0x0800775f
 8007730:	0800775f 	.word	0x0800775f
 8007734:	08007757 	.word	0x08007757
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007738:	f7fe f8e2 	bl	8005900 <HAL_RCC_GetPCLK1Freq>
 800773c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800773e:	e014      	b.n	800776a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007740:	f7fe f8f2 	bl	8005928 <HAL_RCC_GetPCLK2Freq>
 8007744:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007746:	e010      	b.n	800776a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007748:	4b9e      	ldr	r3, [pc, #632]	@ (80079c4 <UART_SetConfig+0x5c8>)
 800774a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800774c:	e00d      	b.n	800776a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800774e:	f7fe f827 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 8007752:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007754:	e009      	b.n	800776a <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007756:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800775a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800775c:	e005      	b.n	800776a <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 800775e:	2300      	movs	r3, #0
 8007760:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007768:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800776a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776c:	2b00      	cmp	r3, #0
 800776e:	f000 8130 	beq.w	80079d2 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007776:	4a94      	ldr	r2, [pc, #592]	@ (80079c8 <UART_SetConfig+0x5cc>)
 8007778:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800777c:	461a      	mov	r2, r3
 800777e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007780:	fbb3 f3f2 	udiv	r3, r3, r2
 8007784:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007786:	697b      	ldr	r3, [r7, #20]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	4613      	mov	r3, r2
 800778c:	005b      	lsls	r3, r3, #1
 800778e:	4413      	add	r3, r2
 8007790:	69ba      	ldr	r2, [r7, #24]
 8007792:	429a      	cmp	r2, r3
 8007794:	d305      	bcc.n	80077a2 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d903      	bls.n	80077aa <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80077a8:	e113      	b.n	80079d2 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ac:	2200      	movs	r2, #0
 80077ae:	60bb      	str	r3, [r7, #8]
 80077b0:	60fa      	str	r2, [r7, #12]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077b6:	4a84      	ldr	r2, [pc, #528]	@ (80079c8 <UART_SetConfig+0x5cc>)
 80077b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077bc:	b29b      	uxth	r3, r3
 80077be:	2200      	movs	r2, #0
 80077c0:	603b      	str	r3, [r7, #0]
 80077c2:	607a      	str	r2, [r7, #4]
 80077c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80077c8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80077cc:	f7f9 fa40 	bl	8000c50 <__aeabi_uldivmod>
 80077d0:	4602      	mov	r2, r0
 80077d2:	460b      	mov	r3, r1
 80077d4:	4610      	mov	r0, r2
 80077d6:	4619      	mov	r1, r3
 80077d8:	f04f 0200 	mov.w	r2, #0
 80077dc:	f04f 0300 	mov.w	r3, #0
 80077e0:	020b      	lsls	r3, r1, #8
 80077e2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80077e6:	0202      	lsls	r2, r0, #8
 80077e8:	6979      	ldr	r1, [r7, #20]
 80077ea:	6849      	ldr	r1, [r1, #4]
 80077ec:	0849      	lsrs	r1, r1, #1
 80077ee:	2000      	movs	r0, #0
 80077f0:	460c      	mov	r4, r1
 80077f2:	4605      	mov	r5, r0
 80077f4:	eb12 0804 	adds.w	r8, r2, r4
 80077f8:	eb43 0905 	adc.w	r9, r3, r5
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	469a      	mov	sl, r3
 8007804:	4693      	mov	fp, r2
 8007806:	4652      	mov	r2, sl
 8007808:	465b      	mov	r3, fp
 800780a:	4640      	mov	r0, r8
 800780c:	4649      	mov	r1, r9
 800780e:	f7f9 fa1f 	bl	8000c50 <__aeabi_uldivmod>
 8007812:	4602      	mov	r2, r0
 8007814:	460b      	mov	r3, r1
 8007816:	4613      	mov	r3, r2
 8007818:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800781a:	6a3b      	ldr	r3, [r7, #32]
 800781c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007820:	d308      	bcc.n	8007834 <UART_SetConfig+0x438>
 8007822:	6a3b      	ldr	r3, [r7, #32]
 8007824:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007828:	d204      	bcs.n	8007834 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 800782a:	697b      	ldr	r3, [r7, #20]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	6a3a      	ldr	r2, [r7, #32]
 8007830:	60da      	str	r2, [r3, #12]
 8007832:	e0ce      	b.n	80079d2 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 8007834:	2301      	movs	r3, #1
 8007836:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800783a:	e0ca      	b.n	80079d2 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	69db      	ldr	r3, [r3, #28]
 8007840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007844:	d166      	bne.n	8007914 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 8007846:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800784a:	2b08      	cmp	r3, #8
 800784c:	d827      	bhi.n	800789e <UART_SetConfig+0x4a2>
 800784e:	a201      	add	r2, pc, #4	@ (adr r2, 8007854 <UART_SetConfig+0x458>)
 8007850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007854:	08007879 	.word	0x08007879
 8007858:	08007881 	.word	0x08007881
 800785c:	08007889 	.word	0x08007889
 8007860:	0800789f 	.word	0x0800789f
 8007864:	0800788f 	.word	0x0800788f
 8007868:	0800789f 	.word	0x0800789f
 800786c:	0800789f 	.word	0x0800789f
 8007870:	0800789f 	.word	0x0800789f
 8007874:	08007897 	.word	0x08007897
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007878:	f7fe f842 	bl	8005900 <HAL_RCC_GetPCLK1Freq>
 800787c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800787e:	e014      	b.n	80078aa <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007880:	f7fe f852 	bl	8005928 <HAL_RCC_GetPCLK2Freq>
 8007884:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007886:	e010      	b.n	80078aa <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007888:	4b4e      	ldr	r3, [pc, #312]	@ (80079c4 <UART_SetConfig+0x5c8>)
 800788a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800788c:	e00d      	b.n	80078aa <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800788e:	f7fd ff87 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 8007892:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007894:	e009      	b.n	80078aa <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007896:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800789a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800789c:	e005      	b.n	80078aa <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 800789e:	2300      	movs	r3, #0
 80078a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80078a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80078aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	f000 8090 	beq.w	80079d2 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078b2:	697b      	ldr	r3, [r7, #20]
 80078b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b6:	4a44      	ldr	r2, [pc, #272]	@ (80079c8 <UART_SetConfig+0x5cc>)
 80078b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078bc:	461a      	mov	r2, r3
 80078be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80078c4:	005a      	lsls	r2, r3, #1
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	085b      	lsrs	r3, r3, #1
 80078cc:	441a      	add	r2, r3
 80078ce:	697b      	ldr	r3, [r7, #20]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80078d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	2b0f      	cmp	r3, #15
 80078dc:	d916      	bls.n	800790c <UART_SetConfig+0x510>
 80078de:	6a3b      	ldr	r3, [r7, #32]
 80078e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078e4:	d212      	bcs.n	800790c <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80078e6:	6a3b      	ldr	r3, [r7, #32]
 80078e8:	b29b      	uxth	r3, r3
 80078ea:	f023 030f 	bic.w	r3, r3, #15
 80078ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80078f0:	6a3b      	ldr	r3, [r7, #32]
 80078f2:	085b      	lsrs	r3, r3, #1
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	b29a      	uxth	r2, r3
 80078fc:	8bfb      	ldrh	r3, [r7, #30]
 80078fe:	4313      	orrs	r3, r2
 8007900:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	8bfa      	ldrh	r2, [r7, #30]
 8007908:	60da      	str	r2, [r3, #12]
 800790a:	e062      	b.n	80079d2 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007912:	e05e      	b.n	80079d2 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007914:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007918:	2b08      	cmp	r3, #8
 800791a:	d828      	bhi.n	800796e <UART_SetConfig+0x572>
 800791c:	a201      	add	r2, pc, #4	@ (adr r2, 8007924 <UART_SetConfig+0x528>)
 800791e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007922:	bf00      	nop
 8007924:	08007949 	.word	0x08007949
 8007928:	08007951 	.word	0x08007951
 800792c:	08007959 	.word	0x08007959
 8007930:	0800796f 	.word	0x0800796f
 8007934:	0800795f 	.word	0x0800795f
 8007938:	0800796f 	.word	0x0800796f
 800793c:	0800796f 	.word	0x0800796f
 8007940:	0800796f 	.word	0x0800796f
 8007944:	08007967 	.word	0x08007967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007948:	f7fd ffda 	bl	8005900 <HAL_RCC_GetPCLK1Freq>
 800794c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800794e:	e014      	b.n	800797a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007950:	f7fd ffea 	bl	8005928 <HAL_RCC_GetPCLK2Freq>
 8007954:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007956:	e010      	b.n	800797a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007958:	4b1a      	ldr	r3, [pc, #104]	@ (80079c4 <UART_SetConfig+0x5c8>)
 800795a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800795c:	e00d      	b.n	800797a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800795e:	f7fd ff1f 	bl	80057a0 <HAL_RCC_GetSysClockFreq>
 8007962:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007964:	e009      	b.n	800797a <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800796a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800796c:	e005      	b.n	800797a <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 800796e:	2300      	movs	r3, #0
 8007970:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007978:	bf00      	nop
    }

    if (pclk != 0U)
 800797a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800797c:	2b00      	cmp	r3, #0
 800797e:	d028      	beq.n	80079d2 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007984:	4a10      	ldr	r2, [pc, #64]	@ (80079c8 <UART_SetConfig+0x5cc>)
 8007986:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800798a:	461a      	mov	r2, r3
 800798c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800798e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007992:	697b      	ldr	r3, [r7, #20]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	085b      	lsrs	r3, r3, #1
 8007998:	441a      	add	r2, r3
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	685b      	ldr	r3, [r3, #4]
 800799e:	fbb2 f3f3 	udiv	r3, r2, r3
 80079a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	2b0f      	cmp	r3, #15
 80079a8:	d910      	bls.n	80079cc <UART_SetConfig+0x5d0>
 80079aa:	6a3b      	ldr	r3, [r7, #32]
 80079ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80079b0:	d20c      	bcs.n	80079cc <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80079b2:	6a3b      	ldr	r3, [r7, #32]
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	60da      	str	r2, [r3, #12]
 80079bc:	e009      	b.n	80079d2 <UART_SetConfig+0x5d6>
 80079be:	bf00      	nop
 80079c0:	40008000 	.word	0x40008000
 80079c4:	00f42400 	.word	0x00f42400
 80079c8:	0800df4c 	.word	0x0800df4c
      }
      else
      {
        ret = HAL_ERROR;
 80079cc:	2301      	movs	r3, #1
 80079ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	2201      	movs	r2, #1
 80079d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80079da:	697b      	ldr	r3, [r7, #20]
 80079dc:	2201      	movs	r2, #1
 80079de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	2200      	movs	r2, #0
 80079e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	2200      	movs	r2, #0
 80079ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80079ee:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3730      	adds	r7, #48	@ 0x30
 80079f6:	46bd      	mov	sp, r7
 80079f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080079fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a08:	f003 0308 	and.w	r3, r3, #8
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00a      	beq.n	8007a26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	430a      	orrs	r2, r1
 8007a24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a2a:	f003 0301 	and.w	r3, r3, #1
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d00a      	beq.n	8007a48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	430a      	orrs	r2, r1
 8007a46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a4c:	f003 0302 	and.w	r3, r3, #2
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d00a      	beq.n	8007a6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	685b      	ldr	r3, [r3, #4]
 8007a5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	430a      	orrs	r2, r1
 8007a68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a6e:	f003 0304 	and.w	r3, r3, #4
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00a      	beq.n	8007a8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	430a      	orrs	r2, r1
 8007a8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a90:	f003 0310 	and.w	r3, r3, #16
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d00a      	beq.n	8007aae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab2:	f003 0320 	and.w	r3, r3, #32
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00a      	beq.n	8007ad0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d01a      	beq.n	8007b12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	685b      	ldr	r3, [r3, #4]
 8007ae2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	430a      	orrs	r2, r1
 8007af0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007af6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007afa:	d10a      	bne.n	8007b12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	430a      	orrs	r2, r1
 8007b10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d00a      	beq.n	8007b34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	430a      	orrs	r2, r1
 8007b32:	605a      	str	r2, [r3, #4]
  }
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b098      	sub	sp, #96	@ 0x60
 8007b44:	af02      	add	r7, sp, #8
 8007b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b50:	f7fa fd76 	bl	8002640 <HAL_GetTick>
 8007b54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0308 	and.w	r3, r3, #8
 8007b60:	2b08      	cmp	r3, #8
 8007b62:	d12f      	bne.n	8007bc4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b68:	9300      	str	r3, [sp, #0]
 8007b6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b6c:	2200      	movs	r2, #0
 8007b6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f88e 	bl	8007c94 <UART_WaitOnFlagUntilTimeout>
 8007b78:	4603      	mov	r3, r0
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d022      	beq.n	8007bc4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b86:	e853 3f00 	ldrex	r3, [r3]
 8007b8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	461a      	mov	r2, r3
 8007b9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007b9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b9e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ba0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007ba2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007ba4:	e841 2300 	strex	r3, r2, [r1]
 8007ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007baa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d1e6      	bne.n	8007b7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2220      	movs	r2, #32
 8007bb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007bc0:	2303      	movs	r3, #3
 8007bc2:	e063      	b.n	8007c8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	f003 0304 	and.w	r3, r3, #4
 8007bce:	2b04      	cmp	r3, #4
 8007bd0:	d149      	bne.n	8007c66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bd2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bd6:	9300      	str	r3, [sp, #0]
 8007bd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 f857 	bl	8007c94 <UART_WaitOnFlagUntilTimeout>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d03c      	beq.n	8007c66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	e853 3f00 	ldrex	r3, [r3]
 8007bf8:	623b      	str	r3, [r7, #32]
   return(result);
 8007bfa:	6a3b      	ldr	r3, [r7, #32]
 8007bfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	461a      	mov	r2, r3
 8007c08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8007c0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c12:	e841 2300 	strex	r3, r2, [r1]
 8007c16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d1e6      	bne.n	8007bec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3308      	adds	r3, #8
 8007c24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c26:	693b      	ldr	r3, [r7, #16]
 8007c28:	e853 3f00 	ldrex	r3, [r3]
 8007c2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f023 0301 	bic.w	r3, r3, #1
 8007c34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	3308      	adds	r3, #8
 8007c3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c3e:	61fa      	str	r2, [r7, #28]
 8007c40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c42:	69b9      	ldr	r1, [r7, #24]
 8007c44:	69fa      	ldr	r2, [r7, #28]
 8007c46:	e841 2300 	strex	r3, r2, [r1]
 8007c4a:	617b      	str	r3, [r7, #20]
   return(result);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d1e5      	bne.n	8007c1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	2220      	movs	r2, #32
 8007c56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c62:	2303      	movs	r3, #3
 8007c64:	e012      	b.n	8007c8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2220      	movs	r2, #32
 8007c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2220      	movs	r2, #32
 8007c72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c8a:	2300      	movs	r3, #0
}
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	3758      	adds	r7, #88	@ 0x58
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}

08007c94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	603b      	str	r3, [r7, #0]
 8007ca0:	4613      	mov	r3, r2
 8007ca2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ca4:	e04f      	b.n	8007d46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ca6:	69bb      	ldr	r3, [r7, #24]
 8007ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cac:	d04b      	beq.n	8007d46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007cae:	f7fa fcc7 	bl	8002640 <HAL_GetTick>
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	69ba      	ldr	r2, [r7, #24]
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d302      	bcc.n	8007cc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007cbe:	69bb      	ldr	r3, [r7, #24]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d101      	bne.n	8007cc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007cc4:	2303      	movs	r3, #3
 8007cc6:	e04e      	b.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f003 0304 	and.w	r3, r3, #4
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d037      	beq.n	8007d46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	2b80      	cmp	r3, #128	@ 0x80
 8007cda:	d034      	beq.n	8007d46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	2b40      	cmp	r3, #64	@ 0x40
 8007ce0:	d031      	beq.n	8007d46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	69db      	ldr	r3, [r3, #28]
 8007ce8:	f003 0308 	and.w	r3, r3, #8
 8007cec:	2b08      	cmp	r3, #8
 8007cee:	d110      	bne.n	8007d12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2208      	movs	r2, #8
 8007cf6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f000 f95b 	bl	8007fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	2208      	movs	r2, #8
 8007d02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e029      	b.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	69db      	ldr	r3, [r3, #28]
 8007d18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d20:	d111      	bne.n	8007d46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007d2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007d2c:	68f8      	ldr	r0, [r7, #12]
 8007d2e:	f000 f941 	bl	8007fb4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2220      	movs	r2, #32
 8007d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007d42:	2303      	movs	r3, #3
 8007d44:	e00f      	b.n	8007d66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	69da      	ldr	r2, [r3, #28]
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	4013      	ands	r3, r2
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	429a      	cmp	r2, r3
 8007d54:	bf0c      	ite	eq
 8007d56:	2301      	moveq	r3, #1
 8007d58:	2300      	movne	r3, #0
 8007d5a:	b2db      	uxtb	r3, r3
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	79fb      	ldrb	r3, [r7, #7]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d0a0      	beq.n	8007ca6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3710      	adds	r7, #16
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}
	...

08007d70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b0a3      	sub	sp, #140	@ 0x8c
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	4613      	mov	r3, r2
 8007d7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	68ba      	ldr	r2, [r7, #8]
 8007d82:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	88fa      	ldrh	r2, [r7, #6]
 8007d88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	88fa      	ldrh	r2, [r7, #6]
 8007d90:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2200      	movs	r2, #0
 8007d98:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007da2:	d10e      	bne.n	8007dc2 <UART_Start_Receive_IT+0x52>
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	691b      	ldr	r3, [r3, #16]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d105      	bne.n	8007db8 <UART_Start_Receive_IT+0x48>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007db2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007db6:	e02d      	b.n	8007e14 <UART_Start_Receive_IT+0xa4>
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	22ff      	movs	r2, #255	@ 0xff
 8007dbc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dc0:	e028      	b.n	8007e14 <UART_Start_Receive_IT+0xa4>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10d      	bne.n	8007de6 <UART_Start_Receive_IT+0x76>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	691b      	ldr	r3, [r3, #16]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d104      	bne.n	8007ddc <UART_Start_Receive_IT+0x6c>
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	22ff      	movs	r2, #255	@ 0xff
 8007dd6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007dda:	e01b      	b.n	8007e14 <UART_Start_Receive_IT+0xa4>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	227f      	movs	r2, #127	@ 0x7f
 8007de0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007de4:	e016      	b.n	8007e14 <UART_Start_Receive_IT+0xa4>
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007dee:	d10d      	bne.n	8007e0c <UART_Start_Receive_IT+0x9c>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d104      	bne.n	8007e02 <UART_Start_Receive_IT+0x92>
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	227f      	movs	r2, #127	@ 0x7f
 8007dfc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e00:	e008      	b.n	8007e14 <UART_Start_Receive_IT+0xa4>
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	223f      	movs	r2, #63	@ 0x3f
 8007e06:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8007e0a:	e003      	b.n	8007e14 <UART_Start_Receive_IT+0xa4>
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2222      	movs	r2, #34	@ 0x22
 8007e20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	3308      	adds	r3, #8
 8007e2a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e2e:	e853 3f00 	ldrex	r3, [r3]
 8007e32:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8007e34:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007e36:	f043 0301 	orr.w	r3, r3, #1
 8007e3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	3308      	adds	r3, #8
 8007e44:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007e48:	673a      	str	r2, [r7, #112]	@ 0x70
 8007e4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8007e4e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007e50:	e841 2300 	strex	r3, r2, [r1]
 8007e54:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8007e56:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d1e3      	bne.n	8007e24 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e64:	d14f      	bne.n	8007f06 <UART_Start_Receive_IT+0x196>
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007e6c:	88fa      	ldrh	r2, [r7, #6]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d349      	bcc.n	8007f06 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e7a:	d107      	bne.n	8007e8c <UART_Start_Receive_IT+0x11c>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d103      	bne.n	8007e8c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	4a47      	ldr	r2, [pc, #284]	@ (8007fa4 <UART_Start_Receive_IT+0x234>)
 8007e88:	675a      	str	r2, [r3, #116]	@ 0x74
 8007e8a:	e002      	b.n	8007e92 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	4a46      	ldr	r2, [pc, #280]	@ (8007fa8 <UART_Start_Receive_IT+0x238>)
 8007e90:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	691b      	ldr	r3, [r3, #16]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d01a      	beq.n	8007ed0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ea2:	e853 3f00 	ldrex	r3, [r3]
 8007ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007eae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007ebc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ebe:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007ec2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007ec4:	e841 2300 	strex	r3, r2, [r1]
 8007ec8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8007eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1e4      	bne.n	8007e9a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3308      	adds	r3, #8
 8007ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eda:	e853 3f00 	ldrex	r3, [r3]
 8007ede:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ee2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ee6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3308      	adds	r3, #8
 8007eee:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ef0:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007ef2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007ef6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ef8:	e841 2300 	strex	r3, r2, [r1]
 8007efc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007efe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1e5      	bne.n	8007ed0 <UART_Start_Receive_IT+0x160>
 8007f04:	e046      	b.n	8007f94 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	689b      	ldr	r3, [r3, #8]
 8007f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f0e:	d107      	bne.n	8007f20 <UART_Start_Receive_IT+0x1b0>
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	691b      	ldr	r3, [r3, #16]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d103      	bne.n	8007f20 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	4a24      	ldr	r2, [pc, #144]	@ (8007fac <UART_Start_Receive_IT+0x23c>)
 8007f1c:	675a      	str	r2, [r3, #116]	@ 0x74
 8007f1e:	e002      	b.n	8007f26 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	4a23      	ldr	r2, [pc, #140]	@ (8007fb0 <UART_Start_Receive_IT+0x240>)
 8007f24:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d019      	beq.n	8007f62 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	e853 3f00 	ldrex	r3, [r3]
 8007f3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007f42:	677b      	str	r3, [r7, #116]	@ 0x74
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f50:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007f52:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f54:	e841 2300 	strex	r3, r2, [r1]
 8007f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007f5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d1e6      	bne.n	8007f2e <UART_Start_Receive_IT+0x1be>
 8007f60:	e018      	b.n	8007f94 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	e853 3f00 	ldrex	r3, [r3]
 8007f6e:	613b      	str	r3, [r7, #16]
   return(result);
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	f043 0320 	orr.w	r3, r3, #32
 8007f76:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007f80:	623b      	str	r3, [r7, #32]
 8007f82:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f84:	69f9      	ldr	r1, [r7, #28]
 8007f86:	6a3a      	ldr	r2, [r7, #32]
 8007f88:	e841 2300 	strex	r3, r2, [r1]
 8007f8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8007f8e:	69bb      	ldr	r3, [r7, #24]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d1e6      	bne.n	8007f62 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8007f94:	2300      	movs	r3, #0
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	378c      	adds	r7, #140	@ 0x8c
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	0800881d 	.word	0x0800881d
 8007fa8:	080084bd 	.word	0x080084bd
 8007fac:	08008305 	.word	0x08008305
 8007fb0:	0800814d 	.word	0x0800814d

08007fb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b095      	sub	sp, #84	@ 0x54
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fcc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007fd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fda:	643b      	str	r3, [r7, #64]	@ 0x40
 8007fdc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007fe0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007fe2:	e841 2300 	strex	r3, r2, [r1]
 8007fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d1e6      	bne.n	8007fbc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	3308      	adds	r3, #8
 8007ff4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ff6:	6a3b      	ldr	r3, [r7, #32]
 8007ff8:	e853 3f00 	ldrex	r3, [r3]
 8007ffc:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008004:	f023 0301 	bic.w	r3, r3, #1
 8008008:	64bb      	str	r3, [r7, #72]	@ 0x48
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	3308      	adds	r3, #8
 8008010:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008012:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008014:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008016:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008018:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800801a:	e841 2300 	strex	r3, r2, [r1]
 800801e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008022:	2b00      	cmp	r3, #0
 8008024:	d1e3      	bne.n	8007fee <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800802a:	2b01      	cmp	r3, #1
 800802c:	d118      	bne.n	8008060 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	e853 3f00 	ldrex	r3, [r3]
 800803a:	60bb      	str	r3, [r7, #8]
   return(result);
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	f023 0310 	bic.w	r3, r3, #16
 8008042:	647b      	str	r3, [r7, #68]	@ 0x44
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	461a      	mov	r2, r3
 800804a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800804c:	61bb      	str	r3, [r7, #24]
 800804e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008050:	6979      	ldr	r1, [r7, #20]
 8008052:	69ba      	ldr	r2, [r7, #24]
 8008054:	e841 2300 	strex	r3, r2, [r1]
 8008058:	613b      	str	r3, [r7, #16]
   return(result);
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d1e6      	bne.n	800802e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2220      	movs	r2, #32
 8008064:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2200      	movs	r2, #0
 800806c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008074:	bf00      	nop
 8008076:	3754      	adds	r7, #84	@ 0x54
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	2200      	movs	r2, #0
 800809a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f7ff f98c 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080a4:	bf00      	nop
 80080a6:	3710      	adds	r7, #16
 80080a8:	46bd      	mov	sp, r7
 80080aa:	bd80      	pop	{r7, pc}

080080ac <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b8:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	2200      	movs	r2, #0
 80080be:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	220f      	movs	r2, #15
 80080c8:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	699a      	ldr	r2, [r3, #24]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f042 0208 	orr.w	r2, r2, #8
 80080d8:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	2220      	movs	r2, #32
 80080de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2200      	movs	r2, #0
 80080e6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80080e8:	68f8      	ldr	r0, [r7, #12]
 80080ea:	f7ff f971 	bl	80073d0 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080ee:	bf00      	nop
 80080f0:	3710      	adds	r7, #16
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}

080080f6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80080f6:	b580      	push	{r7, lr}
 80080f8:	b088      	sub	sp, #32
 80080fa:	af00      	add	r7, sp, #0
 80080fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	e853 3f00 	ldrex	r3, [r3]
 800810a:	60bb      	str	r3, [r7, #8]
   return(result);
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008112:	61fb      	str	r3, [r7, #28]
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	461a      	mov	r2, r3
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	61bb      	str	r3, [r7, #24]
 800811e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008120:	6979      	ldr	r1, [r7, #20]
 8008122:	69ba      	ldr	r2, [r7, #24]
 8008124:	e841 2300 	strex	r3, r2, [r1]
 8008128:	613b      	str	r3, [r7, #16]
   return(result);
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d1e6      	bne.n	80080fe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2220      	movs	r2, #32
 8008134:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f7ff f932 	bl	80073a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008144:	bf00      	nop
 8008146:	3720      	adds	r7, #32
 8008148:	46bd      	mov	sp, r7
 800814a:	bd80      	pop	{r7, pc}

0800814c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800814c:	b580      	push	{r7, lr}
 800814e:	b09c      	sub	sp, #112	@ 0x70
 8008150:	af00      	add	r7, sp, #0
 8008152:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800815a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008164:	2b22      	cmp	r3, #34	@ 0x22
 8008166:	f040 80be 	bne.w	80082e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008170:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008174:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008178:	b2d9      	uxtb	r1, r3
 800817a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800817e:	b2da      	uxtb	r2, r3
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008184:	400a      	ands	r2, r1
 8008186:	b2d2      	uxtb	r2, r2
 8008188:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800818e:	1c5a      	adds	r2, r3, #1
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800819a:	b29b      	uxth	r3, r3
 800819c:	3b01      	subs	r3, #1
 800819e:	b29a      	uxth	r2, r3
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80081ac:	b29b      	uxth	r3, r3
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f040 80a1 	bne.w	80082f6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081bc:	e853 3f00 	ldrex	r3, [r3]
 80081c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80081c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80081c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	461a      	mov	r2, r3
 80081d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80081d4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80081d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80081da:	e841 2300 	strex	r3, r2, [r1]
 80081de:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80081e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d1e6      	bne.n	80081b4 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3308      	adds	r3, #8
 80081ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081f0:	e853 3f00 	ldrex	r3, [r3]
 80081f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081f8:	f023 0301 	bic.w	r3, r3, #1
 80081fc:	667b      	str	r3, [r7, #100]	@ 0x64
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	3308      	adds	r3, #8
 8008204:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008206:	647a      	str	r2, [r7, #68]	@ 0x44
 8008208:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800820a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800820c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800820e:	e841 2300 	strex	r3, r2, [r1]
 8008212:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008214:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008216:	2b00      	cmp	r3, #0
 8008218:	d1e5      	bne.n	80081e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2220      	movs	r2, #32
 800821e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	4a33      	ldr	r2, [pc, #204]	@ (8008300 <UART_RxISR_8BIT+0x1b4>)
 8008234:	4293      	cmp	r3, r2
 8008236:	d01f      	beq.n	8008278 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	685b      	ldr	r3, [r3, #4]
 800823e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008242:	2b00      	cmp	r3, #0
 8008244:	d018      	beq.n	8008278 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800824e:	e853 3f00 	ldrex	r3, [r3]
 8008252:	623b      	str	r3, [r7, #32]
   return(result);
 8008254:	6a3b      	ldr	r3, [r7, #32]
 8008256:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800825a:	663b      	str	r3, [r7, #96]	@ 0x60
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	461a      	mov	r2, r3
 8008262:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008264:	633b      	str	r3, [r7, #48]	@ 0x30
 8008266:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008268:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800826a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800826c:	e841 2300 	strex	r3, r2, [r1]
 8008270:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008272:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e6      	bne.n	8008246 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800827c:	2b01      	cmp	r3, #1
 800827e:	d12e      	bne.n	80082de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2200      	movs	r2, #0
 8008284:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	e853 3f00 	ldrex	r3, [r3]
 8008292:	60fb      	str	r3, [r7, #12]
   return(result);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f023 0310 	bic.w	r3, r3, #16
 800829a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	461a      	mov	r2, r3
 80082a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082a4:	61fb      	str	r3, [r7, #28]
 80082a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082a8:	69b9      	ldr	r1, [r7, #24]
 80082aa:	69fa      	ldr	r2, [r7, #28]
 80082ac:	e841 2300 	strex	r3, r2, [r1]
 80082b0:	617b      	str	r3, [r7, #20]
   return(result);
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1e6      	bne.n	8008286 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	69db      	ldr	r3, [r3, #28]
 80082be:	f003 0310 	and.w	r3, r3, #16
 80082c2:	2b10      	cmp	r3, #16
 80082c4:	d103      	bne.n	80082ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	2210      	movs	r2, #16
 80082cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082d4:	4619      	mov	r1, r3
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f7ff f884 	bl	80073e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80082dc:	e00b      	b.n	80082f6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7f8 ff50 	bl	8001184 <HAL_UART_RxCpltCallback>
}
 80082e4:	e007      	b.n	80082f6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	699a      	ldr	r2, [r3, #24]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f042 0208 	orr.w	r2, r2, #8
 80082f4:	619a      	str	r2, [r3, #24]
}
 80082f6:	bf00      	nop
 80082f8:	3770      	adds	r7, #112	@ 0x70
 80082fa:	46bd      	mov	sp, r7
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	40008000 	.word	0x40008000

08008304 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b09c      	sub	sp, #112	@ 0x70
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008312:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800831c:	2b22      	cmp	r3, #34	@ 0x22
 800831e:	f040 80be 	bne.w	800849e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008328:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008330:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008332:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008336:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800833a:	4013      	ands	r3, r2
 800833c:	b29a      	uxth	r2, r3
 800833e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008340:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008346:	1c9a      	adds	r2, r3, #2
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008352:	b29b      	uxth	r3, r3
 8008354:	3b01      	subs	r3, #1
 8008356:	b29a      	uxth	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008364:	b29b      	uxth	r3, r3
 8008366:	2b00      	cmp	r3, #0
 8008368:	f040 80a1 	bne.w	80084ae <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800837a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800837c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008380:	667b      	str	r3, [r7, #100]	@ 0x64
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800838a:	657b      	str	r3, [r7, #84]	@ 0x54
 800838c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008390:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008398:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e6      	bne.n	800836c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	3308      	adds	r3, #8
 80083a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083a8:	e853 3f00 	ldrex	r3, [r3]
 80083ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80083ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083b0:	f023 0301 	bic.w	r3, r3, #1
 80083b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3308      	adds	r3, #8
 80083bc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80083be:	643a      	str	r2, [r7, #64]	@ 0x40
 80083c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80083c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80083c6:	e841 2300 	strex	r3, r2, [r1]
 80083ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80083cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1e5      	bne.n	800839e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2220      	movs	r2, #32
 80083d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	2200      	movs	r2, #0
 80083de:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a33      	ldr	r2, [pc, #204]	@ (80084b8 <UART_RxISR_16BIT+0x1b4>)
 80083ec:	4293      	cmp	r3, r2
 80083ee:	d01f      	beq.n	8008430 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	685b      	ldr	r3, [r3, #4]
 80083f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d018      	beq.n	8008430 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008404:	6a3b      	ldr	r3, [r7, #32]
 8008406:	e853 3f00 	ldrex	r3, [r3]
 800840a:	61fb      	str	r3, [r7, #28]
   return(result);
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008412:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	461a      	mov	r2, r3
 800841a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800841c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800841e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008420:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008422:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008424:	e841 2300 	strex	r3, r2, [r1]
 8008428:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800842a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e6      	bne.n	80083fe <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008434:	2b01      	cmp	r3, #1
 8008436:	d12e      	bne.n	8008496 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2200      	movs	r2, #0
 800843c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	e853 3f00 	ldrex	r3, [r3]
 800844a:	60bb      	str	r3, [r7, #8]
   return(result);
 800844c:	68bb      	ldr	r3, [r7, #8]
 800844e:	f023 0310 	bic.w	r3, r3, #16
 8008452:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	461a      	mov	r2, r3
 800845a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800845c:	61bb      	str	r3, [r7, #24]
 800845e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008460:	6979      	ldr	r1, [r7, #20]
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	e841 2300 	strex	r3, r2, [r1]
 8008468:	613b      	str	r3, [r7, #16]
   return(result);
 800846a:	693b      	ldr	r3, [r7, #16]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d1e6      	bne.n	800843e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	f003 0310 	and.w	r3, r3, #16
 800847a:	2b10      	cmp	r3, #16
 800847c:	d103      	bne.n	8008486 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2210      	movs	r2, #16
 8008484:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800848c:	4619      	mov	r1, r3
 800848e:	6878      	ldr	r0, [r7, #4]
 8008490:	f7fe ffa8 	bl	80073e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008494:	e00b      	b.n	80084ae <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f7f8 fe74 	bl	8001184 <HAL_UART_RxCpltCallback>
}
 800849c:	e007      	b.n	80084ae <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	699a      	ldr	r2, [r3, #24]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	f042 0208 	orr.w	r2, r2, #8
 80084ac:	619a      	str	r2, [r3, #24]
}
 80084ae:	bf00      	nop
 80084b0:	3770      	adds	r7, #112	@ 0x70
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}
 80084b6:	bf00      	nop
 80084b8:	40008000 	.word	0x40008000

080084bc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b0ac      	sub	sp, #176	@ 0xb0
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80084ca:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	69db      	ldr	r3, [r3, #28]
 80084d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80084f2:	2b22      	cmp	r3, #34	@ 0x22
 80084f4:	f040 8182 	bne.w	80087fc <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80084fe:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008502:	e125      	b.n	8008750 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800850e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8008512:	b2d9      	uxtb	r1, r3
 8008514:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8008518:	b2da      	uxtb	r2, r3
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800851e:	400a      	ands	r2, r1
 8008520:	b2d2      	uxtb	r2, r2
 8008522:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008528:	1c5a      	adds	r2, r3, #1
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008534:	b29b      	uxth	r3, r3
 8008536:	3b01      	subs	r3, #1
 8008538:	b29a      	uxth	r2, r3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	69db      	ldr	r3, [r3, #28]
 8008546:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800854a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800854e:	f003 0307 	and.w	r3, r3, #7
 8008552:	2b00      	cmp	r3, #0
 8008554:	d053      	beq.n	80085fe <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800855a:	f003 0301 	and.w	r3, r3, #1
 800855e:	2b00      	cmp	r3, #0
 8008560:	d011      	beq.n	8008586 <UART_RxISR_8BIT_FIFOEN+0xca>
 8008562:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800856a:	2b00      	cmp	r3, #0
 800856c:	d00b      	beq.n	8008586 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2201      	movs	r2, #1
 8008574:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800857c:	f043 0201 	orr.w	r2, r3, #1
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800858a:	f003 0302 	and.w	r3, r3, #2
 800858e:	2b00      	cmp	r3, #0
 8008590:	d011      	beq.n	80085b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8008592:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	2b00      	cmp	r3, #0
 800859c:	d00b      	beq.n	80085b6 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	2202      	movs	r2, #2
 80085a4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ac:	f043 0204 	orr.w	r2, r3, #4
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80085b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085ba:	f003 0304 	and.w	r3, r3, #4
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d011      	beq.n	80085e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 80085c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80085c6:	f003 0301 	and.w	r3, r3, #1
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d00b      	beq.n	80085e6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2204      	movs	r2, #4
 80085d4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085dc:	f043 0202 	orr.w	r2, r3, #2
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d006      	beq.n	80085fe <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085f0:	6878      	ldr	r0, [r7, #4]
 80085f2:	f7fe fee3 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008604:	b29b      	uxth	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	f040 80a2 	bne.w	8008750 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800861a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800861c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008620:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	461a      	mov	r2, r3
 800862a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800862e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008630:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008632:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8008634:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800863c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e4      	bne.n	800860c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3308      	adds	r3, #8
 8008648:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800864a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800864c:	e853 3f00 	ldrex	r3, [r3]
 8008650:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8008652:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008654:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008658:	f023 0301 	bic.w	r3, r3, #1
 800865c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	3308      	adds	r3, #8
 8008666:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800866a:	66ba      	str	r2, [r7, #104]	@ 0x68
 800866c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8008670:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008672:	e841 2300 	strex	r3, r2, [r1]
 8008676:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008678:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800867a:	2b00      	cmp	r3, #0
 800867c:	d1e1      	bne.n	8008642 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2220      	movs	r2, #32
 8008682:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	2200      	movs	r2, #0
 8008690:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	4a5f      	ldr	r2, [pc, #380]	@ (8008814 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8008698:	4293      	cmp	r3, r2
 800869a:	d021      	beq.n	80086e0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d01a      	beq.n	80086e0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086b2:	e853 3f00 	ldrex	r3, [r3]
 80086b6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80086b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086ba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80086be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	461a      	mov	r2, r3
 80086c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80086cc:	657b      	str	r3, [r7, #84]	@ 0x54
 80086ce:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80086d2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086d4:	e841 2300 	strex	r3, r2, [r1]
 80086d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80086da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1e4      	bne.n	80086aa <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d130      	bne.n	800874a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086f6:	e853 3f00 	ldrex	r3, [r3]
 80086fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	f023 0310 	bic.w	r3, r3, #16
 8008702:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	461a      	mov	r2, r3
 800870c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008710:	643b      	str	r3, [r7, #64]	@ 0x40
 8008712:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008716:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008718:	e841 2300 	strex	r3, r2, [r1]
 800871c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800871e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1e4      	bne.n	80086ee <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	69db      	ldr	r3, [r3, #28]
 800872a:	f003 0310 	and.w	r3, r3, #16
 800872e:	2b10      	cmp	r3, #16
 8008730:	d103      	bne.n	800873a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	2210      	movs	r2, #16
 8008738:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008740:	4619      	mov	r1, r3
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7fe fe4e 	bl	80073e4 <HAL_UARTEx_RxEventCallback>
 8008748:	e002      	b.n	8008750 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f7f8 fd1a 	bl	8001184 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008750:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8008754:	2b00      	cmp	r3, #0
 8008756:	d006      	beq.n	8008766 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8008758:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800875c:	f003 0320 	and.w	r3, r3, #32
 8008760:	2b00      	cmp	r3, #0
 8008762:	f47f aecf 	bne.w	8008504 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800876c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008770:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008774:	2b00      	cmp	r3, #0
 8008776:	d049      	beq.n	800880c <UART_RxISR_8BIT_FIFOEN+0x350>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800877e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8008782:	429a      	cmp	r2, r3
 8008784:	d242      	bcs.n	800880c <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	3308      	adds	r3, #8
 800878c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800878e:	6a3b      	ldr	r3, [r7, #32]
 8008790:	e853 3f00 	ldrex	r3, [r3]
 8008794:	61fb      	str	r3, [r7, #28]
   return(result);
 8008796:	69fb      	ldr	r3, [r7, #28]
 8008798:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800879c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3308      	adds	r3, #8
 80087a6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80087aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087b2:	e841 2300 	strex	r3, r2, [r1]
 80087b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1e3      	bne.n	8008786 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a15      	ldr	r2, [pc, #84]	@ (8008818 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80087c2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	60bb      	str	r3, [r7, #8]
   return(result);
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	f043 0320 	orr.w	r3, r3, #32
 80087d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	461a      	mov	r2, r3
 80087e2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80087e6:	61bb      	str	r3, [r7, #24]
 80087e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ea:	6979      	ldr	r1, [r7, #20]
 80087ec:	69ba      	ldr	r2, [r7, #24]
 80087ee:	e841 2300 	strex	r3, r2, [r1]
 80087f2:	613b      	str	r3, [r7, #16]
   return(result);
 80087f4:	693b      	ldr	r3, [r7, #16]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1e4      	bne.n	80087c4 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80087fa:	e007      	b.n	800880c <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	699a      	ldr	r2, [r3, #24]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f042 0208 	orr.w	r2, r2, #8
 800880a:	619a      	str	r2, [r3, #24]
}
 800880c:	bf00      	nop
 800880e:	37b0      	adds	r7, #176	@ 0xb0
 8008810:	46bd      	mov	sp, r7
 8008812:	bd80      	pop	{r7, pc}
 8008814:	40008000 	.word	0x40008000
 8008818:	0800814d 	.word	0x0800814d

0800881c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b0ae      	sub	sp, #184	@ 0xb8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800882a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	69db      	ldr	r3, [r3, #28]
 8008834:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008852:	2b22      	cmp	r3, #34	@ 0x22
 8008854:	f040 8186 	bne.w	8008b64 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800885e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008862:	e129      	b.n	8008ab8 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800886a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008872:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8008876:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800887a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800887e:	4013      	ands	r3, r2
 8008880:	b29a      	uxth	r2, r3
 8008882:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008886:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800888c:	1c9a      	adds	r2, r3, #2
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008898:	b29b      	uxth	r3, r3
 800889a:	3b01      	subs	r3, #1
 800889c:	b29a      	uxth	r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	69db      	ldr	r3, [r3, #28]
 80088aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088b2:	f003 0307 	and.w	r3, r3, #7
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d053      	beq.n	8008962 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088be:	f003 0301 	and.w	r3, r3, #1
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d011      	beq.n	80088ea <UART_RxISR_16BIT_FIFOEN+0xce>
 80088c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80088ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00b      	beq.n	80088ea <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2201      	movs	r2, #1
 80088d8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088e0:	f043 0201 	orr.w	r2, r3, #1
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088ea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80088ee:	f003 0302 	and.w	r3, r3, #2
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d011      	beq.n	800891a <UART_RxISR_16BIT_FIFOEN+0xfe>
 80088f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80088fa:	f003 0301 	and.w	r3, r3, #1
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d00b      	beq.n	800891a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	2202      	movs	r2, #2
 8008908:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008910:	f043 0204 	orr.w	r2, r3, #4
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800891a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800891e:	f003 0304 	and.w	r3, r3, #4
 8008922:	2b00      	cmp	r3, #0
 8008924:	d011      	beq.n	800894a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8008926:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	2b00      	cmp	r3, #0
 8008930:	d00b      	beq.n	800894a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	2204      	movs	r2, #4
 8008938:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008940:	f043 0202 	orr.w	r2, r3, #2
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008950:	2b00      	cmp	r3, #0
 8008952:	d006      	beq.n	8008962 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f7fe fd31 	bl	80073bc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008968:	b29b      	uxth	r3, r3
 800896a:	2b00      	cmp	r3, #0
 800896c:	f040 80a4 	bne.w	8008ab8 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008976:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008978:	e853 3f00 	ldrex	r3, [r3]
 800897c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800897e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008980:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008984:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	461a      	mov	r2, r3
 800898e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008992:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008996:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008998:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800899a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800899e:	e841 2300 	strex	r3, r2, [r1]
 80089a2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80089a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d1e2      	bne.n	8008970 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	3308      	adds	r3, #8
 80089b0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089b4:	e853 3f00 	ldrex	r3, [r3]
 80089b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089bc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80089c0:	f023 0301 	bic.w	r3, r3, #1
 80089c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	3308      	adds	r3, #8
 80089ce:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80089d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089da:	e841 2300 	strex	r3, r2, [r1]
 80089de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d1e1      	bne.n	80089aa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2220      	movs	r2, #32
 80089ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2200      	movs	r2, #0
 80089f2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	2200      	movs	r2, #0
 80089f8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a5f      	ldr	r2, [pc, #380]	@ (8008b7c <UART_RxISR_16BIT_FIFOEN+0x360>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d021      	beq.n	8008a48 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d01a      	beq.n	8008a48 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a1a:	e853 3f00 	ldrex	r3, [r3]
 8008a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008a20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008a26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	461a      	mov	r2, r3
 8008a30:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008a34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008a36:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a3c:	e841 2300 	strex	r3, r2, [r1]
 8008a40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d1e4      	bne.n	8008a12 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d130      	bne.n	8008ab2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2200      	movs	r2, #0
 8008a54:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5e:	e853 3f00 	ldrex	r3, [r3]
 8008a62:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a66:	f023 0310 	bic.w	r3, r3, #16
 8008a6a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a78:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a80:	e841 2300 	strex	r3, r2, [r1]
 8008a84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d1e4      	bne.n	8008a56 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	f003 0310 	and.w	r3, r3, #16
 8008a96:	2b10      	cmp	r3, #16
 8008a98:	d103      	bne.n	8008aa2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2210      	movs	r2, #16
 8008aa0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008aa8:	4619      	mov	r1, r3
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f7fe fc9a 	bl	80073e4 <HAL_UARTEx_RxEventCallback>
 8008ab0:	e002      	b.n	8008ab8 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008ab2:	6878      	ldr	r0, [r7, #4]
 8008ab4:	f7f8 fb66 	bl	8001184 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008ab8:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d006      	beq.n	8008ace <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8008ac0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008ac4:	f003 0320 	and.w	r3, r3, #32
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	f47f aecb 	bne.w	8008864 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008ad4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008ad8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d049      	beq.n	8008b74 <UART_RxISR_16BIT_FIFOEN+0x358>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008ae6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d242      	bcs.n	8008b74 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	3308      	adds	r3, #8
 8008af4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008af8:	e853 3f00 	ldrex	r3, [r3]
 8008afc:	623b      	str	r3, [r7, #32]
   return(result);
 8008afe:	6a3b      	ldr	r3, [r7, #32]
 8008b00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008b04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	3308      	adds	r3, #8
 8008b0e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8008b12:	633a      	str	r2, [r7, #48]	@ 0x30
 8008b14:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008b1a:	e841 2300 	strex	r3, r2, [r1]
 8008b1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1e3      	bne.n	8008aee <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	4a15      	ldr	r2, [pc, #84]	@ (8008b80 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8008b2a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	e853 3f00 	ldrex	r3, [r3]
 8008b38:	60fb      	str	r3, [r7, #12]
   return(result);
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f043 0320 	orr.w	r3, r3, #32
 8008b40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	461a      	mov	r2, r3
 8008b4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008b4e:	61fb      	str	r3, [r7, #28]
 8008b50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b52:	69b9      	ldr	r1, [r7, #24]
 8008b54:	69fa      	ldr	r2, [r7, #28]
 8008b56:	e841 2300 	strex	r3, r2, [r1]
 8008b5a:	617b      	str	r3, [r7, #20]
   return(result);
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d1e4      	bne.n	8008b2c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b62:	e007      	b.n	8008b74 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	699a      	ldr	r2, [r3, #24]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f042 0208 	orr.w	r2, r2, #8
 8008b72:	619a      	str	r2, [r3, #24]
}
 8008b74:	bf00      	nop
 8008b76:	37b8      	adds	r7, #184	@ 0xb8
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}
 8008b7c:	40008000 	.word	0x40008000
 8008b80:	08008305 	.word	0x08008305

08008b84 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b8c:	bf00      	nop
 8008b8e:	370c      	adds	r7, #12
 8008b90:	46bd      	mov	sp, r7
 8008b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b96:	4770      	bx	lr

08008b98 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008ba0:	bf00      	nop
 8008ba2:	370c      	adds	r7, #12
 8008ba4:	46bd      	mov	sp, r7
 8008ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008baa:	4770      	bx	lr

08008bac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008bac:	b480      	push	{r7}
 8008bae:	b083      	sub	sp, #12
 8008bb0:	af00      	add	r7, sp, #0
 8008bb2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008bb4:	bf00      	nop
 8008bb6:	370c      	adds	r7, #12
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b085      	sub	sp, #20
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008bce:	2b01      	cmp	r3, #1
 8008bd0:	d101      	bne.n	8008bd6 <HAL_UARTEx_DisableFifoMode+0x16>
 8008bd2:	2302      	movs	r3, #2
 8008bd4:	e027      	b.n	8008c26 <HAL_UARTEx_DisableFifoMode+0x66>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2201      	movs	r2, #1
 8008bda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2224      	movs	r2, #36	@ 0x24
 8008be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	681a      	ldr	r2, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f022 0201 	bic.w	r2, r2, #1
 8008bfc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008c04:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	68fa      	ldr	r2, [r7, #12]
 8008c12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2220      	movs	r2, #32
 8008c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2200      	movs	r2, #0
 8008c20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c24:	2300      	movs	r3, #0
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c30:	4770      	bx	lr

08008c32 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b084      	sub	sp, #16
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
 8008c3a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c42:	2b01      	cmp	r3, #1
 8008c44:	d101      	bne.n	8008c4a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008c46:	2302      	movs	r3, #2
 8008c48:	e02d      	b.n	8008ca6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	2224      	movs	r2, #36	@ 0x24
 8008c56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	681a      	ldr	r2, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f022 0201 	bic.w	r2, r2, #1
 8008c70:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	683a      	ldr	r2, [r7, #0]
 8008c82:	430a      	orrs	r2, r1
 8008c84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c86:	6878      	ldr	r0, [r7, #4]
 8008c88:	f000 f850 	bl	8008d2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2220      	movs	r2, #32
 8008c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008ca4:	2300      	movs	r3, #0
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3710      	adds	r7, #16
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
 8008cb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d101      	bne.n	8008cc6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008cc2:	2302      	movs	r3, #2
 8008cc4:	e02d      	b.n	8008d22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2224      	movs	r2, #36	@ 0x24
 8008cd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 0201 	bic.w	r2, r2, #1
 8008cec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	683a      	ldr	r2, [r7, #0]
 8008cfe:	430a      	orrs	r2, r1
 8008d00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f000 f812 	bl	8008d2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2220      	movs	r2, #32
 8008d14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3710      	adds	r7, #16
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
	...

08008d2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d108      	bne.n	8008d4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	2201      	movs	r2, #1
 8008d40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	2201      	movs	r2, #1
 8008d48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008d4c:	e031      	b.n	8008db2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008d4e:	2308      	movs	r3, #8
 8008d50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008d52:	2308      	movs	r3, #8
 8008d54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	0e5b      	lsrs	r3, r3, #25
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	f003 0307 	and.w	r3, r3, #7
 8008d64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	689b      	ldr	r3, [r3, #8]
 8008d6c:	0f5b      	lsrs	r3, r3, #29
 8008d6e:	b2db      	uxtb	r3, r3
 8008d70:	f003 0307 	and.w	r3, r3, #7
 8008d74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d76:	7bbb      	ldrb	r3, [r7, #14]
 8008d78:	7b3a      	ldrb	r2, [r7, #12]
 8008d7a:	4911      	ldr	r1, [pc, #68]	@ (8008dc0 <UARTEx_SetNbDataToProcess+0x94>)
 8008d7c:	5c8a      	ldrb	r2, [r1, r2]
 8008d7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008d82:	7b3a      	ldrb	r2, [r7, #12]
 8008d84:	490f      	ldr	r1, [pc, #60]	@ (8008dc4 <UARTEx_SetNbDataToProcess+0x98>)
 8008d86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d88:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d8c:	b29a      	uxth	r2, r3
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d94:	7bfb      	ldrb	r3, [r7, #15]
 8008d96:	7b7a      	ldrb	r2, [r7, #13]
 8008d98:	4909      	ldr	r1, [pc, #36]	@ (8008dc0 <UARTEx_SetNbDataToProcess+0x94>)
 8008d9a:	5c8a      	ldrb	r2, [r1, r2]
 8008d9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008da0:	7b7a      	ldrb	r2, [r7, #13]
 8008da2:	4908      	ldr	r1, [pc, #32]	@ (8008dc4 <UARTEx_SetNbDataToProcess+0x98>)
 8008da4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008da6:	fb93 f3f2 	sdiv	r3, r3, r2
 8008daa:	b29a      	uxth	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008db2:	bf00      	nop
 8008db4:	3714      	adds	r7, #20
 8008db6:	46bd      	mov	sp, r7
 8008db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dbc:	4770      	bx	lr
 8008dbe:	bf00      	nop
 8008dc0:	0800df64 	.word	0x0800df64
 8008dc4:	0800df6c 	.word	0x0800df6c

08008dc8 <__cvt>:
 8008dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008dcc:	ec57 6b10 	vmov	r6, r7, d0
 8008dd0:	2f00      	cmp	r7, #0
 8008dd2:	460c      	mov	r4, r1
 8008dd4:	4619      	mov	r1, r3
 8008dd6:	463b      	mov	r3, r7
 8008dd8:	bfb4      	ite	lt
 8008dda:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008dde:	2300      	movge	r3, #0
 8008de0:	4691      	mov	r9, r2
 8008de2:	bfbf      	itttt	lt
 8008de4:	4632      	movlt	r2, r6
 8008de6:	461f      	movlt	r7, r3
 8008de8:	232d      	movlt	r3, #45	@ 0x2d
 8008dea:	4616      	movlt	r6, r2
 8008dec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008df0:	700b      	strb	r3, [r1, #0]
 8008df2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008df4:	f023 0820 	bic.w	r8, r3, #32
 8008df8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008dfc:	d005      	beq.n	8008e0a <__cvt+0x42>
 8008dfe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008e02:	d100      	bne.n	8008e06 <__cvt+0x3e>
 8008e04:	3401      	adds	r4, #1
 8008e06:	2102      	movs	r1, #2
 8008e08:	e000      	b.n	8008e0c <__cvt+0x44>
 8008e0a:	2103      	movs	r1, #3
 8008e0c:	ab03      	add	r3, sp, #12
 8008e0e:	4622      	mov	r2, r4
 8008e10:	9301      	str	r3, [sp, #4]
 8008e12:	ab02      	add	r3, sp, #8
 8008e14:	ec47 6b10 	vmov	d0, r6, r7
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	4653      	mov	r3, sl
 8008e1c:	f001 f924 	bl	800a068 <_dtoa_r>
 8008e20:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008e24:	4605      	mov	r5, r0
 8008e26:	d119      	bne.n	8008e5c <__cvt+0x94>
 8008e28:	f019 0f01 	tst.w	r9, #1
 8008e2c:	d00e      	beq.n	8008e4c <__cvt+0x84>
 8008e2e:	eb00 0904 	add.w	r9, r0, r4
 8008e32:	2200      	movs	r2, #0
 8008e34:	2300      	movs	r3, #0
 8008e36:	4630      	mov	r0, r6
 8008e38:	4639      	mov	r1, r7
 8008e3a:	f7f7 fe29 	bl	8000a90 <__aeabi_dcmpeq>
 8008e3e:	b108      	cbz	r0, 8008e44 <__cvt+0x7c>
 8008e40:	f8cd 900c 	str.w	r9, [sp, #12]
 8008e44:	2230      	movs	r2, #48	@ 0x30
 8008e46:	9b03      	ldr	r3, [sp, #12]
 8008e48:	454b      	cmp	r3, r9
 8008e4a:	d31e      	bcc.n	8008e8a <__cvt+0xc2>
 8008e4c:	9b03      	ldr	r3, [sp, #12]
 8008e4e:	4628      	mov	r0, r5
 8008e50:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008e52:	1b5b      	subs	r3, r3, r5
 8008e54:	6013      	str	r3, [r2, #0]
 8008e56:	b004      	add	sp, #16
 8008e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008e60:	eb00 0904 	add.w	r9, r0, r4
 8008e64:	d1e5      	bne.n	8008e32 <__cvt+0x6a>
 8008e66:	7803      	ldrb	r3, [r0, #0]
 8008e68:	2b30      	cmp	r3, #48	@ 0x30
 8008e6a:	d10a      	bne.n	8008e82 <__cvt+0xba>
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	2300      	movs	r3, #0
 8008e70:	4630      	mov	r0, r6
 8008e72:	4639      	mov	r1, r7
 8008e74:	f7f7 fe0c 	bl	8000a90 <__aeabi_dcmpeq>
 8008e78:	b918      	cbnz	r0, 8008e82 <__cvt+0xba>
 8008e7a:	f1c4 0401 	rsb	r4, r4, #1
 8008e7e:	f8ca 4000 	str.w	r4, [sl]
 8008e82:	f8da 3000 	ldr.w	r3, [sl]
 8008e86:	4499      	add	r9, r3
 8008e88:	e7d3      	b.n	8008e32 <__cvt+0x6a>
 8008e8a:	1c59      	adds	r1, r3, #1
 8008e8c:	9103      	str	r1, [sp, #12]
 8008e8e:	701a      	strb	r2, [r3, #0]
 8008e90:	e7d9      	b.n	8008e46 <__cvt+0x7e>

08008e92 <__exponent>:
 8008e92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e94:	2900      	cmp	r1, #0
 8008e96:	7002      	strb	r2, [r0, #0]
 8008e98:	bfba      	itte	lt
 8008e9a:	4249      	neglt	r1, r1
 8008e9c:	232d      	movlt	r3, #45	@ 0x2d
 8008e9e:	232b      	movge	r3, #43	@ 0x2b
 8008ea0:	2909      	cmp	r1, #9
 8008ea2:	7043      	strb	r3, [r0, #1]
 8008ea4:	dd28      	ble.n	8008ef8 <__exponent+0x66>
 8008ea6:	f10d 0307 	add.w	r3, sp, #7
 8008eaa:	270a      	movs	r7, #10
 8008eac:	461d      	mov	r5, r3
 8008eae:	461a      	mov	r2, r3
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	fbb1 f6f7 	udiv	r6, r1, r7
 8008eb6:	fb07 1416 	mls	r4, r7, r6, r1
 8008eba:	3430      	adds	r4, #48	@ 0x30
 8008ebc:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	4631      	mov	r1, r6
 8008ec4:	2c63      	cmp	r4, #99	@ 0x63
 8008ec6:	dcf2      	bgt.n	8008eae <__exponent+0x1c>
 8008ec8:	3130      	adds	r1, #48	@ 0x30
 8008eca:	1e94      	subs	r4, r2, #2
 8008ecc:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ed0:	1c41      	adds	r1, r0, #1
 8008ed2:	4623      	mov	r3, r4
 8008ed4:	42ab      	cmp	r3, r5
 8008ed6:	d30a      	bcc.n	8008eee <__exponent+0x5c>
 8008ed8:	f10d 0309 	add.w	r3, sp, #9
 8008edc:	1a9b      	subs	r3, r3, r2
 8008ede:	42ac      	cmp	r4, r5
 8008ee0:	bf88      	it	hi
 8008ee2:	2300      	movhi	r3, #0
 8008ee4:	3302      	adds	r3, #2
 8008ee6:	4403      	add	r3, r0
 8008ee8:	1a18      	subs	r0, r3, r0
 8008eea:	b003      	add	sp, #12
 8008eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008eee:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008ef2:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008ef6:	e7ed      	b.n	8008ed4 <__exponent+0x42>
 8008ef8:	2330      	movs	r3, #48	@ 0x30
 8008efa:	3130      	adds	r1, #48	@ 0x30
 8008efc:	7083      	strb	r3, [r0, #2]
 8008efe:	1d03      	adds	r3, r0, #4
 8008f00:	70c1      	strb	r1, [r0, #3]
 8008f02:	e7f1      	b.n	8008ee8 <__exponent+0x56>

08008f04 <_printf_float>:
 8008f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f08:	b08d      	sub	sp, #52	@ 0x34
 8008f0a:	460c      	mov	r4, r1
 8008f0c:	4616      	mov	r6, r2
 8008f0e:	461f      	mov	r7, r3
 8008f10:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008f14:	4605      	mov	r5, r0
 8008f16:	f000 ff8b 	bl	8009e30 <_localeconv_r>
 8008f1a:	6803      	ldr	r3, [r0, #0]
 8008f1c:	4618      	mov	r0, r3
 8008f1e:	9304      	str	r3, [sp, #16]
 8008f20:	f7f7 f98a 	bl	8000238 <strlen>
 8008f24:	2300      	movs	r3, #0
 8008f26:	9005      	str	r0, [sp, #20]
 8008f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8008f2a:	f8d8 3000 	ldr.w	r3, [r8]
 8008f2e:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008f32:	3307      	adds	r3, #7
 8008f34:	f8d4 b000 	ldr.w	fp, [r4]
 8008f38:	f023 0307 	bic.w	r3, r3, #7
 8008f3c:	f103 0208 	add.w	r2, r3, #8
 8008f40:	f8c8 2000 	str.w	r2, [r8]
 8008f44:	f04f 32ff 	mov.w	r2, #4294967295
 8008f48:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f4c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008f50:	f8cd 8018 	str.w	r8, [sp, #24]
 8008f54:	9307      	str	r3, [sp, #28]
 8008f56:	4b9d      	ldr	r3, [pc, #628]	@ (80091cc <_printf_float+0x2c8>)
 8008f58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f5c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008f60:	f7f7 fdc8 	bl	8000af4 <__aeabi_dcmpun>
 8008f64:	bb70      	cbnz	r0, 8008fc4 <_printf_float+0xc0>
 8008f66:	f04f 32ff 	mov.w	r2, #4294967295
 8008f6a:	4b98      	ldr	r3, [pc, #608]	@ (80091cc <_printf_float+0x2c8>)
 8008f6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008f70:	f7f7 fda2 	bl	8000ab8 <__aeabi_dcmple>
 8008f74:	bb30      	cbnz	r0, 8008fc4 <_printf_float+0xc0>
 8008f76:	2200      	movs	r2, #0
 8008f78:	2300      	movs	r3, #0
 8008f7a:	4640      	mov	r0, r8
 8008f7c:	4649      	mov	r1, r9
 8008f7e:	f7f7 fd91 	bl	8000aa4 <__aeabi_dcmplt>
 8008f82:	b110      	cbz	r0, 8008f8a <_printf_float+0x86>
 8008f84:	232d      	movs	r3, #45	@ 0x2d
 8008f86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f8a:	4a91      	ldr	r2, [pc, #580]	@ (80091d0 <_printf_float+0x2cc>)
 8008f8c:	4b91      	ldr	r3, [pc, #580]	@ (80091d4 <_printf_float+0x2d0>)
 8008f8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008f92:	bf8c      	ite	hi
 8008f94:	4690      	movhi	r8, r2
 8008f96:	4698      	movls	r8, r3
 8008f98:	2303      	movs	r3, #3
 8008f9a:	f04f 0900 	mov.w	r9, #0
 8008f9e:	6123      	str	r3, [r4, #16]
 8008fa0:	f02b 0304 	bic.w	r3, fp, #4
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	4633      	mov	r3, r6
 8008fa8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008faa:	4621      	mov	r1, r4
 8008fac:	4628      	mov	r0, r5
 8008fae:	9700      	str	r7, [sp, #0]
 8008fb0:	f000 f9d2 	bl	8009358 <_printf_common>
 8008fb4:	3001      	adds	r0, #1
 8008fb6:	f040 808d 	bne.w	80090d4 <_printf_float+0x1d0>
 8008fba:	f04f 30ff 	mov.w	r0, #4294967295
 8008fbe:	b00d      	add	sp, #52	@ 0x34
 8008fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fc4:	4642      	mov	r2, r8
 8008fc6:	464b      	mov	r3, r9
 8008fc8:	4640      	mov	r0, r8
 8008fca:	4649      	mov	r1, r9
 8008fcc:	f7f7 fd92 	bl	8000af4 <__aeabi_dcmpun>
 8008fd0:	b140      	cbz	r0, 8008fe4 <_printf_float+0xe0>
 8008fd2:	464b      	mov	r3, r9
 8008fd4:	4a80      	ldr	r2, [pc, #512]	@ (80091d8 <_printf_float+0x2d4>)
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	bfbc      	itt	lt
 8008fda:	232d      	movlt	r3, #45	@ 0x2d
 8008fdc:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008fe0:	4b7e      	ldr	r3, [pc, #504]	@ (80091dc <_printf_float+0x2d8>)
 8008fe2:	e7d4      	b.n	8008f8e <_printf_float+0x8a>
 8008fe4:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008fe8:	6863      	ldr	r3, [r4, #4]
 8008fea:	9206      	str	r2, [sp, #24]
 8008fec:	1c5a      	adds	r2, r3, #1
 8008fee:	d13b      	bne.n	8009068 <_printf_float+0x164>
 8008ff0:	2306      	movs	r3, #6
 8008ff2:	6063      	str	r3, [r4, #4]
 8008ff4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	4628      	mov	r0, r5
 8008ffc:	6022      	str	r2, [r4, #0]
 8008ffe:	9303      	str	r3, [sp, #12]
 8009000:	ab0a      	add	r3, sp, #40	@ 0x28
 8009002:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009006:	ab09      	add	r3, sp, #36	@ 0x24
 8009008:	ec49 8b10 	vmov	d0, r8, r9
 800900c:	9300      	str	r3, [sp, #0]
 800900e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009012:	6861      	ldr	r1, [r4, #4]
 8009014:	f7ff fed8 	bl	8008dc8 <__cvt>
 8009018:	9b06      	ldr	r3, [sp, #24]
 800901a:	4680      	mov	r8, r0
 800901c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800901e:	2b47      	cmp	r3, #71	@ 0x47
 8009020:	d129      	bne.n	8009076 <_printf_float+0x172>
 8009022:	1cc8      	adds	r0, r1, #3
 8009024:	db02      	blt.n	800902c <_printf_float+0x128>
 8009026:	6863      	ldr	r3, [r4, #4]
 8009028:	4299      	cmp	r1, r3
 800902a:	dd41      	ble.n	80090b0 <_printf_float+0x1ac>
 800902c:	f1aa 0a02 	sub.w	sl, sl, #2
 8009030:	fa5f fa8a 	uxtb.w	sl, sl
 8009034:	3901      	subs	r1, #1
 8009036:	4652      	mov	r2, sl
 8009038:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800903c:	9109      	str	r1, [sp, #36]	@ 0x24
 800903e:	f7ff ff28 	bl	8008e92 <__exponent>
 8009042:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009044:	4681      	mov	r9, r0
 8009046:	1813      	adds	r3, r2, r0
 8009048:	2a01      	cmp	r2, #1
 800904a:	6123      	str	r3, [r4, #16]
 800904c:	dc02      	bgt.n	8009054 <_printf_float+0x150>
 800904e:	6822      	ldr	r2, [r4, #0]
 8009050:	07d2      	lsls	r2, r2, #31
 8009052:	d501      	bpl.n	8009058 <_printf_float+0x154>
 8009054:	3301      	adds	r3, #1
 8009056:	6123      	str	r3, [r4, #16]
 8009058:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800905c:	2b00      	cmp	r3, #0
 800905e:	d0a2      	beq.n	8008fa6 <_printf_float+0xa2>
 8009060:	232d      	movs	r3, #45	@ 0x2d
 8009062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009066:	e79e      	b.n	8008fa6 <_printf_float+0xa2>
 8009068:	9a06      	ldr	r2, [sp, #24]
 800906a:	2a47      	cmp	r2, #71	@ 0x47
 800906c:	d1c2      	bne.n	8008ff4 <_printf_float+0xf0>
 800906e:	2b00      	cmp	r3, #0
 8009070:	d1c0      	bne.n	8008ff4 <_printf_float+0xf0>
 8009072:	2301      	movs	r3, #1
 8009074:	e7bd      	b.n	8008ff2 <_printf_float+0xee>
 8009076:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800907a:	d9db      	bls.n	8009034 <_printf_float+0x130>
 800907c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009080:	d118      	bne.n	80090b4 <_printf_float+0x1b0>
 8009082:	2900      	cmp	r1, #0
 8009084:	6863      	ldr	r3, [r4, #4]
 8009086:	dd0b      	ble.n	80090a0 <_printf_float+0x19c>
 8009088:	6121      	str	r1, [r4, #16]
 800908a:	b913      	cbnz	r3, 8009092 <_printf_float+0x18e>
 800908c:	6822      	ldr	r2, [r4, #0]
 800908e:	07d0      	lsls	r0, r2, #31
 8009090:	d502      	bpl.n	8009098 <_printf_float+0x194>
 8009092:	3301      	adds	r3, #1
 8009094:	440b      	add	r3, r1
 8009096:	6123      	str	r3, [r4, #16]
 8009098:	f04f 0900 	mov.w	r9, #0
 800909c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800909e:	e7db      	b.n	8009058 <_printf_float+0x154>
 80090a0:	b913      	cbnz	r3, 80090a8 <_printf_float+0x1a4>
 80090a2:	6822      	ldr	r2, [r4, #0]
 80090a4:	07d2      	lsls	r2, r2, #31
 80090a6:	d501      	bpl.n	80090ac <_printf_float+0x1a8>
 80090a8:	3302      	adds	r3, #2
 80090aa:	e7f4      	b.n	8009096 <_printf_float+0x192>
 80090ac:	2301      	movs	r3, #1
 80090ae:	e7f2      	b.n	8009096 <_printf_float+0x192>
 80090b0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80090b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80090b6:	4299      	cmp	r1, r3
 80090b8:	db05      	blt.n	80090c6 <_printf_float+0x1c2>
 80090ba:	6823      	ldr	r3, [r4, #0]
 80090bc:	6121      	str	r1, [r4, #16]
 80090be:	07d8      	lsls	r0, r3, #31
 80090c0:	d5ea      	bpl.n	8009098 <_printf_float+0x194>
 80090c2:	1c4b      	adds	r3, r1, #1
 80090c4:	e7e7      	b.n	8009096 <_printf_float+0x192>
 80090c6:	2900      	cmp	r1, #0
 80090c8:	bfd4      	ite	le
 80090ca:	f1c1 0202 	rsble	r2, r1, #2
 80090ce:	2201      	movgt	r2, #1
 80090d0:	4413      	add	r3, r2
 80090d2:	e7e0      	b.n	8009096 <_printf_float+0x192>
 80090d4:	6823      	ldr	r3, [r4, #0]
 80090d6:	055a      	lsls	r2, r3, #21
 80090d8:	d407      	bmi.n	80090ea <_printf_float+0x1e6>
 80090da:	6923      	ldr	r3, [r4, #16]
 80090dc:	4642      	mov	r2, r8
 80090de:	4631      	mov	r1, r6
 80090e0:	4628      	mov	r0, r5
 80090e2:	47b8      	blx	r7
 80090e4:	3001      	adds	r0, #1
 80090e6:	d12b      	bne.n	8009140 <_printf_float+0x23c>
 80090e8:	e767      	b.n	8008fba <_printf_float+0xb6>
 80090ea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80090ee:	f240 80dd 	bls.w	80092ac <_printf_float+0x3a8>
 80090f2:	2200      	movs	r2, #0
 80090f4:	2300      	movs	r3, #0
 80090f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80090fa:	f7f7 fcc9 	bl	8000a90 <__aeabi_dcmpeq>
 80090fe:	2800      	cmp	r0, #0
 8009100:	d033      	beq.n	800916a <_printf_float+0x266>
 8009102:	2301      	movs	r3, #1
 8009104:	4a36      	ldr	r2, [pc, #216]	@ (80091e0 <_printf_float+0x2dc>)
 8009106:	4631      	mov	r1, r6
 8009108:	4628      	mov	r0, r5
 800910a:	47b8      	blx	r7
 800910c:	3001      	adds	r0, #1
 800910e:	f43f af54 	beq.w	8008fba <_printf_float+0xb6>
 8009112:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009116:	4543      	cmp	r3, r8
 8009118:	db02      	blt.n	8009120 <_printf_float+0x21c>
 800911a:	6823      	ldr	r3, [r4, #0]
 800911c:	07d8      	lsls	r0, r3, #31
 800911e:	d50f      	bpl.n	8009140 <_printf_float+0x23c>
 8009120:	4631      	mov	r1, r6
 8009122:	4628      	mov	r0, r5
 8009124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009128:	47b8      	blx	r7
 800912a:	3001      	adds	r0, #1
 800912c:	f43f af45 	beq.w	8008fba <_printf_float+0xb6>
 8009130:	f04f 0900 	mov.w	r9, #0
 8009134:	f108 38ff 	add.w	r8, r8, #4294967295
 8009138:	f104 0a1a 	add.w	sl, r4, #26
 800913c:	45c8      	cmp	r8, r9
 800913e:	dc09      	bgt.n	8009154 <_printf_float+0x250>
 8009140:	6823      	ldr	r3, [r4, #0]
 8009142:	079b      	lsls	r3, r3, #30
 8009144:	f100 8103 	bmi.w	800934e <_printf_float+0x44a>
 8009148:	68e0      	ldr	r0, [r4, #12]
 800914a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800914c:	4298      	cmp	r0, r3
 800914e:	bfb8      	it	lt
 8009150:	4618      	movlt	r0, r3
 8009152:	e734      	b.n	8008fbe <_printf_float+0xba>
 8009154:	2301      	movs	r3, #1
 8009156:	4652      	mov	r2, sl
 8009158:	4631      	mov	r1, r6
 800915a:	4628      	mov	r0, r5
 800915c:	47b8      	blx	r7
 800915e:	3001      	adds	r0, #1
 8009160:	f43f af2b 	beq.w	8008fba <_printf_float+0xb6>
 8009164:	f109 0901 	add.w	r9, r9, #1
 8009168:	e7e8      	b.n	800913c <_printf_float+0x238>
 800916a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800916c:	2b00      	cmp	r3, #0
 800916e:	dc39      	bgt.n	80091e4 <_printf_float+0x2e0>
 8009170:	2301      	movs	r3, #1
 8009172:	4a1b      	ldr	r2, [pc, #108]	@ (80091e0 <_printf_float+0x2dc>)
 8009174:	4631      	mov	r1, r6
 8009176:	4628      	mov	r0, r5
 8009178:	47b8      	blx	r7
 800917a:	3001      	adds	r0, #1
 800917c:	f43f af1d 	beq.w	8008fba <_printf_float+0xb6>
 8009180:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009184:	ea59 0303 	orrs.w	r3, r9, r3
 8009188:	d102      	bne.n	8009190 <_printf_float+0x28c>
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	07d9      	lsls	r1, r3, #31
 800918e:	d5d7      	bpl.n	8009140 <_printf_float+0x23c>
 8009190:	4631      	mov	r1, r6
 8009192:	4628      	mov	r0, r5
 8009194:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009198:	47b8      	blx	r7
 800919a:	3001      	adds	r0, #1
 800919c:	f43f af0d 	beq.w	8008fba <_printf_float+0xb6>
 80091a0:	f04f 0a00 	mov.w	sl, #0
 80091a4:	f104 0b1a 	add.w	fp, r4, #26
 80091a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091aa:	425b      	negs	r3, r3
 80091ac:	4553      	cmp	r3, sl
 80091ae:	dc01      	bgt.n	80091b4 <_printf_float+0x2b0>
 80091b0:	464b      	mov	r3, r9
 80091b2:	e793      	b.n	80090dc <_printf_float+0x1d8>
 80091b4:	2301      	movs	r3, #1
 80091b6:	465a      	mov	r2, fp
 80091b8:	4631      	mov	r1, r6
 80091ba:	4628      	mov	r0, r5
 80091bc:	47b8      	blx	r7
 80091be:	3001      	adds	r0, #1
 80091c0:	f43f aefb 	beq.w	8008fba <_printf_float+0xb6>
 80091c4:	f10a 0a01 	add.w	sl, sl, #1
 80091c8:	e7ee      	b.n	80091a8 <_printf_float+0x2a4>
 80091ca:	bf00      	nop
 80091cc:	7fefffff 	.word	0x7fefffff
 80091d0:	0800df78 	.word	0x0800df78
 80091d4:	0800df74 	.word	0x0800df74
 80091d8:	0800df80 	.word	0x0800df80
 80091dc:	0800df7c 	.word	0x0800df7c
 80091e0:	0800e0ba 	.word	0x0800e0ba
 80091e4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80091e6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80091ea:	4553      	cmp	r3, sl
 80091ec:	bfa8      	it	ge
 80091ee:	4653      	movge	r3, sl
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	4699      	mov	r9, r3
 80091f4:	dc36      	bgt.n	8009264 <_printf_float+0x360>
 80091f6:	f04f 0b00 	mov.w	fp, #0
 80091fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80091fe:	f104 021a 	add.w	r2, r4, #26
 8009202:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009204:	9306      	str	r3, [sp, #24]
 8009206:	eba3 0309 	sub.w	r3, r3, r9
 800920a:	455b      	cmp	r3, fp
 800920c:	dc31      	bgt.n	8009272 <_printf_float+0x36e>
 800920e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009210:	459a      	cmp	sl, r3
 8009212:	dc3a      	bgt.n	800928a <_printf_float+0x386>
 8009214:	6823      	ldr	r3, [r4, #0]
 8009216:	07da      	lsls	r2, r3, #31
 8009218:	d437      	bmi.n	800928a <_printf_float+0x386>
 800921a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800921c:	ebaa 0903 	sub.w	r9, sl, r3
 8009220:	9b06      	ldr	r3, [sp, #24]
 8009222:	ebaa 0303 	sub.w	r3, sl, r3
 8009226:	4599      	cmp	r9, r3
 8009228:	bfa8      	it	ge
 800922a:	4699      	movge	r9, r3
 800922c:	f1b9 0f00 	cmp.w	r9, #0
 8009230:	dc33      	bgt.n	800929a <_printf_float+0x396>
 8009232:	f04f 0800 	mov.w	r8, #0
 8009236:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800923a:	f104 0b1a 	add.w	fp, r4, #26
 800923e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009240:	ebaa 0303 	sub.w	r3, sl, r3
 8009244:	eba3 0309 	sub.w	r3, r3, r9
 8009248:	4543      	cmp	r3, r8
 800924a:	f77f af79 	ble.w	8009140 <_printf_float+0x23c>
 800924e:	2301      	movs	r3, #1
 8009250:	465a      	mov	r2, fp
 8009252:	4631      	mov	r1, r6
 8009254:	4628      	mov	r0, r5
 8009256:	47b8      	blx	r7
 8009258:	3001      	adds	r0, #1
 800925a:	f43f aeae 	beq.w	8008fba <_printf_float+0xb6>
 800925e:	f108 0801 	add.w	r8, r8, #1
 8009262:	e7ec      	b.n	800923e <_printf_float+0x33a>
 8009264:	4642      	mov	r2, r8
 8009266:	4631      	mov	r1, r6
 8009268:	4628      	mov	r0, r5
 800926a:	47b8      	blx	r7
 800926c:	3001      	adds	r0, #1
 800926e:	d1c2      	bne.n	80091f6 <_printf_float+0x2f2>
 8009270:	e6a3      	b.n	8008fba <_printf_float+0xb6>
 8009272:	2301      	movs	r3, #1
 8009274:	4631      	mov	r1, r6
 8009276:	4628      	mov	r0, r5
 8009278:	9206      	str	r2, [sp, #24]
 800927a:	47b8      	blx	r7
 800927c:	3001      	adds	r0, #1
 800927e:	f43f ae9c 	beq.w	8008fba <_printf_float+0xb6>
 8009282:	f10b 0b01 	add.w	fp, fp, #1
 8009286:	9a06      	ldr	r2, [sp, #24]
 8009288:	e7bb      	b.n	8009202 <_printf_float+0x2fe>
 800928a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800928e:	4631      	mov	r1, r6
 8009290:	4628      	mov	r0, r5
 8009292:	47b8      	blx	r7
 8009294:	3001      	adds	r0, #1
 8009296:	d1c0      	bne.n	800921a <_printf_float+0x316>
 8009298:	e68f      	b.n	8008fba <_printf_float+0xb6>
 800929a:	9a06      	ldr	r2, [sp, #24]
 800929c:	464b      	mov	r3, r9
 800929e:	4631      	mov	r1, r6
 80092a0:	4628      	mov	r0, r5
 80092a2:	4442      	add	r2, r8
 80092a4:	47b8      	blx	r7
 80092a6:	3001      	adds	r0, #1
 80092a8:	d1c3      	bne.n	8009232 <_printf_float+0x32e>
 80092aa:	e686      	b.n	8008fba <_printf_float+0xb6>
 80092ac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80092b0:	f1ba 0f01 	cmp.w	sl, #1
 80092b4:	dc01      	bgt.n	80092ba <_printf_float+0x3b6>
 80092b6:	07db      	lsls	r3, r3, #31
 80092b8:	d536      	bpl.n	8009328 <_printf_float+0x424>
 80092ba:	2301      	movs	r3, #1
 80092bc:	4642      	mov	r2, r8
 80092be:	4631      	mov	r1, r6
 80092c0:	4628      	mov	r0, r5
 80092c2:	47b8      	blx	r7
 80092c4:	3001      	adds	r0, #1
 80092c6:	f43f ae78 	beq.w	8008fba <_printf_float+0xb6>
 80092ca:	4631      	mov	r1, r6
 80092cc:	4628      	mov	r0, r5
 80092ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092d2:	47b8      	blx	r7
 80092d4:	3001      	adds	r0, #1
 80092d6:	f43f ae70 	beq.w	8008fba <_printf_float+0xb6>
 80092da:	2200      	movs	r2, #0
 80092dc:	2300      	movs	r3, #0
 80092de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80092e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80092e6:	f7f7 fbd3 	bl	8000a90 <__aeabi_dcmpeq>
 80092ea:	b9c0      	cbnz	r0, 800931e <_printf_float+0x41a>
 80092ec:	4653      	mov	r3, sl
 80092ee:	f108 0201 	add.w	r2, r8, #1
 80092f2:	4631      	mov	r1, r6
 80092f4:	4628      	mov	r0, r5
 80092f6:	47b8      	blx	r7
 80092f8:	3001      	adds	r0, #1
 80092fa:	d10c      	bne.n	8009316 <_printf_float+0x412>
 80092fc:	e65d      	b.n	8008fba <_printf_float+0xb6>
 80092fe:	2301      	movs	r3, #1
 8009300:	465a      	mov	r2, fp
 8009302:	4631      	mov	r1, r6
 8009304:	4628      	mov	r0, r5
 8009306:	47b8      	blx	r7
 8009308:	3001      	adds	r0, #1
 800930a:	f43f ae56 	beq.w	8008fba <_printf_float+0xb6>
 800930e:	f108 0801 	add.w	r8, r8, #1
 8009312:	45d0      	cmp	r8, sl
 8009314:	dbf3      	blt.n	80092fe <_printf_float+0x3fa>
 8009316:	464b      	mov	r3, r9
 8009318:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800931c:	e6df      	b.n	80090de <_printf_float+0x1da>
 800931e:	f04f 0800 	mov.w	r8, #0
 8009322:	f104 0b1a 	add.w	fp, r4, #26
 8009326:	e7f4      	b.n	8009312 <_printf_float+0x40e>
 8009328:	2301      	movs	r3, #1
 800932a:	4642      	mov	r2, r8
 800932c:	e7e1      	b.n	80092f2 <_printf_float+0x3ee>
 800932e:	2301      	movs	r3, #1
 8009330:	464a      	mov	r2, r9
 8009332:	4631      	mov	r1, r6
 8009334:	4628      	mov	r0, r5
 8009336:	47b8      	blx	r7
 8009338:	3001      	adds	r0, #1
 800933a:	f43f ae3e 	beq.w	8008fba <_printf_float+0xb6>
 800933e:	f108 0801 	add.w	r8, r8, #1
 8009342:	68e3      	ldr	r3, [r4, #12]
 8009344:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009346:	1a5b      	subs	r3, r3, r1
 8009348:	4543      	cmp	r3, r8
 800934a:	dcf0      	bgt.n	800932e <_printf_float+0x42a>
 800934c:	e6fc      	b.n	8009148 <_printf_float+0x244>
 800934e:	f04f 0800 	mov.w	r8, #0
 8009352:	f104 0919 	add.w	r9, r4, #25
 8009356:	e7f4      	b.n	8009342 <_printf_float+0x43e>

08009358 <_printf_common>:
 8009358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800935c:	4616      	mov	r6, r2
 800935e:	4698      	mov	r8, r3
 8009360:	688a      	ldr	r2, [r1, #8]
 8009362:	4607      	mov	r7, r0
 8009364:	690b      	ldr	r3, [r1, #16]
 8009366:	460c      	mov	r4, r1
 8009368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800936c:	4293      	cmp	r3, r2
 800936e:	bfb8      	it	lt
 8009370:	4613      	movlt	r3, r2
 8009372:	6033      	str	r3, [r6, #0]
 8009374:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009378:	b10a      	cbz	r2, 800937e <_printf_common+0x26>
 800937a:	3301      	adds	r3, #1
 800937c:	6033      	str	r3, [r6, #0]
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	0699      	lsls	r1, r3, #26
 8009382:	bf42      	ittt	mi
 8009384:	6833      	ldrmi	r3, [r6, #0]
 8009386:	3302      	addmi	r3, #2
 8009388:	6033      	strmi	r3, [r6, #0]
 800938a:	6825      	ldr	r5, [r4, #0]
 800938c:	f015 0506 	ands.w	r5, r5, #6
 8009390:	d106      	bne.n	80093a0 <_printf_common+0x48>
 8009392:	f104 0a19 	add.w	sl, r4, #25
 8009396:	68e3      	ldr	r3, [r4, #12]
 8009398:	6832      	ldr	r2, [r6, #0]
 800939a:	1a9b      	subs	r3, r3, r2
 800939c:	42ab      	cmp	r3, r5
 800939e:	dc2b      	bgt.n	80093f8 <_printf_common+0xa0>
 80093a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80093a4:	6822      	ldr	r2, [r4, #0]
 80093a6:	3b00      	subs	r3, #0
 80093a8:	bf18      	it	ne
 80093aa:	2301      	movne	r3, #1
 80093ac:	0692      	lsls	r2, r2, #26
 80093ae:	d430      	bmi.n	8009412 <_printf_common+0xba>
 80093b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80093b4:	4641      	mov	r1, r8
 80093b6:	4638      	mov	r0, r7
 80093b8:	47c8      	blx	r9
 80093ba:	3001      	adds	r0, #1
 80093bc:	d023      	beq.n	8009406 <_printf_common+0xae>
 80093be:	6823      	ldr	r3, [r4, #0]
 80093c0:	341a      	adds	r4, #26
 80093c2:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 80093c6:	f003 0306 	and.w	r3, r3, #6
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	bf0a      	itet	eq
 80093ce:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 80093d2:	2500      	movne	r5, #0
 80093d4:	6833      	ldreq	r3, [r6, #0]
 80093d6:	f04f 0600 	mov.w	r6, #0
 80093da:	bf08      	it	eq
 80093dc:	1aed      	subeq	r5, r5, r3
 80093de:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80093e2:	bf08      	it	eq
 80093e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80093e8:	4293      	cmp	r3, r2
 80093ea:	bfc4      	itt	gt
 80093ec:	1a9b      	subgt	r3, r3, r2
 80093ee:	18ed      	addgt	r5, r5, r3
 80093f0:	42b5      	cmp	r5, r6
 80093f2:	d11a      	bne.n	800942a <_printf_common+0xd2>
 80093f4:	2000      	movs	r0, #0
 80093f6:	e008      	b.n	800940a <_printf_common+0xb2>
 80093f8:	2301      	movs	r3, #1
 80093fa:	4652      	mov	r2, sl
 80093fc:	4641      	mov	r1, r8
 80093fe:	4638      	mov	r0, r7
 8009400:	47c8      	blx	r9
 8009402:	3001      	adds	r0, #1
 8009404:	d103      	bne.n	800940e <_printf_common+0xb6>
 8009406:	f04f 30ff 	mov.w	r0, #4294967295
 800940a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800940e:	3501      	adds	r5, #1
 8009410:	e7c1      	b.n	8009396 <_printf_common+0x3e>
 8009412:	18e1      	adds	r1, r4, r3
 8009414:	1c5a      	adds	r2, r3, #1
 8009416:	2030      	movs	r0, #48	@ 0x30
 8009418:	3302      	adds	r3, #2
 800941a:	4422      	add	r2, r4
 800941c:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009420:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009424:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009428:	e7c2      	b.n	80093b0 <_printf_common+0x58>
 800942a:	2301      	movs	r3, #1
 800942c:	4622      	mov	r2, r4
 800942e:	4641      	mov	r1, r8
 8009430:	4638      	mov	r0, r7
 8009432:	47c8      	blx	r9
 8009434:	3001      	adds	r0, #1
 8009436:	d0e6      	beq.n	8009406 <_printf_common+0xae>
 8009438:	3601      	adds	r6, #1
 800943a:	e7d9      	b.n	80093f0 <_printf_common+0x98>

0800943c <_printf_i>:
 800943c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009440:	7e0f      	ldrb	r7, [r1, #24]
 8009442:	4691      	mov	r9, r2
 8009444:	4680      	mov	r8, r0
 8009446:	460c      	mov	r4, r1
 8009448:	2f78      	cmp	r7, #120	@ 0x78
 800944a:	469a      	mov	sl, r3
 800944c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800944e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009452:	d807      	bhi.n	8009464 <_printf_i+0x28>
 8009454:	2f62      	cmp	r7, #98	@ 0x62
 8009456:	d80a      	bhi.n	800946e <_printf_i+0x32>
 8009458:	2f00      	cmp	r7, #0
 800945a:	f000 80d1 	beq.w	8009600 <_printf_i+0x1c4>
 800945e:	2f58      	cmp	r7, #88	@ 0x58
 8009460:	f000 80b8 	beq.w	80095d4 <_printf_i+0x198>
 8009464:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009468:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800946c:	e03a      	b.n	80094e4 <_printf_i+0xa8>
 800946e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009472:	2b15      	cmp	r3, #21
 8009474:	d8f6      	bhi.n	8009464 <_printf_i+0x28>
 8009476:	a101      	add	r1, pc, #4	@ (adr r1, 800947c <_printf_i+0x40>)
 8009478:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800947c:	080094d5 	.word	0x080094d5
 8009480:	080094e9 	.word	0x080094e9
 8009484:	08009465 	.word	0x08009465
 8009488:	08009465 	.word	0x08009465
 800948c:	08009465 	.word	0x08009465
 8009490:	08009465 	.word	0x08009465
 8009494:	080094e9 	.word	0x080094e9
 8009498:	08009465 	.word	0x08009465
 800949c:	08009465 	.word	0x08009465
 80094a0:	08009465 	.word	0x08009465
 80094a4:	08009465 	.word	0x08009465
 80094a8:	080095e7 	.word	0x080095e7
 80094ac:	08009513 	.word	0x08009513
 80094b0:	080095a1 	.word	0x080095a1
 80094b4:	08009465 	.word	0x08009465
 80094b8:	08009465 	.word	0x08009465
 80094bc:	08009609 	.word	0x08009609
 80094c0:	08009465 	.word	0x08009465
 80094c4:	08009513 	.word	0x08009513
 80094c8:	08009465 	.word	0x08009465
 80094cc:	08009465 	.word	0x08009465
 80094d0:	080095a9 	.word	0x080095a9
 80094d4:	6833      	ldr	r3, [r6, #0]
 80094d6:	1d1a      	adds	r2, r3, #4
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	6032      	str	r2, [r6, #0]
 80094dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80094e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80094e4:	2301      	movs	r3, #1
 80094e6:	e09c      	b.n	8009622 <_printf_i+0x1e6>
 80094e8:	6833      	ldr	r3, [r6, #0]
 80094ea:	6820      	ldr	r0, [r4, #0]
 80094ec:	1d19      	adds	r1, r3, #4
 80094ee:	6031      	str	r1, [r6, #0]
 80094f0:	0606      	lsls	r6, r0, #24
 80094f2:	d501      	bpl.n	80094f8 <_printf_i+0xbc>
 80094f4:	681d      	ldr	r5, [r3, #0]
 80094f6:	e003      	b.n	8009500 <_printf_i+0xc4>
 80094f8:	0645      	lsls	r5, r0, #25
 80094fa:	d5fb      	bpl.n	80094f4 <_printf_i+0xb8>
 80094fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009500:	2d00      	cmp	r5, #0
 8009502:	da03      	bge.n	800950c <_printf_i+0xd0>
 8009504:	232d      	movs	r3, #45	@ 0x2d
 8009506:	426d      	negs	r5, r5
 8009508:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800950c:	4858      	ldr	r0, [pc, #352]	@ (8009670 <_printf_i+0x234>)
 800950e:	230a      	movs	r3, #10
 8009510:	e011      	b.n	8009536 <_printf_i+0xfa>
 8009512:	6821      	ldr	r1, [r4, #0]
 8009514:	6833      	ldr	r3, [r6, #0]
 8009516:	0608      	lsls	r0, r1, #24
 8009518:	f853 5b04 	ldr.w	r5, [r3], #4
 800951c:	d402      	bmi.n	8009524 <_printf_i+0xe8>
 800951e:	0649      	lsls	r1, r1, #25
 8009520:	bf48      	it	mi
 8009522:	b2ad      	uxthmi	r5, r5
 8009524:	2f6f      	cmp	r7, #111	@ 0x6f
 8009526:	6033      	str	r3, [r6, #0]
 8009528:	4851      	ldr	r0, [pc, #324]	@ (8009670 <_printf_i+0x234>)
 800952a:	bf14      	ite	ne
 800952c:	230a      	movne	r3, #10
 800952e:	2308      	moveq	r3, #8
 8009530:	2100      	movs	r1, #0
 8009532:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009536:	6866      	ldr	r6, [r4, #4]
 8009538:	2e00      	cmp	r6, #0
 800953a:	60a6      	str	r6, [r4, #8]
 800953c:	db05      	blt.n	800954a <_printf_i+0x10e>
 800953e:	6821      	ldr	r1, [r4, #0]
 8009540:	432e      	orrs	r6, r5
 8009542:	f021 0104 	bic.w	r1, r1, #4
 8009546:	6021      	str	r1, [r4, #0]
 8009548:	d04b      	beq.n	80095e2 <_printf_i+0x1a6>
 800954a:	4616      	mov	r6, r2
 800954c:	fbb5 f1f3 	udiv	r1, r5, r3
 8009550:	fb03 5711 	mls	r7, r3, r1, r5
 8009554:	5dc7      	ldrb	r7, [r0, r7]
 8009556:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800955a:	462f      	mov	r7, r5
 800955c:	460d      	mov	r5, r1
 800955e:	42bb      	cmp	r3, r7
 8009560:	d9f4      	bls.n	800954c <_printf_i+0x110>
 8009562:	2b08      	cmp	r3, #8
 8009564:	d10b      	bne.n	800957e <_printf_i+0x142>
 8009566:	6823      	ldr	r3, [r4, #0]
 8009568:	07df      	lsls	r7, r3, #31
 800956a:	d508      	bpl.n	800957e <_printf_i+0x142>
 800956c:	6923      	ldr	r3, [r4, #16]
 800956e:	6861      	ldr	r1, [r4, #4]
 8009570:	4299      	cmp	r1, r3
 8009572:	bfde      	ittt	le
 8009574:	2330      	movle	r3, #48	@ 0x30
 8009576:	f806 3c01 	strble.w	r3, [r6, #-1]
 800957a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800957e:	1b92      	subs	r2, r2, r6
 8009580:	6122      	str	r2, [r4, #16]
 8009582:	464b      	mov	r3, r9
 8009584:	aa03      	add	r2, sp, #12
 8009586:	4621      	mov	r1, r4
 8009588:	4640      	mov	r0, r8
 800958a:	f8cd a000 	str.w	sl, [sp]
 800958e:	f7ff fee3 	bl	8009358 <_printf_common>
 8009592:	3001      	adds	r0, #1
 8009594:	d14a      	bne.n	800962c <_printf_i+0x1f0>
 8009596:	f04f 30ff 	mov.w	r0, #4294967295
 800959a:	b004      	add	sp, #16
 800959c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	f043 0320 	orr.w	r3, r3, #32
 80095a6:	6023      	str	r3, [r4, #0]
 80095a8:	2778      	movs	r7, #120	@ 0x78
 80095aa:	4832      	ldr	r0, [pc, #200]	@ (8009674 <_printf_i+0x238>)
 80095ac:	6823      	ldr	r3, [r4, #0]
 80095ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80095b2:	061f      	lsls	r7, r3, #24
 80095b4:	6831      	ldr	r1, [r6, #0]
 80095b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80095ba:	d402      	bmi.n	80095c2 <_printf_i+0x186>
 80095bc:	065f      	lsls	r7, r3, #25
 80095be:	bf48      	it	mi
 80095c0:	b2ad      	uxthmi	r5, r5
 80095c2:	6031      	str	r1, [r6, #0]
 80095c4:	07d9      	lsls	r1, r3, #31
 80095c6:	bf44      	itt	mi
 80095c8:	f043 0320 	orrmi.w	r3, r3, #32
 80095cc:	6023      	strmi	r3, [r4, #0]
 80095ce:	b11d      	cbz	r5, 80095d8 <_printf_i+0x19c>
 80095d0:	2310      	movs	r3, #16
 80095d2:	e7ad      	b.n	8009530 <_printf_i+0xf4>
 80095d4:	4826      	ldr	r0, [pc, #152]	@ (8009670 <_printf_i+0x234>)
 80095d6:	e7e9      	b.n	80095ac <_printf_i+0x170>
 80095d8:	6823      	ldr	r3, [r4, #0]
 80095da:	f023 0320 	bic.w	r3, r3, #32
 80095de:	6023      	str	r3, [r4, #0]
 80095e0:	e7f6      	b.n	80095d0 <_printf_i+0x194>
 80095e2:	4616      	mov	r6, r2
 80095e4:	e7bd      	b.n	8009562 <_printf_i+0x126>
 80095e6:	6833      	ldr	r3, [r6, #0]
 80095e8:	6825      	ldr	r5, [r4, #0]
 80095ea:	1d18      	adds	r0, r3, #4
 80095ec:	6961      	ldr	r1, [r4, #20]
 80095ee:	6030      	str	r0, [r6, #0]
 80095f0:	062e      	lsls	r6, r5, #24
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	d501      	bpl.n	80095fa <_printf_i+0x1be>
 80095f6:	6019      	str	r1, [r3, #0]
 80095f8:	e002      	b.n	8009600 <_printf_i+0x1c4>
 80095fa:	0668      	lsls	r0, r5, #25
 80095fc:	d5fb      	bpl.n	80095f6 <_printf_i+0x1ba>
 80095fe:	8019      	strh	r1, [r3, #0]
 8009600:	2300      	movs	r3, #0
 8009602:	4616      	mov	r6, r2
 8009604:	6123      	str	r3, [r4, #16]
 8009606:	e7bc      	b.n	8009582 <_printf_i+0x146>
 8009608:	6833      	ldr	r3, [r6, #0]
 800960a:	2100      	movs	r1, #0
 800960c:	1d1a      	adds	r2, r3, #4
 800960e:	6032      	str	r2, [r6, #0]
 8009610:	681e      	ldr	r6, [r3, #0]
 8009612:	6862      	ldr	r2, [r4, #4]
 8009614:	4630      	mov	r0, r6
 8009616:	f000 fc82 	bl	8009f1e <memchr>
 800961a:	b108      	cbz	r0, 8009620 <_printf_i+0x1e4>
 800961c:	1b80      	subs	r0, r0, r6
 800961e:	6060      	str	r0, [r4, #4]
 8009620:	6863      	ldr	r3, [r4, #4]
 8009622:	6123      	str	r3, [r4, #16]
 8009624:	2300      	movs	r3, #0
 8009626:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800962a:	e7aa      	b.n	8009582 <_printf_i+0x146>
 800962c:	6923      	ldr	r3, [r4, #16]
 800962e:	4632      	mov	r2, r6
 8009630:	4649      	mov	r1, r9
 8009632:	4640      	mov	r0, r8
 8009634:	47d0      	blx	sl
 8009636:	3001      	adds	r0, #1
 8009638:	d0ad      	beq.n	8009596 <_printf_i+0x15a>
 800963a:	6823      	ldr	r3, [r4, #0]
 800963c:	079b      	lsls	r3, r3, #30
 800963e:	d413      	bmi.n	8009668 <_printf_i+0x22c>
 8009640:	68e0      	ldr	r0, [r4, #12]
 8009642:	9b03      	ldr	r3, [sp, #12]
 8009644:	4298      	cmp	r0, r3
 8009646:	bfb8      	it	lt
 8009648:	4618      	movlt	r0, r3
 800964a:	e7a6      	b.n	800959a <_printf_i+0x15e>
 800964c:	2301      	movs	r3, #1
 800964e:	4632      	mov	r2, r6
 8009650:	4649      	mov	r1, r9
 8009652:	4640      	mov	r0, r8
 8009654:	47d0      	blx	sl
 8009656:	3001      	adds	r0, #1
 8009658:	d09d      	beq.n	8009596 <_printf_i+0x15a>
 800965a:	3501      	adds	r5, #1
 800965c:	68e3      	ldr	r3, [r4, #12]
 800965e:	9903      	ldr	r1, [sp, #12]
 8009660:	1a5b      	subs	r3, r3, r1
 8009662:	42ab      	cmp	r3, r5
 8009664:	dcf2      	bgt.n	800964c <_printf_i+0x210>
 8009666:	e7eb      	b.n	8009640 <_printf_i+0x204>
 8009668:	2500      	movs	r5, #0
 800966a:	f104 0619 	add.w	r6, r4, #25
 800966e:	e7f5      	b.n	800965c <_printf_i+0x220>
 8009670:	0800df84 	.word	0x0800df84
 8009674:	0800df95 	.word	0x0800df95

08009678 <_scanf_float>:
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	b087      	sub	sp, #28
 800967e:	4691      	mov	r9, r2
 8009680:	4680      	mov	r8, r0
 8009682:	460c      	mov	r4, r1
 8009684:	9303      	str	r3, [sp, #12]
 8009686:	688b      	ldr	r3, [r1, #8]
 8009688:	1e5a      	subs	r2, r3, #1
 800968a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800968e:	460a      	mov	r2, r1
 8009690:	bf89      	itett	hi
 8009692:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009696:	f04f 0b00 	movls.w	fp, #0
 800969a:	eb03 0b05 	addhi.w	fp, r3, r5
 800969e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80096a2:	f04f 0500 	mov.w	r5, #0
 80096a6:	bf88      	it	hi
 80096a8:	608b      	strhi	r3, [r1, #8]
 80096aa:	680b      	ldr	r3, [r1, #0]
 80096ac:	46aa      	mov	sl, r5
 80096ae:	462f      	mov	r7, r5
 80096b0:	9502      	str	r5, [sp, #8]
 80096b2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80096b6:	f842 3b1c 	str.w	r3, [r2], #28
 80096ba:	4616      	mov	r6, r2
 80096bc:	9201      	str	r2, [sp, #4]
 80096be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80096c2:	68a2      	ldr	r2, [r4, #8]
 80096c4:	b15a      	cbz	r2, 80096de <_scanf_float+0x66>
 80096c6:	f8d9 3000 	ldr.w	r3, [r9]
 80096ca:	781b      	ldrb	r3, [r3, #0]
 80096cc:	2b4e      	cmp	r3, #78	@ 0x4e
 80096ce:	d863      	bhi.n	8009798 <_scanf_float+0x120>
 80096d0:	2b40      	cmp	r3, #64	@ 0x40
 80096d2:	d83b      	bhi.n	800974c <_scanf_float+0xd4>
 80096d4:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80096d8:	b2c8      	uxtb	r0, r1
 80096da:	280e      	cmp	r0, #14
 80096dc:	d939      	bls.n	8009752 <_scanf_float+0xda>
 80096de:	b11f      	cbz	r7, 80096e8 <_scanf_float+0x70>
 80096e0:	6823      	ldr	r3, [r4, #0]
 80096e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80096e6:	6023      	str	r3, [r4, #0]
 80096e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80096ec:	f1ba 0f01 	cmp.w	sl, #1
 80096f0:	f200 8115 	bhi.w	800991e <_scanf_float+0x2a6>
 80096f4:	9b01      	ldr	r3, [sp, #4]
 80096f6:	429e      	cmp	r6, r3
 80096f8:	f200 8106 	bhi.w	8009908 <_scanf_float+0x290>
 80096fc:	2001      	movs	r0, #1
 80096fe:	b007      	add	sp, #28
 8009700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009704:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8009708:	2a0d      	cmp	r2, #13
 800970a:	d8e8      	bhi.n	80096de <_scanf_float+0x66>
 800970c:	a101      	add	r1, pc, #4	@ (adr r1, 8009714 <_scanf_float+0x9c>)
 800970e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009712:	bf00      	nop
 8009714:	0800985d 	.word	0x0800985d
 8009718:	080096df 	.word	0x080096df
 800971c:	080096df 	.word	0x080096df
 8009720:	080096df 	.word	0x080096df
 8009724:	080098b9 	.word	0x080098b9
 8009728:	08009893 	.word	0x08009893
 800972c:	080096df 	.word	0x080096df
 8009730:	080096df 	.word	0x080096df
 8009734:	0800986b 	.word	0x0800986b
 8009738:	080096df 	.word	0x080096df
 800973c:	080096df 	.word	0x080096df
 8009740:	080096df 	.word	0x080096df
 8009744:	080096df 	.word	0x080096df
 8009748:	08009827 	.word	0x08009827
 800974c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009750:	e7da      	b.n	8009708 <_scanf_float+0x90>
 8009752:	290e      	cmp	r1, #14
 8009754:	d8c3      	bhi.n	80096de <_scanf_float+0x66>
 8009756:	a001      	add	r0, pc, #4	@ (adr r0, 800975c <_scanf_float+0xe4>)
 8009758:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800975c:	08009817 	.word	0x08009817
 8009760:	080096df 	.word	0x080096df
 8009764:	08009817 	.word	0x08009817
 8009768:	080098a7 	.word	0x080098a7
 800976c:	080096df 	.word	0x080096df
 8009770:	080097b9 	.word	0x080097b9
 8009774:	080097fd 	.word	0x080097fd
 8009778:	080097fd 	.word	0x080097fd
 800977c:	080097fd 	.word	0x080097fd
 8009780:	080097fd 	.word	0x080097fd
 8009784:	080097fd 	.word	0x080097fd
 8009788:	080097fd 	.word	0x080097fd
 800978c:	080097fd 	.word	0x080097fd
 8009790:	080097fd 	.word	0x080097fd
 8009794:	080097fd 	.word	0x080097fd
 8009798:	2b6e      	cmp	r3, #110	@ 0x6e
 800979a:	d809      	bhi.n	80097b0 <_scanf_float+0x138>
 800979c:	2b60      	cmp	r3, #96	@ 0x60
 800979e:	d8b1      	bhi.n	8009704 <_scanf_float+0x8c>
 80097a0:	2b54      	cmp	r3, #84	@ 0x54
 80097a2:	d07b      	beq.n	800989c <_scanf_float+0x224>
 80097a4:	2b59      	cmp	r3, #89	@ 0x59
 80097a6:	d19a      	bne.n	80096de <_scanf_float+0x66>
 80097a8:	2d07      	cmp	r5, #7
 80097aa:	d198      	bne.n	80096de <_scanf_float+0x66>
 80097ac:	2508      	movs	r5, #8
 80097ae:	e02f      	b.n	8009810 <_scanf_float+0x198>
 80097b0:	2b74      	cmp	r3, #116	@ 0x74
 80097b2:	d073      	beq.n	800989c <_scanf_float+0x224>
 80097b4:	2b79      	cmp	r3, #121	@ 0x79
 80097b6:	e7f6      	b.n	80097a6 <_scanf_float+0x12e>
 80097b8:	6821      	ldr	r1, [r4, #0]
 80097ba:	05c8      	lsls	r0, r1, #23
 80097bc:	d51e      	bpl.n	80097fc <_scanf_float+0x184>
 80097be:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80097c2:	3701      	adds	r7, #1
 80097c4:	6021      	str	r1, [r4, #0]
 80097c6:	f1bb 0f00 	cmp.w	fp, #0
 80097ca:	d003      	beq.n	80097d4 <_scanf_float+0x15c>
 80097cc:	3201      	adds	r2, #1
 80097ce:	f10b 3bff 	add.w	fp, fp, #4294967295
 80097d2:	60a2      	str	r2, [r4, #8]
 80097d4:	68a3      	ldr	r3, [r4, #8]
 80097d6:	3b01      	subs	r3, #1
 80097d8:	60a3      	str	r3, [r4, #8]
 80097da:	6923      	ldr	r3, [r4, #16]
 80097dc:	3301      	adds	r3, #1
 80097de:	6123      	str	r3, [r4, #16]
 80097e0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80097e4:	3b01      	subs	r3, #1
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	f8c9 3004 	str.w	r3, [r9, #4]
 80097ec:	f340 8083 	ble.w	80098f6 <_scanf_float+0x27e>
 80097f0:	f8d9 3000 	ldr.w	r3, [r9]
 80097f4:	3301      	adds	r3, #1
 80097f6:	f8c9 3000 	str.w	r3, [r9]
 80097fa:	e762      	b.n	80096c2 <_scanf_float+0x4a>
 80097fc:	eb1a 0105 	adds.w	r1, sl, r5
 8009800:	f47f af6d 	bne.w	80096de <_scanf_float+0x66>
 8009804:	6822      	ldr	r2, [r4, #0]
 8009806:	460d      	mov	r5, r1
 8009808:	468a      	mov	sl, r1
 800980a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800980e:	6022      	str	r2, [r4, #0]
 8009810:	f806 3b01 	strb.w	r3, [r6], #1
 8009814:	e7de      	b.n	80097d4 <_scanf_float+0x15c>
 8009816:	6822      	ldr	r2, [r4, #0]
 8009818:	0610      	lsls	r0, r2, #24
 800981a:	f57f af60 	bpl.w	80096de <_scanf_float+0x66>
 800981e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009822:	6022      	str	r2, [r4, #0]
 8009824:	e7f4      	b.n	8009810 <_scanf_float+0x198>
 8009826:	f1ba 0f00 	cmp.w	sl, #0
 800982a:	d10c      	bne.n	8009846 <_scanf_float+0x1ce>
 800982c:	b977      	cbnz	r7, 800984c <_scanf_float+0x1d4>
 800982e:	6822      	ldr	r2, [r4, #0]
 8009830:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009834:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009838:	d108      	bne.n	800984c <_scanf_float+0x1d4>
 800983a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800983e:	f04f 0a01 	mov.w	sl, #1
 8009842:	6022      	str	r2, [r4, #0]
 8009844:	e7e4      	b.n	8009810 <_scanf_float+0x198>
 8009846:	f1ba 0f02 	cmp.w	sl, #2
 800984a:	d051      	beq.n	80098f0 <_scanf_float+0x278>
 800984c:	2d01      	cmp	r5, #1
 800984e:	d002      	beq.n	8009856 <_scanf_float+0x1de>
 8009850:	2d04      	cmp	r5, #4
 8009852:	f47f af44 	bne.w	80096de <_scanf_float+0x66>
 8009856:	3501      	adds	r5, #1
 8009858:	b2ed      	uxtb	r5, r5
 800985a:	e7d9      	b.n	8009810 <_scanf_float+0x198>
 800985c:	f1ba 0f01 	cmp.w	sl, #1
 8009860:	f47f af3d 	bne.w	80096de <_scanf_float+0x66>
 8009864:	f04f 0a02 	mov.w	sl, #2
 8009868:	e7d2      	b.n	8009810 <_scanf_float+0x198>
 800986a:	b975      	cbnz	r5, 800988a <_scanf_float+0x212>
 800986c:	2f00      	cmp	r7, #0
 800986e:	f47f af37 	bne.w	80096e0 <_scanf_float+0x68>
 8009872:	6822      	ldr	r2, [r4, #0]
 8009874:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009878:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800987c:	f040 8103 	bne.w	8009a86 <_scanf_float+0x40e>
 8009880:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009884:	2501      	movs	r5, #1
 8009886:	6022      	str	r2, [r4, #0]
 8009888:	e7c2      	b.n	8009810 <_scanf_float+0x198>
 800988a:	2d03      	cmp	r5, #3
 800988c:	d0e3      	beq.n	8009856 <_scanf_float+0x1de>
 800988e:	2d05      	cmp	r5, #5
 8009890:	e7df      	b.n	8009852 <_scanf_float+0x1da>
 8009892:	2d02      	cmp	r5, #2
 8009894:	f47f af23 	bne.w	80096de <_scanf_float+0x66>
 8009898:	2503      	movs	r5, #3
 800989a:	e7b9      	b.n	8009810 <_scanf_float+0x198>
 800989c:	2d06      	cmp	r5, #6
 800989e:	f47f af1e 	bne.w	80096de <_scanf_float+0x66>
 80098a2:	2507      	movs	r5, #7
 80098a4:	e7b4      	b.n	8009810 <_scanf_float+0x198>
 80098a6:	6822      	ldr	r2, [r4, #0]
 80098a8:	0591      	lsls	r1, r2, #22
 80098aa:	f57f af18 	bpl.w	80096de <_scanf_float+0x66>
 80098ae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80098b2:	9702      	str	r7, [sp, #8]
 80098b4:	6022      	str	r2, [r4, #0]
 80098b6:	e7ab      	b.n	8009810 <_scanf_float+0x198>
 80098b8:	6822      	ldr	r2, [r4, #0]
 80098ba:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80098be:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80098c2:	d005      	beq.n	80098d0 <_scanf_float+0x258>
 80098c4:	0550      	lsls	r0, r2, #21
 80098c6:	f57f af0a 	bpl.w	80096de <_scanf_float+0x66>
 80098ca:	2f00      	cmp	r7, #0
 80098cc:	f000 80db 	beq.w	8009a86 <_scanf_float+0x40e>
 80098d0:	0591      	lsls	r1, r2, #22
 80098d2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80098d6:	bf58      	it	pl
 80098d8:	9902      	ldrpl	r1, [sp, #8]
 80098da:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80098de:	bf58      	it	pl
 80098e0:	1a79      	subpl	r1, r7, r1
 80098e2:	6022      	str	r2, [r4, #0]
 80098e4:	f04f 0700 	mov.w	r7, #0
 80098e8:	bf58      	it	pl
 80098ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80098ee:	e78f      	b.n	8009810 <_scanf_float+0x198>
 80098f0:	f04f 0a03 	mov.w	sl, #3
 80098f4:	e78c      	b.n	8009810 <_scanf_float+0x198>
 80098f6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80098fa:	4649      	mov	r1, r9
 80098fc:	4640      	mov	r0, r8
 80098fe:	4798      	blx	r3
 8009900:	2800      	cmp	r0, #0
 8009902:	f43f aede 	beq.w	80096c2 <_scanf_float+0x4a>
 8009906:	e6ea      	b.n	80096de <_scanf_float+0x66>
 8009908:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800990c:	464a      	mov	r2, r9
 800990e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009912:	4640      	mov	r0, r8
 8009914:	4798      	blx	r3
 8009916:	6923      	ldr	r3, [r4, #16]
 8009918:	3b01      	subs	r3, #1
 800991a:	6123      	str	r3, [r4, #16]
 800991c:	e6ea      	b.n	80096f4 <_scanf_float+0x7c>
 800991e:	1e6b      	subs	r3, r5, #1
 8009920:	2b06      	cmp	r3, #6
 8009922:	d824      	bhi.n	800996e <_scanf_float+0x2f6>
 8009924:	2d02      	cmp	r5, #2
 8009926:	d836      	bhi.n	8009996 <_scanf_float+0x31e>
 8009928:	9b01      	ldr	r3, [sp, #4]
 800992a:	429e      	cmp	r6, r3
 800992c:	f67f aee6 	bls.w	80096fc <_scanf_float+0x84>
 8009930:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009934:	464a      	mov	r2, r9
 8009936:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800993a:	4640      	mov	r0, r8
 800993c:	4798      	blx	r3
 800993e:	6923      	ldr	r3, [r4, #16]
 8009940:	3b01      	subs	r3, #1
 8009942:	6123      	str	r3, [r4, #16]
 8009944:	e7f0      	b.n	8009928 <_scanf_float+0x2b0>
 8009946:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800994a:	464a      	mov	r2, r9
 800994c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009950:	4640      	mov	r0, r8
 8009952:	4798      	blx	r3
 8009954:	6923      	ldr	r3, [r4, #16]
 8009956:	3b01      	subs	r3, #1
 8009958:	6123      	str	r3, [r4, #16]
 800995a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800995e:	fa5f fa8a 	uxtb.w	sl, sl
 8009962:	f1ba 0f02 	cmp.w	sl, #2
 8009966:	d1ee      	bne.n	8009946 <_scanf_float+0x2ce>
 8009968:	3d03      	subs	r5, #3
 800996a:	b2ed      	uxtb	r5, r5
 800996c:	1b76      	subs	r6, r6, r5
 800996e:	6823      	ldr	r3, [r4, #0]
 8009970:	05da      	lsls	r2, r3, #23
 8009972:	d52f      	bpl.n	80099d4 <_scanf_float+0x35c>
 8009974:	055b      	lsls	r3, r3, #21
 8009976:	d511      	bpl.n	800999c <_scanf_float+0x324>
 8009978:	9b01      	ldr	r3, [sp, #4]
 800997a:	429e      	cmp	r6, r3
 800997c:	f67f aebe 	bls.w	80096fc <_scanf_float+0x84>
 8009980:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009984:	464a      	mov	r2, r9
 8009986:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800998a:	4640      	mov	r0, r8
 800998c:	4798      	blx	r3
 800998e:	6923      	ldr	r3, [r4, #16]
 8009990:	3b01      	subs	r3, #1
 8009992:	6123      	str	r3, [r4, #16]
 8009994:	e7f0      	b.n	8009978 <_scanf_float+0x300>
 8009996:	46aa      	mov	sl, r5
 8009998:	46b3      	mov	fp, r6
 800999a:	e7de      	b.n	800995a <_scanf_float+0x2e2>
 800999c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80099a0:	1e75      	subs	r5, r6, #1
 80099a2:	6923      	ldr	r3, [r4, #16]
 80099a4:	2965      	cmp	r1, #101	@ 0x65
 80099a6:	f103 33ff 	add.w	r3, r3, #4294967295
 80099aa:	6123      	str	r3, [r4, #16]
 80099ac:	d00c      	beq.n	80099c8 <_scanf_float+0x350>
 80099ae:	2945      	cmp	r1, #69	@ 0x45
 80099b0:	d00a      	beq.n	80099c8 <_scanf_float+0x350>
 80099b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80099b6:	464a      	mov	r2, r9
 80099b8:	4640      	mov	r0, r8
 80099ba:	1eb5      	subs	r5, r6, #2
 80099bc:	4798      	blx	r3
 80099be:	6923      	ldr	r3, [r4, #16]
 80099c0:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80099c4:	3b01      	subs	r3, #1
 80099c6:	6123      	str	r3, [r4, #16]
 80099c8:	462e      	mov	r6, r5
 80099ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80099ce:	464a      	mov	r2, r9
 80099d0:	4640      	mov	r0, r8
 80099d2:	4798      	blx	r3
 80099d4:	6822      	ldr	r2, [r4, #0]
 80099d6:	f012 0210 	ands.w	r2, r2, #16
 80099da:	d001      	beq.n	80099e0 <_scanf_float+0x368>
 80099dc:	2000      	movs	r0, #0
 80099de:	e68e      	b.n	80096fe <_scanf_float+0x86>
 80099e0:	7032      	strb	r2, [r6, #0]
 80099e2:	6823      	ldr	r3, [r4, #0]
 80099e4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80099e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80099ec:	d125      	bne.n	8009a3a <_scanf_float+0x3c2>
 80099ee:	9b02      	ldr	r3, [sp, #8]
 80099f0:	429f      	cmp	r7, r3
 80099f2:	d00a      	beq.n	8009a0a <_scanf_float+0x392>
 80099f4:	1bda      	subs	r2, r3, r7
 80099f6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80099fa:	4924      	ldr	r1, [pc, #144]	@ (8009a8c <_scanf_float+0x414>)
 80099fc:	429e      	cmp	r6, r3
 80099fe:	bf28      	it	cs
 8009a00:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8009a04:	4630      	mov	r0, r6
 8009a06:	f000 f93d 	bl	8009c84 <siprintf>
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	9901      	ldr	r1, [sp, #4]
 8009a0e:	4640      	mov	r0, r8
 8009a10:	f002 fcb6 	bl	800c380 <_strtod_r>
 8009a14:	6821      	ldr	r1, [r4, #0]
 8009a16:	9b03      	ldr	r3, [sp, #12]
 8009a18:	f011 0f02 	tst.w	r1, #2
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	ec57 6b10 	vmov	r6, r7, d0
 8009a22:	f103 0204 	add.w	r2, r3, #4
 8009a26:	d015      	beq.n	8009a54 <_scanf_float+0x3dc>
 8009a28:	9903      	ldr	r1, [sp, #12]
 8009a2a:	600a      	str	r2, [r1, #0]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	e9c3 6700 	strd	r6, r7, [r3]
 8009a32:	68e3      	ldr	r3, [r4, #12]
 8009a34:	3301      	adds	r3, #1
 8009a36:	60e3      	str	r3, [r4, #12]
 8009a38:	e7d0      	b.n	80099dc <_scanf_float+0x364>
 8009a3a:	9b04      	ldr	r3, [sp, #16]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d0e4      	beq.n	8009a0a <_scanf_float+0x392>
 8009a40:	9905      	ldr	r1, [sp, #20]
 8009a42:	230a      	movs	r3, #10
 8009a44:	4640      	mov	r0, r8
 8009a46:	3101      	adds	r1, #1
 8009a48:	f002 fd1a 	bl	800c480 <_strtol_r>
 8009a4c:	9b04      	ldr	r3, [sp, #16]
 8009a4e:	9e05      	ldr	r6, [sp, #20]
 8009a50:	1ac2      	subs	r2, r0, r3
 8009a52:	e7d0      	b.n	80099f6 <_scanf_float+0x37e>
 8009a54:	f011 0f04 	tst.w	r1, #4
 8009a58:	9903      	ldr	r1, [sp, #12]
 8009a5a:	600a      	str	r2, [r1, #0]
 8009a5c:	d1e6      	bne.n	8009a2c <_scanf_float+0x3b4>
 8009a5e:	681d      	ldr	r5, [r3, #0]
 8009a60:	4632      	mov	r2, r6
 8009a62:	463b      	mov	r3, r7
 8009a64:	4630      	mov	r0, r6
 8009a66:	4639      	mov	r1, r7
 8009a68:	f7f7 f844 	bl	8000af4 <__aeabi_dcmpun>
 8009a6c:	b128      	cbz	r0, 8009a7a <_scanf_float+0x402>
 8009a6e:	4808      	ldr	r0, [pc, #32]	@ (8009a90 <_scanf_float+0x418>)
 8009a70:	f000 fa64 	bl	8009f3c <nanf>
 8009a74:	ed85 0a00 	vstr	s0, [r5]
 8009a78:	e7db      	b.n	8009a32 <_scanf_float+0x3ba>
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	4639      	mov	r1, r7
 8009a7e:	f7f7 f897 	bl	8000bb0 <__aeabi_d2f>
 8009a82:	6028      	str	r0, [r5, #0]
 8009a84:	e7d5      	b.n	8009a32 <_scanf_float+0x3ba>
 8009a86:	2700      	movs	r7, #0
 8009a88:	e62e      	b.n	80096e8 <_scanf_float+0x70>
 8009a8a:	bf00      	nop
 8009a8c:	0800dfa6 	.word	0x0800dfa6
 8009a90:	0800e102 	.word	0x0800e102

08009a94 <std>:
 8009a94:	2300      	movs	r3, #0
 8009a96:	b510      	push	{r4, lr}
 8009a98:	4604      	mov	r4, r0
 8009a9a:	6083      	str	r3, [r0, #8]
 8009a9c:	8181      	strh	r1, [r0, #12]
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	6643      	str	r3, [r0, #100]	@ 0x64
 8009aa2:	81c2      	strh	r2, [r0, #14]
 8009aa4:	2208      	movs	r2, #8
 8009aa6:	6183      	str	r3, [r0, #24]
 8009aa8:	e9c0 3300 	strd	r3, r3, [r0]
 8009aac:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009ab0:	305c      	adds	r0, #92	@ 0x5c
 8009ab2:	f000 f97a 	bl	8009daa <memset>
 8009ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8009aec <std+0x58>)
 8009ab8:	6224      	str	r4, [r4, #32]
 8009aba:	6263      	str	r3, [r4, #36]	@ 0x24
 8009abc:	4b0c      	ldr	r3, [pc, #48]	@ (8009af0 <std+0x5c>)
 8009abe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8009af4 <std+0x60>)
 8009ac2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8009af8 <std+0x64>)
 8009ac6:	6323      	str	r3, [r4, #48]	@ 0x30
 8009ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8009afc <std+0x68>)
 8009aca:	429c      	cmp	r4, r3
 8009acc:	d006      	beq.n	8009adc <std+0x48>
 8009ace:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ad2:	4294      	cmp	r4, r2
 8009ad4:	d002      	beq.n	8009adc <std+0x48>
 8009ad6:	33d0      	adds	r3, #208	@ 0xd0
 8009ad8:	429c      	cmp	r4, r3
 8009ada:	d105      	bne.n	8009ae8 <std+0x54>
 8009adc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009ae0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ae4:	f000 ba18 	b.w	8009f18 <__retarget_lock_init_recursive>
 8009ae8:	bd10      	pop	{r4, pc}
 8009aea:	bf00      	nop
 8009aec:	08009d21 	.word	0x08009d21
 8009af0:	08009d47 	.word	0x08009d47
 8009af4:	08009d7f 	.word	0x08009d7f
 8009af8:	08009da3 	.word	0x08009da3
 8009afc:	200003b0 	.word	0x200003b0

08009b00 <stdio_exit_handler>:
 8009b00:	4a02      	ldr	r2, [pc, #8]	@ (8009b0c <stdio_exit_handler+0xc>)
 8009b02:	4903      	ldr	r1, [pc, #12]	@ (8009b10 <stdio_exit_handler+0x10>)
 8009b04:	4803      	ldr	r0, [pc, #12]	@ (8009b14 <stdio_exit_handler+0x14>)
 8009b06:	f000 b869 	b.w	8009bdc <_fwalk_sglue>
 8009b0a:	bf00      	nop
 8009b0c:	20000010 	.word	0x20000010
 8009b10:	0800ce75 	.word	0x0800ce75
 8009b14:	20000020 	.word	0x20000020

08009b18 <cleanup_stdio>:
 8009b18:	6841      	ldr	r1, [r0, #4]
 8009b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b4c <cleanup_stdio+0x34>)
 8009b1c:	4299      	cmp	r1, r3
 8009b1e:	b510      	push	{r4, lr}
 8009b20:	4604      	mov	r4, r0
 8009b22:	d001      	beq.n	8009b28 <cleanup_stdio+0x10>
 8009b24:	f003 f9a6 	bl	800ce74 <_fflush_r>
 8009b28:	68a1      	ldr	r1, [r4, #8]
 8009b2a:	4b09      	ldr	r3, [pc, #36]	@ (8009b50 <cleanup_stdio+0x38>)
 8009b2c:	4299      	cmp	r1, r3
 8009b2e:	d002      	beq.n	8009b36 <cleanup_stdio+0x1e>
 8009b30:	4620      	mov	r0, r4
 8009b32:	f003 f99f 	bl	800ce74 <_fflush_r>
 8009b36:	68e1      	ldr	r1, [r4, #12]
 8009b38:	4b06      	ldr	r3, [pc, #24]	@ (8009b54 <cleanup_stdio+0x3c>)
 8009b3a:	4299      	cmp	r1, r3
 8009b3c:	d004      	beq.n	8009b48 <cleanup_stdio+0x30>
 8009b3e:	4620      	mov	r0, r4
 8009b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b44:	f003 b996 	b.w	800ce74 <_fflush_r>
 8009b48:	bd10      	pop	{r4, pc}
 8009b4a:	bf00      	nop
 8009b4c:	200003b0 	.word	0x200003b0
 8009b50:	20000418 	.word	0x20000418
 8009b54:	20000480 	.word	0x20000480

08009b58 <global_stdio_init.part.0>:
 8009b58:	b510      	push	{r4, lr}
 8009b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8009b88 <global_stdio_init.part.0+0x30>)
 8009b5c:	2104      	movs	r1, #4
 8009b5e:	4c0b      	ldr	r4, [pc, #44]	@ (8009b8c <global_stdio_init.part.0+0x34>)
 8009b60:	4a0b      	ldr	r2, [pc, #44]	@ (8009b90 <global_stdio_init.part.0+0x38>)
 8009b62:	4620      	mov	r0, r4
 8009b64:	601a      	str	r2, [r3, #0]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f7ff ff94 	bl	8009a94 <std>
 8009b6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009b70:	2201      	movs	r2, #1
 8009b72:	2109      	movs	r1, #9
 8009b74:	f7ff ff8e 	bl	8009a94 <std>
 8009b78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009b7c:	2202      	movs	r2, #2
 8009b7e:	2112      	movs	r1, #18
 8009b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b84:	f7ff bf86 	b.w	8009a94 <std>
 8009b88:	200004e8 	.word	0x200004e8
 8009b8c:	200003b0 	.word	0x200003b0
 8009b90:	08009b01 	.word	0x08009b01

08009b94 <__sfp_lock_acquire>:
 8009b94:	4801      	ldr	r0, [pc, #4]	@ (8009b9c <__sfp_lock_acquire+0x8>)
 8009b96:	f000 b9c0 	b.w	8009f1a <__retarget_lock_acquire_recursive>
 8009b9a:	bf00      	nop
 8009b9c:	200004f1 	.word	0x200004f1

08009ba0 <__sfp_lock_release>:
 8009ba0:	4801      	ldr	r0, [pc, #4]	@ (8009ba8 <__sfp_lock_release+0x8>)
 8009ba2:	f000 b9bb 	b.w	8009f1c <__retarget_lock_release_recursive>
 8009ba6:	bf00      	nop
 8009ba8:	200004f1 	.word	0x200004f1

08009bac <__sinit>:
 8009bac:	b510      	push	{r4, lr}
 8009bae:	4604      	mov	r4, r0
 8009bb0:	f7ff fff0 	bl	8009b94 <__sfp_lock_acquire>
 8009bb4:	6a23      	ldr	r3, [r4, #32]
 8009bb6:	b11b      	cbz	r3, 8009bc0 <__sinit+0x14>
 8009bb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009bbc:	f7ff bff0 	b.w	8009ba0 <__sfp_lock_release>
 8009bc0:	4b04      	ldr	r3, [pc, #16]	@ (8009bd4 <__sinit+0x28>)
 8009bc2:	6223      	str	r3, [r4, #32]
 8009bc4:	4b04      	ldr	r3, [pc, #16]	@ (8009bd8 <__sinit+0x2c>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d1f5      	bne.n	8009bb8 <__sinit+0xc>
 8009bcc:	f7ff ffc4 	bl	8009b58 <global_stdio_init.part.0>
 8009bd0:	e7f2      	b.n	8009bb8 <__sinit+0xc>
 8009bd2:	bf00      	nop
 8009bd4:	08009b19 	.word	0x08009b19
 8009bd8:	200004e8 	.word	0x200004e8

08009bdc <_fwalk_sglue>:
 8009bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009be0:	4607      	mov	r7, r0
 8009be2:	4688      	mov	r8, r1
 8009be4:	4614      	mov	r4, r2
 8009be6:	2600      	movs	r6, #0
 8009be8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009bec:	f1b9 0901 	subs.w	r9, r9, #1
 8009bf0:	d505      	bpl.n	8009bfe <_fwalk_sglue+0x22>
 8009bf2:	6824      	ldr	r4, [r4, #0]
 8009bf4:	2c00      	cmp	r4, #0
 8009bf6:	d1f7      	bne.n	8009be8 <_fwalk_sglue+0xc>
 8009bf8:	4630      	mov	r0, r6
 8009bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bfe:	89ab      	ldrh	r3, [r5, #12]
 8009c00:	2b01      	cmp	r3, #1
 8009c02:	d907      	bls.n	8009c14 <_fwalk_sglue+0x38>
 8009c04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c08:	3301      	adds	r3, #1
 8009c0a:	d003      	beq.n	8009c14 <_fwalk_sglue+0x38>
 8009c0c:	4629      	mov	r1, r5
 8009c0e:	4638      	mov	r0, r7
 8009c10:	47c0      	blx	r8
 8009c12:	4306      	orrs	r6, r0
 8009c14:	3568      	adds	r5, #104	@ 0x68
 8009c16:	e7e9      	b.n	8009bec <_fwalk_sglue+0x10>

08009c18 <sniprintf>:
 8009c18:	b40c      	push	{r2, r3}
 8009c1a:	4b19      	ldr	r3, [pc, #100]	@ (8009c80 <sniprintf+0x68>)
 8009c1c:	b530      	push	{r4, r5, lr}
 8009c1e:	1e0c      	subs	r4, r1, #0
 8009c20:	b09d      	sub	sp, #116	@ 0x74
 8009c22:	681d      	ldr	r5, [r3, #0]
 8009c24:	da08      	bge.n	8009c38 <sniprintf+0x20>
 8009c26:	238b      	movs	r3, #139	@ 0x8b
 8009c28:	f04f 30ff 	mov.w	r0, #4294967295
 8009c2c:	602b      	str	r3, [r5, #0]
 8009c2e:	b01d      	add	sp, #116	@ 0x74
 8009c30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009c34:	b002      	add	sp, #8
 8009c36:	4770      	bx	lr
 8009c38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009c3c:	9002      	str	r0, [sp, #8]
 8009c3e:	9006      	str	r0, [sp, #24]
 8009c40:	a902      	add	r1, sp, #8
 8009c42:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c46:	f04f 0300 	mov.w	r3, #0
 8009c4a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009c50:	bf14      	ite	ne
 8009c52:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009c56:	4623      	moveq	r3, r4
 8009c58:	9304      	str	r3, [sp, #16]
 8009c5a:	9307      	str	r3, [sp, #28]
 8009c5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009c60:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009c64:	ab21      	add	r3, sp, #132	@ 0x84
 8009c66:	9301      	str	r3, [sp, #4]
 8009c68:	f002 fc68 	bl	800c53c <_svfiprintf_r>
 8009c6c:	1c43      	adds	r3, r0, #1
 8009c6e:	bfbc      	itt	lt
 8009c70:	238b      	movlt	r3, #139	@ 0x8b
 8009c72:	602b      	strlt	r3, [r5, #0]
 8009c74:	2c00      	cmp	r4, #0
 8009c76:	d0da      	beq.n	8009c2e <sniprintf+0x16>
 8009c78:	9b02      	ldr	r3, [sp, #8]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	701a      	strb	r2, [r3, #0]
 8009c7e:	e7d6      	b.n	8009c2e <sniprintf+0x16>
 8009c80:	2000001c 	.word	0x2000001c

08009c84 <siprintf>:
 8009c84:	b40e      	push	{r1, r2, r3}
 8009c86:	b510      	push	{r4, lr}
 8009c88:	b09d      	sub	sp, #116	@ 0x74
 8009c8a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009c8e:	2400      	movs	r4, #0
 8009c90:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009c92:	9002      	str	r0, [sp, #8]
 8009c94:	9006      	str	r0, [sp, #24]
 8009c96:	9107      	str	r1, [sp, #28]
 8009c98:	9104      	str	r1, [sp, #16]
 8009c9a:	4809      	ldr	r0, [pc, #36]	@ (8009cc0 <siprintf+0x3c>)
 8009c9c:	4909      	ldr	r1, [pc, #36]	@ (8009cc4 <siprintf+0x40>)
 8009c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009ca2:	9105      	str	r1, [sp, #20]
 8009ca4:	a902      	add	r1, sp, #8
 8009ca6:	6800      	ldr	r0, [r0, #0]
 8009ca8:	9301      	str	r3, [sp, #4]
 8009caa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009cac:	f002 fc46 	bl	800c53c <_svfiprintf_r>
 8009cb0:	9b02      	ldr	r3, [sp, #8]
 8009cb2:	701c      	strb	r4, [r3, #0]
 8009cb4:	b01d      	add	sp, #116	@ 0x74
 8009cb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cba:	b003      	add	sp, #12
 8009cbc:	4770      	bx	lr
 8009cbe:	bf00      	nop
 8009cc0:	2000001c 	.word	0x2000001c
 8009cc4:	ffff0208 	.word	0xffff0208

08009cc8 <siscanf>:
 8009cc8:	b40e      	push	{r1, r2, r3}
 8009cca:	b570      	push	{r4, r5, r6, lr}
 8009ccc:	b09d      	sub	sp, #116	@ 0x74
 8009cce:	2500      	movs	r5, #0
 8009cd0:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8009cd4:	ac21      	add	r4, sp, #132	@ 0x84
 8009cd6:	951b      	str	r5, [sp, #108]	@ 0x6c
 8009cd8:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009cdc:	f854 6b04 	ldr.w	r6, [r4], #4
 8009ce0:	9002      	str	r0, [sp, #8]
 8009ce2:	9006      	str	r0, [sp, #24]
 8009ce4:	f7f6 faa8 	bl	8000238 <strlen>
 8009ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8009d18 <siscanf+0x50>)
 8009cea:	4632      	mov	r2, r6
 8009cec:	9003      	str	r0, [sp, #12]
 8009cee:	a902      	add	r1, sp, #8
 8009cf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cf2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009cf6:	9007      	str	r0, [sp, #28]
 8009cf8:	4808      	ldr	r0, [pc, #32]	@ (8009d1c <siscanf+0x54>)
 8009cfa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009cfe:	4623      	mov	r3, r4
 8009d00:	6800      	ldr	r0, [r0, #0]
 8009d02:	950f      	str	r5, [sp, #60]	@ 0x3c
 8009d04:	9514      	str	r5, [sp, #80]	@ 0x50
 8009d06:	9401      	str	r4, [sp, #4]
 8009d08:	f002 fd6e 	bl	800c7e8 <__ssvfiscanf_r>
 8009d0c:	b01d      	add	sp, #116	@ 0x74
 8009d0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009d12:	b003      	add	sp, #12
 8009d14:	4770      	bx	lr
 8009d16:	bf00      	nop
 8009d18:	08009d43 	.word	0x08009d43
 8009d1c:	2000001c 	.word	0x2000001c

08009d20 <__sread>:
 8009d20:	b510      	push	{r4, lr}
 8009d22:	460c      	mov	r4, r1
 8009d24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d28:	f000 f8a8 	bl	8009e7c <_read_r>
 8009d2c:	2800      	cmp	r0, #0
 8009d2e:	bfab      	itete	ge
 8009d30:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009d32:	89a3      	ldrhlt	r3, [r4, #12]
 8009d34:	181b      	addge	r3, r3, r0
 8009d36:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009d3a:	bfac      	ite	ge
 8009d3c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009d3e:	81a3      	strhlt	r3, [r4, #12]
 8009d40:	bd10      	pop	{r4, pc}

08009d42 <__seofread>:
 8009d42:	2000      	movs	r0, #0
 8009d44:	4770      	bx	lr

08009d46 <__swrite>:
 8009d46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d4a:	461f      	mov	r7, r3
 8009d4c:	898b      	ldrh	r3, [r1, #12]
 8009d4e:	4605      	mov	r5, r0
 8009d50:	460c      	mov	r4, r1
 8009d52:	05db      	lsls	r3, r3, #23
 8009d54:	4616      	mov	r6, r2
 8009d56:	d505      	bpl.n	8009d64 <__swrite+0x1e>
 8009d58:	2302      	movs	r3, #2
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d60:	f000 f87a 	bl	8009e58 <_lseek_r>
 8009d64:	89a3      	ldrh	r3, [r4, #12]
 8009d66:	4632      	mov	r2, r6
 8009d68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d6c:	4628      	mov	r0, r5
 8009d6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009d72:	81a3      	strh	r3, [r4, #12]
 8009d74:	463b      	mov	r3, r7
 8009d76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d7a:	f000 b891 	b.w	8009ea0 <_write_r>

08009d7e <__sseek>:
 8009d7e:	b510      	push	{r4, lr}
 8009d80:	460c      	mov	r4, r1
 8009d82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d86:	f000 f867 	bl	8009e58 <_lseek_r>
 8009d8a:	1c43      	adds	r3, r0, #1
 8009d8c:	89a3      	ldrh	r3, [r4, #12]
 8009d8e:	bf15      	itete	ne
 8009d90:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009d92:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009d96:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009d9a:	81a3      	strheq	r3, [r4, #12]
 8009d9c:	bf18      	it	ne
 8009d9e:	81a3      	strhne	r3, [r4, #12]
 8009da0:	bd10      	pop	{r4, pc}

08009da2 <__sclose>:
 8009da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009da6:	f000 b847 	b.w	8009e38 <_close_r>

08009daa <memset>:
 8009daa:	4402      	add	r2, r0
 8009dac:	4603      	mov	r3, r0
 8009dae:	4293      	cmp	r3, r2
 8009db0:	d100      	bne.n	8009db4 <memset+0xa>
 8009db2:	4770      	bx	lr
 8009db4:	f803 1b01 	strb.w	r1, [r3], #1
 8009db8:	e7f9      	b.n	8009dae <memset+0x4>

08009dba <strncmp>:
 8009dba:	b510      	push	{r4, lr}
 8009dbc:	b16a      	cbz	r2, 8009dda <strncmp+0x20>
 8009dbe:	3901      	subs	r1, #1
 8009dc0:	1884      	adds	r4, r0, r2
 8009dc2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009dc6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d103      	bne.n	8009dd6 <strncmp+0x1c>
 8009dce:	42a0      	cmp	r0, r4
 8009dd0:	d001      	beq.n	8009dd6 <strncmp+0x1c>
 8009dd2:	2a00      	cmp	r2, #0
 8009dd4:	d1f5      	bne.n	8009dc2 <strncmp+0x8>
 8009dd6:	1ad0      	subs	r0, r2, r3
 8009dd8:	bd10      	pop	{r4, pc}
 8009dda:	4610      	mov	r0, r2
 8009ddc:	e7fc      	b.n	8009dd8 <strncmp+0x1e>

08009dde <strncpy>:
 8009dde:	3901      	subs	r1, #1
 8009de0:	4603      	mov	r3, r0
 8009de2:	b510      	push	{r4, lr}
 8009de4:	b132      	cbz	r2, 8009df4 <strncpy+0x16>
 8009de6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009dea:	3a01      	subs	r2, #1
 8009dec:	f803 4b01 	strb.w	r4, [r3], #1
 8009df0:	2c00      	cmp	r4, #0
 8009df2:	d1f7      	bne.n	8009de4 <strncpy+0x6>
 8009df4:	441a      	add	r2, r3
 8009df6:	2100      	movs	r1, #0
 8009df8:	4293      	cmp	r3, r2
 8009dfa:	d100      	bne.n	8009dfe <strncpy+0x20>
 8009dfc:	bd10      	pop	{r4, pc}
 8009dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8009e02:	e7f9      	b.n	8009df8 <strncpy+0x1a>

08009e04 <strstr>:
 8009e04:	780a      	ldrb	r2, [r1, #0]
 8009e06:	b570      	push	{r4, r5, r6, lr}
 8009e08:	b96a      	cbnz	r2, 8009e26 <strstr+0x22>
 8009e0a:	bd70      	pop	{r4, r5, r6, pc}
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d109      	bne.n	8009e24 <strstr+0x20>
 8009e10:	460c      	mov	r4, r1
 8009e12:	4605      	mov	r5, r0
 8009e14:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d0f6      	beq.n	8009e0a <strstr+0x6>
 8009e1c:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009e20:	429e      	cmp	r6, r3
 8009e22:	d0f7      	beq.n	8009e14 <strstr+0x10>
 8009e24:	3001      	adds	r0, #1
 8009e26:	7803      	ldrb	r3, [r0, #0]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1ef      	bne.n	8009e0c <strstr+0x8>
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	e7ec      	b.n	8009e0a <strstr+0x6>

08009e30 <_localeconv_r>:
 8009e30:	4800      	ldr	r0, [pc, #0]	@ (8009e34 <_localeconv_r+0x4>)
 8009e32:	4770      	bx	lr
 8009e34:	2000015c 	.word	0x2000015c

08009e38 <_close_r>:
 8009e38:	b538      	push	{r3, r4, r5, lr}
 8009e3a:	2300      	movs	r3, #0
 8009e3c:	4d05      	ldr	r5, [pc, #20]	@ (8009e54 <_close_r+0x1c>)
 8009e3e:	4604      	mov	r4, r0
 8009e40:	4608      	mov	r0, r1
 8009e42:	602b      	str	r3, [r5, #0]
 8009e44:	f7f8 f8a6 	bl	8001f94 <_close>
 8009e48:	1c43      	adds	r3, r0, #1
 8009e4a:	d102      	bne.n	8009e52 <_close_r+0x1a>
 8009e4c:	682b      	ldr	r3, [r5, #0]
 8009e4e:	b103      	cbz	r3, 8009e52 <_close_r+0x1a>
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	bd38      	pop	{r3, r4, r5, pc}
 8009e54:	200004ec 	.word	0x200004ec

08009e58 <_lseek_r>:
 8009e58:	b538      	push	{r3, r4, r5, lr}
 8009e5a:	4604      	mov	r4, r0
 8009e5c:	4d06      	ldr	r5, [pc, #24]	@ (8009e78 <_lseek_r+0x20>)
 8009e5e:	4608      	mov	r0, r1
 8009e60:	4611      	mov	r1, r2
 8009e62:	2200      	movs	r2, #0
 8009e64:	602a      	str	r2, [r5, #0]
 8009e66:	461a      	mov	r2, r3
 8009e68:	f7f8 f8bb 	bl	8001fe2 <_lseek>
 8009e6c:	1c43      	adds	r3, r0, #1
 8009e6e:	d102      	bne.n	8009e76 <_lseek_r+0x1e>
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	b103      	cbz	r3, 8009e76 <_lseek_r+0x1e>
 8009e74:	6023      	str	r3, [r4, #0]
 8009e76:	bd38      	pop	{r3, r4, r5, pc}
 8009e78:	200004ec 	.word	0x200004ec

08009e7c <_read_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4604      	mov	r4, r0
 8009e80:	4d06      	ldr	r5, [pc, #24]	@ (8009e9c <_read_r+0x20>)
 8009e82:	4608      	mov	r0, r1
 8009e84:	4611      	mov	r1, r2
 8009e86:	2200      	movs	r2, #0
 8009e88:	602a      	str	r2, [r5, #0]
 8009e8a:	461a      	mov	r2, r3
 8009e8c:	f7f8 f849 	bl	8001f22 <_read>
 8009e90:	1c43      	adds	r3, r0, #1
 8009e92:	d102      	bne.n	8009e9a <_read_r+0x1e>
 8009e94:	682b      	ldr	r3, [r5, #0]
 8009e96:	b103      	cbz	r3, 8009e9a <_read_r+0x1e>
 8009e98:	6023      	str	r3, [r4, #0]
 8009e9a:	bd38      	pop	{r3, r4, r5, pc}
 8009e9c:	200004ec 	.word	0x200004ec

08009ea0 <_write_r>:
 8009ea0:	b538      	push	{r3, r4, r5, lr}
 8009ea2:	4604      	mov	r4, r0
 8009ea4:	4d06      	ldr	r5, [pc, #24]	@ (8009ec0 <_write_r+0x20>)
 8009ea6:	4608      	mov	r0, r1
 8009ea8:	4611      	mov	r1, r2
 8009eaa:	2200      	movs	r2, #0
 8009eac:	602a      	str	r2, [r5, #0]
 8009eae:	461a      	mov	r2, r3
 8009eb0:	f7f8 f854 	bl	8001f5c <_write>
 8009eb4:	1c43      	adds	r3, r0, #1
 8009eb6:	d102      	bne.n	8009ebe <_write_r+0x1e>
 8009eb8:	682b      	ldr	r3, [r5, #0]
 8009eba:	b103      	cbz	r3, 8009ebe <_write_r+0x1e>
 8009ebc:	6023      	str	r3, [r4, #0]
 8009ebe:	bd38      	pop	{r3, r4, r5, pc}
 8009ec0:	200004ec 	.word	0x200004ec

08009ec4 <__errno>:
 8009ec4:	4b01      	ldr	r3, [pc, #4]	@ (8009ecc <__errno+0x8>)
 8009ec6:	6818      	ldr	r0, [r3, #0]
 8009ec8:	4770      	bx	lr
 8009eca:	bf00      	nop
 8009ecc:	2000001c 	.word	0x2000001c

08009ed0 <__libc_init_array>:
 8009ed0:	b570      	push	{r4, r5, r6, lr}
 8009ed2:	4d0d      	ldr	r5, [pc, #52]	@ (8009f08 <__libc_init_array+0x38>)
 8009ed4:	2600      	movs	r6, #0
 8009ed6:	4c0d      	ldr	r4, [pc, #52]	@ (8009f0c <__libc_init_array+0x3c>)
 8009ed8:	1b64      	subs	r4, r4, r5
 8009eda:	10a4      	asrs	r4, r4, #2
 8009edc:	42a6      	cmp	r6, r4
 8009ede:	d109      	bne.n	8009ef4 <__libc_init_array+0x24>
 8009ee0:	4d0b      	ldr	r5, [pc, #44]	@ (8009f10 <__libc_init_array+0x40>)
 8009ee2:	2600      	movs	r6, #0
 8009ee4:	4c0b      	ldr	r4, [pc, #44]	@ (8009f14 <__libc_init_array+0x44>)
 8009ee6:	f003 ff83 	bl	800ddf0 <_init>
 8009eea:	1b64      	subs	r4, r4, r5
 8009eec:	10a4      	asrs	r4, r4, #2
 8009eee:	42a6      	cmp	r6, r4
 8009ef0:	d105      	bne.n	8009efe <__libc_init_array+0x2e>
 8009ef2:	bd70      	pop	{r4, r5, r6, pc}
 8009ef4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ef8:	3601      	adds	r6, #1
 8009efa:	4798      	blx	r3
 8009efc:	e7ee      	b.n	8009edc <__libc_init_array+0xc>
 8009efe:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f02:	3601      	adds	r6, #1
 8009f04:	4798      	blx	r3
 8009f06:	e7f2      	b.n	8009eee <__libc_init_array+0x1e>
 8009f08:	0800e3bc 	.word	0x0800e3bc
 8009f0c:	0800e3bc 	.word	0x0800e3bc
 8009f10:	0800e3bc 	.word	0x0800e3bc
 8009f14:	0800e3c0 	.word	0x0800e3c0

08009f18 <__retarget_lock_init_recursive>:
 8009f18:	4770      	bx	lr

08009f1a <__retarget_lock_acquire_recursive>:
 8009f1a:	4770      	bx	lr

08009f1c <__retarget_lock_release_recursive>:
 8009f1c:	4770      	bx	lr

08009f1e <memchr>:
 8009f1e:	b2c9      	uxtb	r1, r1
 8009f20:	4603      	mov	r3, r0
 8009f22:	4402      	add	r2, r0
 8009f24:	b510      	push	{r4, lr}
 8009f26:	4293      	cmp	r3, r2
 8009f28:	4618      	mov	r0, r3
 8009f2a:	d101      	bne.n	8009f30 <memchr+0x12>
 8009f2c:	2000      	movs	r0, #0
 8009f2e:	e003      	b.n	8009f38 <memchr+0x1a>
 8009f30:	7804      	ldrb	r4, [r0, #0]
 8009f32:	3301      	adds	r3, #1
 8009f34:	428c      	cmp	r4, r1
 8009f36:	d1f6      	bne.n	8009f26 <memchr+0x8>
 8009f38:	bd10      	pop	{r4, pc}
	...

08009f3c <nanf>:
 8009f3c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009f44 <nanf+0x8>
 8009f40:	4770      	bx	lr
 8009f42:	bf00      	nop
 8009f44:	7fc00000 	.word	0x7fc00000

08009f48 <quorem>:
 8009f48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f4c:	6903      	ldr	r3, [r0, #16]
 8009f4e:	4607      	mov	r7, r0
 8009f50:	690c      	ldr	r4, [r1, #16]
 8009f52:	42a3      	cmp	r3, r4
 8009f54:	f2c0 8083 	blt.w	800a05e <quorem+0x116>
 8009f58:	3c01      	subs	r4, #1
 8009f5a:	f100 0514 	add.w	r5, r0, #20
 8009f5e:	f101 0814 	add.w	r8, r1, #20
 8009f62:	00a3      	lsls	r3, r4, #2
 8009f64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009f68:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009f6c:	9300      	str	r3, [sp, #0]
 8009f6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009f72:	9301      	str	r3, [sp, #4]
 8009f74:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009f78:	3301      	adds	r3, #1
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	fbb2 f6f3 	udiv	r6, r2, r3
 8009f80:	d331      	bcc.n	8009fe6 <quorem+0x9e>
 8009f82:	f04f 0a00 	mov.w	sl, #0
 8009f86:	46c4      	mov	ip, r8
 8009f88:	46ae      	mov	lr, r5
 8009f8a:	46d3      	mov	fp, sl
 8009f8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009f90:	b298      	uxth	r0, r3
 8009f92:	45e1      	cmp	r9, ip
 8009f94:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8009f98:	fb06 a000 	mla	r0, r6, r0, sl
 8009f9c:	ea4f 4210 	mov.w	r2, r0, lsr #16
 8009fa0:	b280      	uxth	r0, r0
 8009fa2:	fb06 2303 	mla	r3, r6, r3, r2
 8009fa6:	f8de 2000 	ldr.w	r2, [lr]
 8009faa:	b292      	uxth	r2, r2
 8009fac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009fb0:	eba2 0200 	sub.w	r2, r2, r0
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	f8de 0000 	ldr.w	r0, [lr]
 8009fba:	445a      	add	r2, fp
 8009fbc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009fc0:	b292      	uxth	r2, r2
 8009fc2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009fc6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009fca:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009fce:	f84e 2b04 	str.w	r2, [lr], #4
 8009fd2:	d2db      	bcs.n	8009f8c <quorem+0x44>
 8009fd4:	9b00      	ldr	r3, [sp, #0]
 8009fd6:	58eb      	ldr	r3, [r5, r3]
 8009fd8:	b92b      	cbnz	r3, 8009fe6 <quorem+0x9e>
 8009fda:	9b01      	ldr	r3, [sp, #4]
 8009fdc:	3b04      	subs	r3, #4
 8009fde:	429d      	cmp	r5, r3
 8009fe0:	461a      	mov	r2, r3
 8009fe2:	d330      	bcc.n	800a046 <quorem+0xfe>
 8009fe4:	613c      	str	r4, [r7, #16]
 8009fe6:	4638      	mov	r0, r7
 8009fe8:	f001 f9d0 	bl	800b38c <__mcmp>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	db26      	blt.n	800a03e <quorem+0xf6>
 8009ff0:	4629      	mov	r1, r5
 8009ff2:	2000      	movs	r0, #0
 8009ff4:	f858 2b04 	ldr.w	r2, [r8], #4
 8009ff8:	f8d1 c000 	ldr.w	ip, [r1]
 8009ffc:	fa1f fe82 	uxth.w	lr, r2
 800a000:	45c1      	cmp	r9, r8
 800a002:	fa1f f38c 	uxth.w	r3, ip
 800a006:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800a00a:	eba3 030e 	sub.w	r3, r3, lr
 800a00e:	4403      	add	r3, r0
 800a010:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a014:	b29b      	uxth	r3, r3
 800a016:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a01a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a01e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a022:	f841 3b04 	str.w	r3, [r1], #4
 800a026:	d2e5      	bcs.n	8009ff4 <quorem+0xac>
 800a028:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a02c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a030:	b922      	cbnz	r2, 800a03c <quorem+0xf4>
 800a032:	3b04      	subs	r3, #4
 800a034:	429d      	cmp	r5, r3
 800a036:	461a      	mov	r2, r3
 800a038:	d30b      	bcc.n	800a052 <quorem+0x10a>
 800a03a:	613c      	str	r4, [r7, #16]
 800a03c:	3601      	adds	r6, #1
 800a03e:	4630      	mov	r0, r6
 800a040:	b003      	add	sp, #12
 800a042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a046:	6812      	ldr	r2, [r2, #0]
 800a048:	3b04      	subs	r3, #4
 800a04a:	2a00      	cmp	r2, #0
 800a04c:	d1ca      	bne.n	8009fe4 <quorem+0x9c>
 800a04e:	3c01      	subs	r4, #1
 800a050:	e7c5      	b.n	8009fde <quorem+0x96>
 800a052:	6812      	ldr	r2, [r2, #0]
 800a054:	3b04      	subs	r3, #4
 800a056:	2a00      	cmp	r2, #0
 800a058:	d1ef      	bne.n	800a03a <quorem+0xf2>
 800a05a:	3c01      	subs	r4, #1
 800a05c:	e7ea      	b.n	800a034 <quorem+0xec>
 800a05e:	2000      	movs	r0, #0
 800a060:	e7ee      	b.n	800a040 <quorem+0xf8>
 800a062:	0000      	movs	r0, r0
 800a064:	0000      	movs	r0, r0
	...

0800a068 <_dtoa_r>:
 800a068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a06c:	69c7      	ldr	r7, [r0, #28]
 800a06e:	b097      	sub	sp, #92	@ 0x5c
 800a070:	4681      	mov	r9, r0
 800a072:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a074:	9107      	str	r1, [sp, #28]
 800a076:	920c      	str	r2, [sp, #48]	@ 0x30
 800a078:	9311      	str	r3, [sp, #68]	@ 0x44
 800a07a:	ec55 4b10 	vmov	r4, r5, d0
 800a07e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a082:	b97f      	cbnz	r7, 800a0a4 <_dtoa_r+0x3c>
 800a084:	2010      	movs	r0, #16
 800a086:	f000 fe0b 	bl	800aca0 <malloc>
 800a08a:	4602      	mov	r2, r0
 800a08c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a090:	b920      	cbnz	r0, 800a09c <_dtoa_r+0x34>
 800a092:	4ba9      	ldr	r3, [pc, #676]	@ (800a338 <_dtoa_r+0x2d0>)
 800a094:	21ef      	movs	r1, #239	@ 0xef
 800a096:	48a9      	ldr	r0, [pc, #676]	@ (800a33c <_dtoa_r+0x2d4>)
 800a098:	f002 ffc6 	bl	800d028 <__assert_func>
 800a09c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a0a0:	6007      	str	r7, [r0, #0]
 800a0a2:	60c7      	str	r7, [r0, #12]
 800a0a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a0a8:	6819      	ldr	r1, [r3, #0]
 800a0aa:	b159      	cbz	r1, 800a0c4 <_dtoa_r+0x5c>
 800a0ac:	685a      	ldr	r2, [r3, #4]
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	4648      	mov	r0, r9
 800a0b2:	4093      	lsls	r3, r2
 800a0b4:	604a      	str	r2, [r1, #4]
 800a0b6:	608b      	str	r3, [r1, #8]
 800a0b8:	f000 fee8 	bl	800ae8c <_Bfree>
 800a0bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	601a      	str	r2, [r3, #0]
 800a0c4:	1e2b      	subs	r3, r5, #0
 800a0c6:	bfb7      	itett	lt
 800a0c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a0cc:	2300      	movge	r3, #0
 800a0ce:	2201      	movlt	r2, #1
 800a0d0:	9305      	strlt	r3, [sp, #20]
 800a0d2:	bfa8      	it	ge
 800a0d4:	6033      	strge	r3, [r6, #0]
 800a0d6:	9f05      	ldr	r7, [sp, #20]
 800a0d8:	4b99      	ldr	r3, [pc, #612]	@ (800a340 <_dtoa_r+0x2d8>)
 800a0da:	bfb8      	it	lt
 800a0dc:	6032      	strlt	r2, [r6, #0]
 800a0de:	43bb      	bics	r3, r7
 800a0e0:	d112      	bne.n	800a108 <_dtoa_r+0xa0>
 800a0e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a0e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a0e8:	6013      	str	r3, [r2, #0]
 800a0ea:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a0ee:	4323      	orrs	r3, r4
 800a0f0:	f000 855a 	beq.w	800aba8 <_dtoa_r+0xb40>
 800a0f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a0f6:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800a354 <_dtoa_r+0x2ec>
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	f000 855c 	beq.w	800abb8 <_dtoa_r+0xb50>
 800a100:	f10a 0303 	add.w	r3, sl, #3
 800a104:	f000 bd56 	b.w	800abb4 <_dtoa_r+0xb4c>
 800a108:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a10c:	2200      	movs	r2, #0
 800a10e:	2300      	movs	r3, #0
 800a110:	ec51 0b17 	vmov	r0, r1, d7
 800a114:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a118:	f7f6 fcba 	bl	8000a90 <__aeabi_dcmpeq>
 800a11c:	4680      	mov	r8, r0
 800a11e:	b158      	cbz	r0, 800a138 <_dtoa_r+0xd0>
 800a120:	2301      	movs	r3, #1
 800a122:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a124:	6013      	str	r3, [r2, #0]
 800a126:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a128:	b113      	cbz	r3, 800a130 <_dtoa_r+0xc8>
 800a12a:	4b86      	ldr	r3, [pc, #536]	@ (800a344 <_dtoa_r+0x2dc>)
 800a12c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a12e:	6013      	str	r3, [r2, #0]
 800a130:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800a358 <_dtoa_r+0x2f0>
 800a134:	f000 bd40 	b.w	800abb8 <_dtoa_r+0xb50>
 800a138:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a13c:	aa14      	add	r2, sp, #80	@ 0x50
 800a13e:	a915      	add	r1, sp, #84	@ 0x54
 800a140:	4648      	mov	r0, r9
 800a142:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a146:	f001 fa49 	bl	800b5dc <__d2b>
 800a14a:	9002      	str	r0, [sp, #8]
 800a14c:	2e00      	cmp	r6, #0
 800a14e:	d076      	beq.n	800a23e <_dtoa_r+0x1d6>
 800a150:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a152:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a156:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a15a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a15e:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a162:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a166:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a16a:	4619      	mov	r1, r3
 800a16c:	2200      	movs	r2, #0
 800a16e:	4b76      	ldr	r3, [pc, #472]	@ (800a348 <_dtoa_r+0x2e0>)
 800a170:	f7f6 f86e 	bl	8000250 <__aeabi_dsub>
 800a174:	a36a      	add	r3, pc, #424	@ (adr r3, 800a320 <_dtoa_r+0x2b8>)
 800a176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a17a:	f7f6 fa21 	bl	80005c0 <__aeabi_dmul>
 800a17e:	a36a      	add	r3, pc, #424	@ (adr r3, 800a328 <_dtoa_r+0x2c0>)
 800a180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a184:	f7f6 f866 	bl	8000254 <__adddf3>
 800a188:	4604      	mov	r4, r0
 800a18a:	460d      	mov	r5, r1
 800a18c:	4630      	mov	r0, r6
 800a18e:	f7f6 f9ad 	bl	80004ec <__aeabi_i2d>
 800a192:	a367      	add	r3, pc, #412	@ (adr r3, 800a330 <_dtoa_r+0x2c8>)
 800a194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a198:	f7f6 fa12 	bl	80005c0 <__aeabi_dmul>
 800a19c:	4602      	mov	r2, r0
 800a19e:	460b      	mov	r3, r1
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	4629      	mov	r1, r5
 800a1a4:	f7f6 f856 	bl	8000254 <__adddf3>
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	460d      	mov	r5, r1
 800a1ac:	f7f6 fcb8 	bl	8000b20 <__aeabi_d2iz>
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	4607      	mov	r7, r0
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	4620      	mov	r0, r4
 800a1b8:	4629      	mov	r1, r5
 800a1ba:	f7f6 fc73 	bl	8000aa4 <__aeabi_dcmplt>
 800a1be:	b140      	cbz	r0, 800a1d2 <_dtoa_r+0x16a>
 800a1c0:	4638      	mov	r0, r7
 800a1c2:	f7f6 f993 	bl	80004ec <__aeabi_i2d>
 800a1c6:	4622      	mov	r2, r4
 800a1c8:	462b      	mov	r3, r5
 800a1ca:	f7f6 fc61 	bl	8000a90 <__aeabi_dcmpeq>
 800a1ce:	b900      	cbnz	r0, 800a1d2 <_dtoa_r+0x16a>
 800a1d0:	3f01      	subs	r7, #1
 800a1d2:	2f16      	cmp	r7, #22
 800a1d4:	d852      	bhi.n	800a27c <_dtoa_r+0x214>
 800a1d6:	4b5d      	ldr	r3, [pc, #372]	@ (800a34c <_dtoa_r+0x2e4>)
 800a1d8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a1dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e4:	f7f6 fc5e 	bl	8000aa4 <__aeabi_dcmplt>
 800a1e8:	2800      	cmp	r0, #0
 800a1ea:	d049      	beq.n	800a280 <_dtoa_r+0x218>
 800a1ec:	3f01      	subs	r7, #1
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a1f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a1f4:	1b9b      	subs	r3, r3, r6
 800a1f6:	1e5a      	subs	r2, r3, #1
 800a1f8:	bf4c      	ite	mi
 800a1fa:	f1c3 0301 	rsbmi	r3, r3, #1
 800a1fe:	2300      	movpl	r3, #0
 800a200:	9206      	str	r2, [sp, #24]
 800a202:	bf45      	ittet	mi
 800a204:	9300      	strmi	r3, [sp, #0]
 800a206:	2300      	movmi	r3, #0
 800a208:	9300      	strpl	r3, [sp, #0]
 800a20a:	9306      	strmi	r3, [sp, #24]
 800a20c:	2f00      	cmp	r7, #0
 800a20e:	db39      	blt.n	800a284 <_dtoa_r+0x21c>
 800a210:	9b06      	ldr	r3, [sp, #24]
 800a212:	970d      	str	r7, [sp, #52]	@ 0x34
 800a214:	443b      	add	r3, r7
 800a216:	9306      	str	r3, [sp, #24]
 800a218:	2300      	movs	r3, #0
 800a21a:	9308      	str	r3, [sp, #32]
 800a21c:	9b07      	ldr	r3, [sp, #28]
 800a21e:	2b09      	cmp	r3, #9
 800a220:	d863      	bhi.n	800a2ea <_dtoa_r+0x282>
 800a222:	2b05      	cmp	r3, #5
 800a224:	bfc5      	ittet	gt
 800a226:	3b04      	subgt	r3, #4
 800a228:	2400      	movgt	r4, #0
 800a22a:	2401      	movle	r4, #1
 800a22c:	9307      	strgt	r3, [sp, #28]
 800a22e:	9b07      	ldr	r3, [sp, #28]
 800a230:	3b02      	subs	r3, #2
 800a232:	2b03      	cmp	r3, #3
 800a234:	d865      	bhi.n	800a302 <_dtoa_r+0x29a>
 800a236:	e8df f003 	tbb	[pc, r3]
 800a23a:	5654      	.short	0x5654
 800a23c:	2d39      	.short	0x2d39
 800a23e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a242:	441e      	add	r6, r3
 800a244:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a248:	2b20      	cmp	r3, #32
 800a24a:	bfc9      	itett	gt
 800a24c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a250:	f1c3 0320 	rsble	r3, r3, #32
 800a254:	409f      	lslgt	r7, r3
 800a256:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a25a:	bfd8      	it	le
 800a25c:	fa04 f003 	lslle.w	r0, r4, r3
 800a260:	f106 36ff 	add.w	r6, r6, #4294967295
 800a264:	bfc4      	itt	gt
 800a266:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a26a:	ea47 0003 	orrgt.w	r0, r7, r3
 800a26e:	f7f6 f92d 	bl	80004cc <__aeabi_ui2d>
 800a272:	2201      	movs	r2, #1
 800a274:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a278:	9212      	str	r2, [sp, #72]	@ 0x48
 800a27a:	e776      	b.n	800a16a <_dtoa_r+0x102>
 800a27c:	2301      	movs	r3, #1
 800a27e:	e7b7      	b.n	800a1f0 <_dtoa_r+0x188>
 800a280:	9010      	str	r0, [sp, #64]	@ 0x40
 800a282:	e7b6      	b.n	800a1f2 <_dtoa_r+0x18a>
 800a284:	9b00      	ldr	r3, [sp, #0]
 800a286:	1bdb      	subs	r3, r3, r7
 800a288:	9300      	str	r3, [sp, #0]
 800a28a:	427b      	negs	r3, r7
 800a28c:	9308      	str	r3, [sp, #32]
 800a28e:	2300      	movs	r3, #0
 800a290:	930d      	str	r3, [sp, #52]	@ 0x34
 800a292:	e7c3      	b.n	800a21c <_dtoa_r+0x1b4>
 800a294:	2301      	movs	r3, #1
 800a296:	9309      	str	r3, [sp, #36]	@ 0x24
 800a298:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a29a:	eb07 0b03 	add.w	fp, r7, r3
 800a29e:	f10b 0301 	add.w	r3, fp, #1
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	9303      	str	r3, [sp, #12]
 800a2a6:	bfb8      	it	lt
 800a2a8:	2301      	movlt	r3, #1
 800a2aa:	e006      	b.n	800a2ba <_dtoa_r+0x252>
 800a2ac:	2301      	movs	r3, #1
 800a2ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	dd28      	ble.n	800a308 <_dtoa_r+0x2a0>
 800a2b6:	469b      	mov	fp, r3
 800a2b8:	9303      	str	r3, [sp, #12]
 800a2ba:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a2be:	2100      	movs	r1, #0
 800a2c0:	2204      	movs	r2, #4
 800a2c2:	f102 0514 	add.w	r5, r2, #20
 800a2c6:	429d      	cmp	r5, r3
 800a2c8:	d926      	bls.n	800a318 <_dtoa_r+0x2b0>
 800a2ca:	6041      	str	r1, [r0, #4]
 800a2cc:	4648      	mov	r0, r9
 800a2ce:	f000 fd9d 	bl	800ae0c <_Balloc>
 800a2d2:	4682      	mov	sl, r0
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	d141      	bne.n	800a35c <_dtoa_r+0x2f4>
 800a2d8:	4b1d      	ldr	r3, [pc, #116]	@ (800a350 <_dtoa_r+0x2e8>)
 800a2da:	4602      	mov	r2, r0
 800a2dc:	f240 11af 	movw	r1, #431	@ 0x1af
 800a2e0:	e6d9      	b.n	800a096 <_dtoa_r+0x2e>
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	e7e3      	b.n	800a2ae <_dtoa_r+0x246>
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	e7d5      	b.n	800a296 <_dtoa_r+0x22e>
 800a2ea:	2401      	movs	r4, #1
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	9409      	str	r4, [sp, #36]	@ 0x24
 800a2f0:	9307      	str	r3, [sp, #28]
 800a2f2:	f04f 3bff 	mov.w	fp, #4294967295
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	2312      	movs	r3, #18
 800a2fa:	f8cd b00c 	str.w	fp, [sp, #12]
 800a2fe:	920c      	str	r2, [sp, #48]	@ 0x30
 800a300:	e7db      	b.n	800a2ba <_dtoa_r+0x252>
 800a302:	2301      	movs	r3, #1
 800a304:	9309      	str	r3, [sp, #36]	@ 0x24
 800a306:	e7f4      	b.n	800a2f2 <_dtoa_r+0x28a>
 800a308:	f04f 0b01 	mov.w	fp, #1
 800a30c:	465b      	mov	r3, fp
 800a30e:	f8cd b00c 	str.w	fp, [sp, #12]
 800a312:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a316:	e7d0      	b.n	800a2ba <_dtoa_r+0x252>
 800a318:	3101      	adds	r1, #1
 800a31a:	0052      	lsls	r2, r2, #1
 800a31c:	e7d1      	b.n	800a2c2 <_dtoa_r+0x25a>
 800a31e:	bf00      	nop
 800a320:	636f4361 	.word	0x636f4361
 800a324:	3fd287a7 	.word	0x3fd287a7
 800a328:	8b60c8b3 	.word	0x8b60c8b3
 800a32c:	3fc68a28 	.word	0x3fc68a28
 800a330:	509f79fb 	.word	0x509f79fb
 800a334:	3fd34413 	.word	0x3fd34413
 800a338:	0800dfb8 	.word	0x0800dfb8
 800a33c:	0800dfcf 	.word	0x0800dfcf
 800a340:	7ff00000 	.word	0x7ff00000
 800a344:	0800e0bb 	.word	0x0800e0bb
 800a348:	3ff80000 	.word	0x3ff80000
 800a34c:	0800e198 	.word	0x0800e198
 800a350:	0800e027 	.word	0x0800e027
 800a354:	0800dfb4 	.word	0x0800dfb4
 800a358:	0800e0ba 	.word	0x0800e0ba
 800a35c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a360:	6018      	str	r0, [r3, #0]
 800a362:	9b03      	ldr	r3, [sp, #12]
 800a364:	2b0e      	cmp	r3, #14
 800a366:	f200 80a1 	bhi.w	800a4ac <_dtoa_r+0x444>
 800a36a:	2c00      	cmp	r4, #0
 800a36c:	f000 809e 	beq.w	800a4ac <_dtoa_r+0x444>
 800a370:	2f00      	cmp	r7, #0
 800a372:	dd33      	ble.n	800a3dc <_dtoa_r+0x374>
 800a374:	f007 020f 	and.w	r2, r7, #15
 800a378:	4b9b      	ldr	r3, [pc, #620]	@ (800a5e8 <_dtoa_r+0x580>)
 800a37a:	05f8      	lsls	r0, r7, #23
 800a37c:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a380:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a384:	ed93 7b00 	vldr	d7, [r3]
 800a388:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800a38c:	d516      	bpl.n	800a3bc <_dtoa_r+0x354>
 800a38e:	4b97      	ldr	r3, [pc, #604]	@ (800a5ec <_dtoa_r+0x584>)
 800a390:	f004 040f 	and.w	r4, r4, #15
 800a394:	2603      	movs	r6, #3
 800a396:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a39a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a39e:	f7f6 fa39 	bl	8000814 <__aeabi_ddiv>
 800a3a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a3a6:	4d91      	ldr	r5, [pc, #580]	@ (800a5ec <_dtoa_r+0x584>)
 800a3a8:	b954      	cbnz	r4, 800a3c0 <_dtoa_r+0x358>
 800a3aa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a3ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a3b2:	f7f6 fa2f 	bl	8000814 <__aeabi_ddiv>
 800a3b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a3ba:	e028      	b.n	800a40e <_dtoa_r+0x3a6>
 800a3bc:	2602      	movs	r6, #2
 800a3be:	e7f2      	b.n	800a3a6 <_dtoa_r+0x33e>
 800a3c0:	07e1      	lsls	r1, r4, #31
 800a3c2:	d508      	bpl.n	800a3d6 <_dtoa_r+0x36e>
 800a3c4:	3601      	adds	r6, #1
 800a3c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a3ca:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a3ce:	f7f6 f8f7 	bl	80005c0 <__aeabi_dmul>
 800a3d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a3d6:	1064      	asrs	r4, r4, #1
 800a3d8:	3508      	adds	r5, #8
 800a3da:	e7e5      	b.n	800a3a8 <_dtoa_r+0x340>
 800a3dc:	f000 80af 	beq.w	800a53e <_dtoa_r+0x4d6>
 800a3e0:	427c      	negs	r4, r7
 800a3e2:	4b81      	ldr	r3, [pc, #516]	@ (800a5e8 <_dtoa_r+0x580>)
 800a3e4:	4d81      	ldr	r5, [pc, #516]	@ (800a5ec <_dtoa_r+0x584>)
 800a3e6:	2602      	movs	r6, #2
 800a3e8:	f004 020f 	and.w	r2, r4, #15
 800a3ec:	1124      	asrs	r4, r4, #4
 800a3ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a3f2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3fa:	f7f6 f8e1 	bl	80005c0 <__aeabi_dmul>
 800a3fe:	2300      	movs	r3, #0
 800a400:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a404:	2c00      	cmp	r4, #0
 800a406:	f040 808f 	bne.w	800a528 <_dtoa_r+0x4c0>
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d1d3      	bne.n	800a3b6 <_dtoa_r+0x34e>
 800a40e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a410:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a414:	2b00      	cmp	r3, #0
 800a416:	f000 8094 	beq.w	800a542 <_dtoa_r+0x4da>
 800a41a:	2200      	movs	r2, #0
 800a41c:	4b74      	ldr	r3, [pc, #464]	@ (800a5f0 <_dtoa_r+0x588>)
 800a41e:	4620      	mov	r0, r4
 800a420:	4629      	mov	r1, r5
 800a422:	f7f6 fb3f 	bl	8000aa4 <__aeabi_dcmplt>
 800a426:	2800      	cmp	r0, #0
 800a428:	f000 808b 	beq.w	800a542 <_dtoa_r+0x4da>
 800a42c:	9b03      	ldr	r3, [sp, #12]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	f000 8087 	beq.w	800a542 <_dtoa_r+0x4da>
 800a434:	f1bb 0f00 	cmp.w	fp, #0
 800a438:	dd34      	ble.n	800a4a4 <_dtoa_r+0x43c>
 800a43a:	4620      	mov	r0, r4
 800a43c:	f107 38ff 	add.w	r8, r7, #4294967295
 800a440:	3601      	adds	r6, #1
 800a442:	465c      	mov	r4, fp
 800a444:	2200      	movs	r2, #0
 800a446:	4b6b      	ldr	r3, [pc, #428]	@ (800a5f4 <_dtoa_r+0x58c>)
 800a448:	4629      	mov	r1, r5
 800a44a:	f7f6 f8b9 	bl	80005c0 <__aeabi_dmul>
 800a44e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a452:	4630      	mov	r0, r6
 800a454:	f7f6 f84a 	bl	80004ec <__aeabi_i2d>
 800a458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a45c:	f7f6 f8b0 	bl	80005c0 <__aeabi_dmul>
 800a460:	2200      	movs	r2, #0
 800a462:	4b65      	ldr	r3, [pc, #404]	@ (800a5f8 <_dtoa_r+0x590>)
 800a464:	f7f5 fef6 	bl	8000254 <__adddf3>
 800a468:	4605      	mov	r5, r0
 800a46a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a46e:	2c00      	cmp	r4, #0
 800a470:	d16a      	bne.n	800a548 <_dtoa_r+0x4e0>
 800a472:	2200      	movs	r2, #0
 800a474:	4b61      	ldr	r3, [pc, #388]	@ (800a5fc <_dtoa_r+0x594>)
 800a476:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a47a:	f7f5 fee9 	bl	8000250 <__aeabi_dsub>
 800a47e:	4602      	mov	r2, r0
 800a480:	460b      	mov	r3, r1
 800a482:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a486:	462a      	mov	r2, r5
 800a488:	4633      	mov	r3, r6
 800a48a:	f7f6 fb29 	bl	8000ae0 <__aeabi_dcmpgt>
 800a48e:	2800      	cmp	r0, #0
 800a490:	f040 8298 	bne.w	800a9c4 <_dtoa_r+0x95c>
 800a494:	462a      	mov	r2, r5
 800a496:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a49a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a49e:	f7f6 fb01 	bl	8000aa4 <__aeabi_dcmplt>
 800a4a2:	bb38      	cbnz	r0, 800a4f4 <_dtoa_r+0x48c>
 800a4a4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800a4a8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800a4ac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	f2c0 8157 	blt.w	800a762 <_dtoa_r+0x6fa>
 800a4b4:	2f0e      	cmp	r7, #14
 800a4b6:	f300 8154 	bgt.w	800a762 <_dtoa_r+0x6fa>
 800a4ba:	4b4b      	ldr	r3, [pc, #300]	@ (800a5e8 <_dtoa_r+0x580>)
 800a4bc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a4c0:	ed93 7b00 	vldr	d7, [r3]
 800a4c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	ed8d 7b00 	vstr	d7, [sp]
 800a4cc:	f280 80e5 	bge.w	800a69a <_dtoa_r+0x632>
 800a4d0:	9b03      	ldr	r3, [sp, #12]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f300 80e1 	bgt.w	800a69a <_dtoa_r+0x632>
 800a4d8:	d10c      	bne.n	800a4f4 <_dtoa_r+0x48c>
 800a4da:	2200      	movs	r2, #0
 800a4dc:	4b47      	ldr	r3, [pc, #284]	@ (800a5fc <_dtoa_r+0x594>)
 800a4de:	ec51 0b17 	vmov	r0, r1, d7
 800a4e2:	f7f6 f86d 	bl	80005c0 <__aeabi_dmul>
 800a4e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4ea:	f7f6 faef 	bl	8000acc <__aeabi_dcmpge>
 800a4ee:	2800      	cmp	r0, #0
 800a4f0:	f000 8266 	beq.w	800a9c0 <_dtoa_r+0x958>
 800a4f4:	2400      	movs	r4, #0
 800a4f6:	4625      	mov	r5, r4
 800a4f8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4fa:	4656      	mov	r6, sl
 800a4fc:	ea6f 0803 	mvn.w	r8, r3
 800a500:	2700      	movs	r7, #0
 800a502:	4621      	mov	r1, r4
 800a504:	4648      	mov	r0, r9
 800a506:	f000 fcc1 	bl	800ae8c <_Bfree>
 800a50a:	2d00      	cmp	r5, #0
 800a50c:	f000 80bd 	beq.w	800a68a <_dtoa_r+0x622>
 800a510:	b12f      	cbz	r7, 800a51e <_dtoa_r+0x4b6>
 800a512:	42af      	cmp	r7, r5
 800a514:	d003      	beq.n	800a51e <_dtoa_r+0x4b6>
 800a516:	4639      	mov	r1, r7
 800a518:	4648      	mov	r0, r9
 800a51a:	f000 fcb7 	bl	800ae8c <_Bfree>
 800a51e:	4629      	mov	r1, r5
 800a520:	4648      	mov	r0, r9
 800a522:	f000 fcb3 	bl	800ae8c <_Bfree>
 800a526:	e0b0      	b.n	800a68a <_dtoa_r+0x622>
 800a528:	07e2      	lsls	r2, r4, #31
 800a52a:	d505      	bpl.n	800a538 <_dtoa_r+0x4d0>
 800a52c:	3601      	adds	r6, #1
 800a52e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a532:	f7f6 f845 	bl	80005c0 <__aeabi_dmul>
 800a536:	2301      	movs	r3, #1
 800a538:	1064      	asrs	r4, r4, #1
 800a53a:	3508      	adds	r5, #8
 800a53c:	e762      	b.n	800a404 <_dtoa_r+0x39c>
 800a53e:	2602      	movs	r6, #2
 800a540:	e765      	b.n	800a40e <_dtoa_r+0x3a6>
 800a542:	46b8      	mov	r8, r7
 800a544:	9c03      	ldr	r4, [sp, #12]
 800a546:	e784      	b.n	800a452 <_dtoa_r+0x3ea>
 800a548:	4b27      	ldr	r3, [pc, #156]	@ (800a5e8 <_dtoa_r+0x580>)
 800a54a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a54c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a550:	4454      	add	r4, sl
 800a552:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a556:	2900      	cmp	r1, #0
 800a558:	d054      	beq.n	800a604 <_dtoa_r+0x59c>
 800a55a:	2000      	movs	r0, #0
 800a55c:	4928      	ldr	r1, [pc, #160]	@ (800a600 <_dtoa_r+0x598>)
 800a55e:	f7f6 f959 	bl	8000814 <__aeabi_ddiv>
 800a562:	4633      	mov	r3, r6
 800a564:	4656      	mov	r6, sl
 800a566:	462a      	mov	r2, r5
 800a568:	f7f5 fe72 	bl	8000250 <__aeabi_dsub>
 800a56c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a570:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a574:	f7f6 fad4 	bl	8000b20 <__aeabi_d2iz>
 800a578:	4605      	mov	r5, r0
 800a57a:	f7f5 ffb7 	bl	80004ec <__aeabi_i2d>
 800a57e:	4602      	mov	r2, r0
 800a580:	460b      	mov	r3, r1
 800a582:	3530      	adds	r5, #48	@ 0x30
 800a584:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a588:	f7f5 fe62 	bl	8000250 <__aeabi_dsub>
 800a58c:	4602      	mov	r2, r0
 800a58e:	460b      	mov	r3, r1
 800a590:	f806 5b01 	strb.w	r5, [r6], #1
 800a594:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a598:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a59c:	f7f6 fa82 	bl	8000aa4 <__aeabi_dcmplt>
 800a5a0:	2800      	cmp	r0, #0
 800a5a2:	d172      	bne.n	800a68a <_dtoa_r+0x622>
 800a5a4:	2000      	movs	r0, #0
 800a5a6:	4912      	ldr	r1, [pc, #72]	@ (800a5f0 <_dtoa_r+0x588>)
 800a5a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5ac:	f7f5 fe50 	bl	8000250 <__aeabi_dsub>
 800a5b0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a5b4:	f7f6 fa76 	bl	8000aa4 <__aeabi_dcmplt>
 800a5b8:	2800      	cmp	r0, #0
 800a5ba:	f040 80b4 	bne.w	800a726 <_dtoa_r+0x6be>
 800a5be:	42a6      	cmp	r6, r4
 800a5c0:	f43f af70 	beq.w	800a4a4 <_dtoa_r+0x43c>
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a5f4 <_dtoa_r+0x58c>)
 800a5c8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a5cc:	f7f5 fff8 	bl	80005c0 <__aeabi_dmul>
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	4b08      	ldr	r3, [pc, #32]	@ (800a5f4 <_dtoa_r+0x58c>)
 800a5d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a5d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5dc:	f7f5 fff0 	bl	80005c0 <__aeabi_dmul>
 800a5e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a5e4:	e7c4      	b.n	800a570 <_dtoa_r+0x508>
 800a5e6:	bf00      	nop
 800a5e8:	0800e198 	.word	0x0800e198
 800a5ec:	0800e170 	.word	0x0800e170
 800a5f0:	3ff00000 	.word	0x3ff00000
 800a5f4:	40240000 	.word	0x40240000
 800a5f8:	401c0000 	.word	0x401c0000
 800a5fc:	40140000 	.word	0x40140000
 800a600:	3fe00000 	.word	0x3fe00000
 800a604:	4631      	mov	r1, r6
 800a606:	4656      	mov	r6, sl
 800a608:	4628      	mov	r0, r5
 800a60a:	f7f5 ffd9 	bl	80005c0 <__aeabi_dmul>
 800a60e:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a610:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a614:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a618:	f7f6 fa82 	bl	8000b20 <__aeabi_d2iz>
 800a61c:	4605      	mov	r5, r0
 800a61e:	f7f5 ff65 	bl	80004ec <__aeabi_i2d>
 800a622:	4602      	mov	r2, r0
 800a624:	3530      	adds	r5, #48	@ 0x30
 800a626:	460b      	mov	r3, r1
 800a628:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a62c:	f7f5 fe10 	bl	8000250 <__aeabi_dsub>
 800a630:	f806 5b01 	strb.w	r5, [r6], #1
 800a634:	4602      	mov	r2, r0
 800a636:	460b      	mov	r3, r1
 800a638:	42a6      	cmp	r6, r4
 800a63a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a63e:	f04f 0200 	mov.w	r2, #0
 800a642:	d124      	bne.n	800a68e <_dtoa_r+0x626>
 800a644:	4baf      	ldr	r3, [pc, #700]	@ (800a904 <_dtoa_r+0x89c>)
 800a646:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a64a:	f7f5 fe03 	bl	8000254 <__adddf3>
 800a64e:	4602      	mov	r2, r0
 800a650:	460b      	mov	r3, r1
 800a652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a656:	f7f6 fa43 	bl	8000ae0 <__aeabi_dcmpgt>
 800a65a:	2800      	cmp	r0, #0
 800a65c:	d163      	bne.n	800a726 <_dtoa_r+0x6be>
 800a65e:	2000      	movs	r0, #0
 800a660:	49a8      	ldr	r1, [pc, #672]	@ (800a904 <_dtoa_r+0x89c>)
 800a662:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a666:	f7f5 fdf3 	bl	8000250 <__aeabi_dsub>
 800a66a:	4602      	mov	r2, r0
 800a66c:	460b      	mov	r3, r1
 800a66e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a672:	f7f6 fa17 	bl	8000aa4 <__aeabi_dcmplt>
 800a676:	2800      	cmp	r0, #0
 800a678:	f43f af14 	beq.w	800a4a4 <_dtoa_r+0x43c>
 800a67c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a67e:	1e73      	subs	r3, r6, #1
 800a680:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a682:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a686:	2b30      	cmp	r3, #48	@ 0x30
 800a688:	d0f8      	beq.n	800a67c <_dtoa_r+0x614>
 800a68a:	4647      	mov	r7, r8
 800a68c:	e03b      	b.n	800a706 <_dtoa_r+0x69e>
 800a68e:	4b9e      	ldr	r3, [pc, #632]	@ (800a908 <_dtoa_r+0x8a0>)
 800a690:	f7f5 ff96 	bl	80005c0 <__aeabi_dmul>
 800a694:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a698:	e7bc      	b.n	800a614 <_dtoa_r+0x5ac>
 800a69a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a69e:	4656      	mov	r6, sl
 800a6a0:	4620      	mov	r0, r4
 800a6a2:	4629      	mov	r1, r5
 800a6a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6a8:	f7f6 f8b4 	bl	8000814 <__aeabi_ddiv>
 800a6ac:	f7f6 fa38 	bl	8000b20 <__aeabi_d2iz>
 800a6b0:	4680      	mov	r8, r0
 800a6b2:	f7f5 ff1b 	bl	80004ec <__aeabi_i2d>
 800a6b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6ba:	f7f5 ff81 	bl	80005c0 <__aeabi_dmul>
 800a6be:	4602      	mov	r2, r0
 800a6c0:	4620      	mov	r0, r4
 800a6c2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	4629      	mov	r1, r5
 800a6ca:	f7f5 fdc1 	bl	8000250 <__aeabi_dsub>
 800a6ce:	9d03      	ldr	r5, [sp, #12]
 800a6d0:	f806 4b01 	strb.w	r4, [r6], #1
 800a6d4:	eba6 040a 	sub.w	r4, r6, sl
 800a6d8:	4602      	mov	r2, r0
 800a6da:	460b      	mov	r3, r1
 800a6dc:	42a5      	cmp	r5, r4
 800a6de:	d133      	bne.n	800a748 <_dtoa_r+0x6e0>
 800a6e0:	f7f5 fdb8 	bl	8000254 <__adddf3>
 800a6e4:	4604      	mov	r4, r0
 800a6e6:	460d      	mov	r5, r1
 800a6e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6ec:	f7f6 f9f8 	bl	8000ae0 <__aeabi_dcmpgt>
 800a6f0:	b9c0      	cbnz	r0, 800a724 <_dtoa_r+0x6bc>
 800a6f2:	4620      	mov	r0, r4
 800a6f4:	4629      	mov	r1, r5
 800a6f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a6fa:	f7f6 f9c9 	bl	8000a90 <__aeabi_dcmpeq>
 800a6fe:	b110      	cbz	r0, 800a706 <_dtoa_r+0x69e>
 800a700:	f018 0f01 	tst.w	r8, #1
 800a704:	d10e      	bne.n	800a724 <_dtoa_r+0x6bc>
 800a706:	9902      	ldr	r1, [sp, #8]
 800a708:	4648      	mov	r0, r9
 800a70a:	f000 fbbf 	bl	800ae8c <_Bfree>
 800a70e:	2300      	movs	r3, #0
 800a710:	3701      	adds	r7, #1
 800a712:	7033      	strb	r3, [r6, #0]
 800a714:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a716:	601f      	str	r7, [r3, #0]
 800a718:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	f000 824c 	beq.w	800abb8 <_dtoa_r+0xb50>
 800a720:	601e      	str	r6, [r3, #0]
 800a722:	e249      	b.n	800abb8 <_dtoa_r+0xb50>
 800a724:	46b8      	mov	r8, r7
 800a726:	4633      	mov	r3, r6
 800a728:	461e      	mov	r6, r3
 800a72a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a72e:	2a39      	cmp	r2, #57	@ 0x39
 800a730:	d106      	bne.n	800a740 <_dtoa_r+0x6d8>
 800a732:	459a      	cmp	sl, r3
 800a734:	d1f8      	bne.n	800a728 <_dtoa_r+0x6c0>
 800a736:	2230      	movs	r2, #48	@ 0x30
 800a738:	f108 0801 	add.w	r8, r8, #1
 800a73c:	f88a 2000 	strb.w	r2, [sl]
 800a740:	781a      	ldrb	r2, [r3, #0]
 800a742:	3201      	adds	r2, #1
 800a744:	701a      	strb	r2, [r3, #0]
 800a746:	e7a0      	b.n	800a68a <_dtoa_r+0x622>
 800a748:	2200      	movs	r2, #0
 800a74a:	4b6f      	ldr	r3, [pc, #444]	@ (800a908 <_dtoa_r+0x8a0>)
 800a74c:	f7f5 ff38 	bl	80005c0 <__aeabi_dmul>
 800a750:	2200      	movs	r2, #0
 800a752:	2300      	movs	r3, #0
 800a754:	4604      	mov	r4, r0
 800a756:	460d      	mov	r5, r1
 800a758:	f7f6 f99a 	bl	8000a90 <__aeabi_dcmpeq>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	d09f      	beq.n	800a6a0 <_dtoa_r+0x638>
 800a760:	e7d1      	b.n	800a706 <_dtoa_r+0x69e>
 800a762:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a764:	2a00      	cmp	r2, #0
 800a766:	f000 80ea 	beq.w	800a93e <_dtoa_r+0x8d6>
 800a76a:	9a07      	ldr	r2, [sp, #28]
 800a76c:	2a01      	cmp	r2, #1
 800a76e:	f300 80cd 	bgt.w	800a90c <_dtoa_r+0x8a4>
 800a772:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a774:	2a00      	cmp	r2, #0
 800a776:	f000 80c1 	beq.w	800a8fc <_dtoa_r+0x894>
 800a77a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a77e:	9c08      	ldr	r4, [sp, #32]
 800a780:	9e00      	ldr	r6, [sp, #0]
 800a782:	9a00      	ldr	r2, [sp, #0]
 800a784:	2101      	movs	r1, #1
 800a786:	4648      	mov	r0, r9
 800a788:	441a      	add	r2, r3
 800a78a:	9200      	str	r2, [sp, #0]
 800a78c:	9a06      	ldr	r2, [sp, #24]
 800a78e:	441a      	add	r2, r3
 800a790:	9206      	str	r2, [sp, #24]
 800a792:	f000 fc7b 	bl	800b08c <__i2b>
 800a796:	4605      	mov	r5, r0
 800a798:	b166      	cbz	r6, 800a7b4 <_dtoa_r+0x74c>
 800a79a:	9b06      	ldr	r3, [sp, #24]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	dd09      	ble.n	800a7b4 <_dtoa_r+0x74c>
 800a7a0:	42b3      	cmp	r3, r6
 800a7a2:	9a00      	ldr	r2, [sp, #0]
 800a7a4:	bfa8      	it	ge
 800a7a6:	4633      	movge	r3, r6
 800a7a8:	1ad2      	subs	r2, r2, r3
 800a7aa:	1af6      	subs	r6, r6, r3
 800a7ac:	9200      	str	r2, [sp, #0]
 800a7ae:	9a06      	ldr	r2, [sp, #24]
 800a7b0:	1ad3      	subs	r3, r2, r3
 800a7b2:	9306      	str	r3, [sp, #24]
 800a7b4:	9b08      	ldr	r3, [sp, #32]
 800a7b6:	b30b      	cbz	r3, 800a7fc <_dtoa_r+0x794>
 800a7b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f000 80c6 	beq.w	800a94c <_dtoa_r+0x8e4>
 800a7c0:	2c00      	cmp	r4, #0
 800a7c2:	f000 80c0 	beq.w	800a946 <_dtoa_r+0x8de>
 800a7c6:	4629      	mov	r1, r5
 800a7c8:	4622      	mov	r2, r4
 800a7ca:	4648      	mov	r0, r9
 800a7cc:	f000 fd18 	bl	800b200 <__pow5mult>
 800a7d0:	9a02      	ldr	r2, [sp, #8]
 800a7d2:	4601      	mov	r1, r0
 800a7d4:	4605      	mov	r5, r0
 800a7d6:	4648      	mov	r0, r9
 800a7d8:	f000 fc6e 	bl	800b0b8 <__multiply>
 800a7dc:	9902      	ldr	r1, [sp, #8]
 800a7de:	4680      	mov	r8, r0
 800a7e0:	4648      	mov	r0, r9
 800a7e2:	f000 fb53 	bl	800ae8c <_Bfree>
 800a7e6:	9b08      	ldr	r3, [sp, #32]
 800a7e8:	1b1b      	subs	r3, r3, r4
 800a7ea:	9308      	str	r3, [sp, #32]
 800a7ec:	f000 80b1 	beq.w	800a952 <_dtoa_r+0x8ea>
 800a7f0:	9a08      	ldr	r2, [sp, #32]
 800a7f2:	4641      	mov	r1, r8
 800a7f4:	4648      	mov	r0, r9
 800a7f6:	f000 fd03 	bl	800b200 <__pow5mult>
 800a7fa:	9002      	str	r0, [sp, #8]
 800a7fc:	2101      	movs	r1, #1
 800a7fe:	4648      	mov	r0, r9
 800a800:	f000 fc44 	bl	800b08c <__i2b>
 800a804:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a806:	4604      	mov	r4, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	f000 81d9 	beq.w	800abc0 <_dtoa_r+0xb58>
 800a80e:	461a      	mov	r2, r3
 800a810:	4601      	mov	r1, r0
 800a812:	4648      	mov	r0, r9
 800a814:	f000 fcf4 	bl	800b200 <__pow5mult>
 800a818:	9b07      	ldr	r3, [sp, #28]
 800a81a:	4604      	mov	r4, r0
 800a81c:	2b01      	cmp	r3, #1
 800a81e:	f300 809f 	bgt.w	800a960 <_dtoa_r+0x8f8>
 800a822:	9b04      	ldr	r3, [sp, #16]
 800a824:	2b00      	cmp	r3, #0
 800a826:	f040 8097 	bne.w	800a958 <_dtoa_r+0x8f0>
 800a82a:	9b05      	ldr	r3, [sp, #20]
 800a82c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a830:	2b00      	cmp	r3, #0
 800a832:	f040 8093 	bne.w	800a95c <_dtoa_r+0x8f4>
 800a836:	9b05      	ldr	r3, [sp, #20]
 800a838:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a83c:	0d1b      	lsrs	r3, r3, #20
 800a83e:	051b      	lsls	r3, r3, #20
 800a840:	b133      	cbz	r3, 800a850 <_dtoa_r+0x7e8>
 800a842:	9b00      	ldr	r3, [sp, #0]
 800a844:	3301      	adds	r3, #1
 800a846:	9300      	str	r3, [sp, #0]
 800a848:	9b06      	ldr	r3, [sp, #24]
 800a84a:	3301      	adds	r3, #1
 800a84c:	9306      	str	r3, [sp, #24]
 800a84e:	2301      	movs	r3, #1
 800a850:	9308      	str	r3, [sp, #32]
 800a852:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 81b9 	beq.w	800abcc <_dtoa_r+0xb64>
 800a85a:	6923      	ldr	r3, [r4, #16]
 800a85c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a860:	6918      	ldr	r0, [r3, #16]
 800a862:	f000 fbc7 	bl	800aff4 <__hi0bits>
 800a866:	f1c0 0020 	rsb	r0, r0, #32
 800a86a:	9b06      	ldr	r3, [sp, #24]
 800a86c:	4418      	add	r0, r3
 800a86e:	f010 001f 	ands.w	r0, r0, #31
 800a872:	f000 8082 	beq.w	800a97a <_dtoa_r+0x912>
 800a876:	f1c0 0320 	rsb	r3, r0, #32
 800a87a:	2b04      	cmp	r3, #4
 800a87c:	dd73      	ble.n	800a966 <_dtoa_r+0x8fe>
 800a87e:	f1c0 001c 	rsb	r0, r0, #28
 800a882:	9b00      	ldr	r3, [sp, #0]
 800a884:	4403      	add	r3, r0
 800a886:	4406      	add	r6, r0
 800a888:	9300      	str	r3, [sp, #0]
 800a88a:	9b06      	ldr	r3, [sp, #24]
 800a88c:	4403      	add	r3, r0
 800a88e:	9306      	str	r3, [sp, #24]
 800a890:	9b00      	ldr	r3, [sp, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	dd05      	ble.n	800a8a2 <_dtoa_r+0x83a>
 800a896:	461a      	mov	r2, r3
 800a898:	9902      	ldr	r1, [sp, #8]
 800a89a:	4648      	mov	r0, r9
 800a89c:	f000 fd0a 	bl	800b2b4 <__lshift>
 800a8a0:	9002      	str	r0, [sp, #8]
 800a8a2:	9b06      	ldr	r3, [sp, #24]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	dd05      	ble.n	800a8b4 <_dtoa_r+0x84c>
 800a8a8:	4621      	mov	r1, r4
 800a8aa:	461a      	mov	r2, r3
 800a8ac:	4648      	mov	r0, r9
 800a8ae:	f000 fd01 	bl	800b2b4 <__lshift>
 800a8b2:	4604      	mov	r4, r0
 800a8b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d061      	beq.n	800a97e <_dtoa_r+0x916>
 800a8ba:	4621      	mov	r1, r4
 800a8bc:	9802      	ldr	r0, [sp, #8]
 800a8be:	f000 fd65 	bl	800b38c <__mcmp>
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	da5b      	bge.n	800a97e <_dtoa_r+0x916>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	220a      	movs	r2, #10
 800a8ca:	9902      	ldr	r1, [sp, #8]
 800a8cc:	4648      	mov	r0, r9
 800a8ce:	f000 faff 	bl	800aed0 <__multadd>
 800a8d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8d4:	f107 38ff 	add.w	r8, r7, #4294967295
 800a8d8:	9002      	str	r0, [sp, #8]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	f000 8178 	beq.w	800abd0 <_dtoa_r+0xb68>
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	220a      	movs	r2, #10
 800a8e6:	4648      	mov	r0, r9
 800a8e8:	f000 faf2 	bl	800aed0 <__multadd>
 800a8ec:	f1bb 0f00 	cmp.w	fp, #0
 800a8f0:	4605      	mov	r5, r0
 800a8f2:	dc6f      	bgt.n	800a9d4 <_dtoa_r+0x96c>
 800a8f4:	9b07      	ldr	r3, [sp, #28]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	dc49      	bgt.n	800a98e <_dtoa_r+0x926>
 800a8fa:	e06b      	b.n	800a9d4 <_dtoa_r+0x96c>
 800a8fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a902:	e73c      	b.n	800a77e <_dtoa_r+0x716>
 800a904:	3fe00000 	.word	0x3fe00000
 800a908:	40240000 	.word	0x40240000
 800a90c:	9b03      	ldr	r3, [sp, #12]
 800a90e:	1e5c      	subs	r4, r3, #1
 800a910:	9b08      	ldr	r3, [sp, #32]
 800a912:	42a3      	cmp	r3, r4
 800a914:	db09      	blt.n	800a92a <_dtoa_r+0x8c2>
 800a916:	1b1c      	subs	r4, r3, r4
 800a918:	9b03      	ldr	r3, [sp, #12]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	f6bf af30 	bge.w	800a780 <_dtoa_r+0x718>
 800a920:	9b00      	ldr	r3, [sp, #0]
 800a922:	9a03      	ldr	r2, [sp, #12]
 800a924:	1a9e      	subs	r6, r3, r2
 800a926:	2300      	movs	r3, #0
 800a928:	e72b      	b.n	800a782 <_dtoa_r+0x71a>
 800a92a:	9b08      	ldr	r3, [sp, #32]
 800a92c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a92e:	1ae3      	subs	r3, r4, r3
 800a930:	9408      	str	r4, [sp, #32]
 800a932:	9e00      	ldr	r6, [sp, #0]
 800a934:	2400      	movs	r4, #0
 800a936:	441a      	add	r2, r3
 800a938:	9b03      	ldr	r3, [sp, #12]
 800a93a:	920d      	str	r2, [sp, #52]	@ 0x34
 800a93c:	e721      	b.n	800a782 <_dtoa_r+0x71a>
 800a93e:	9c08      	ldr	r4, [sp, #32]
 800a940:	9e00      	ldr	r6, [sp, #0]
 800a942:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a944:	e728      	b.n	800a798 <_dtoa_r+0x730>
 800a946:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a94a:	e751      	b.n	800a7f0 <_dtoa_r+0x788>
 800a94c:	9a08      	ldr	r2, [sp, #32]
 800a94e:	9902      	ldr	r1, [sp, #8]
 800a950:	e750      	b.n	800a7f4 <_dtoa_r+0x78c>
 800a952:	f8cd 8008 	str.w	r8, [sp, #8]
 800a956:	e751      	b.n	800a7fc <_dtoa_r+0x794>
 800a958:	2300      	movs	r3, #0
 800a95a:	e779      	b.n	800a850 <_dtoa_r+0x7e8>
 800a95c:	9b04      	ldr	r3, [sp, #16]
 800a95e:	e777      	b.n	800a850 <_dtoa_r+0x7e8>
 800a960:	2300      	movs	r3, #0
 800a962:	9308      	str	r3, [sp, #32]
 800a964:	e779      	b.n	800a85a <_dtoa_r+0x7f2>
 800a966:	d093      	beq.n	800a890 <_dtoa_r+0x828>
 800a968:	331c      	adds	r3, #28
 800a96a:	9a00      	ldr	r2, [sp, #0]
 800a96c:	441a      	add	r2, r3
 800a96e:	441e      	add	r6, r3
 800a970:	9200      	str	r2, [sp, #0]
 800a972:	9a06      	ldr	r2, [sp, #24]
 800a974:	441a      	add	r2, r3
 800a976:	9206      	str	r2, [sp, #24]
 800a978:	e78a      	b.n	800a890 <_dtoa_r+0x828>
 800a97a:	4603      	mov	r3, r0
 800a97c:	e7f4      	b.n	800a968 <_dtoa_r+0x900>
 800a97e:	9b03      	ldr	r3, [sp, #12]
 800a980:	46b8      	mov	r8, r7
 800a982:	2b00      	cmp	r3, #0
 800a984:	dc20      	bgt.n	800a9c8 <_dtoa_r+0x960>
 800a986:	469b      	mov	fp, r3
 800a988:	9b07      	ldr	r3, [sp, #28]
 800a98a:	2b02      	cmp	r3, #2
 800a98c:	dd1e      	ble.n	800a9cc <_dtoa_r+0x964>
 800a98e:	f1bb 0f00 	cmp.w	fp, #0
 800a992:	f47f adb1 	bne.w	800a4f8 <_dtoa_r+0x490>
 800a996:	4621      	mov	r1, r4
 800a998:	465b      	mov	r3, fp
 800a99a:	2205      	movs	r2, #5
 800a99c:	4648      	mov	r0, r9
 800a99e:	f000 fa97 	bl	800aed0 <__multadd>
 800a9a2:	4601      	mov	r1, r0
 800a9a4:	4604      	mov	r4, r0
 800a9a6:	9802      	ldr	r0, [sp, #8]
 800a9a8:	f000 fcf0 	bl	800b38c <__mcmp>
 800a9ac:	2800      	cmp	r0, #0
 800a9ae:	f77f ada3 	ble.w	800a4f8 <_dtoa_r+0x490>
 800a9b2:	4656      	mov	r6, sl
 800a9b4:	2331      	movs	r3, #49	@ 0x31
 800a9b6:	f108 0801 	add.w	r8, r8, #1
 800a9ba:	f806 3b01 	strb.w	r3, [r6], #1
 800a9be:	e59f      	b.n	800a500 <_dtoa_r+0x498>
 800a9c0:	46b8      	mov	r8, r7
 800a9c2:	9c03      	ldr	r4, [sp, #12]
 800a9c4:	4625      	mov	r5, r4
 800a9c6:	e7f4      	b.n	800a9b2 <_dtoa_r+0x94a>
 800a9c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a9cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	f000 8102 	beq.w	800abd8 <_dtoa_r+0xb70>
 800a9d4:	2e00      	cmp	r6, #0
 800a9d6:	dd05      	ble.n	800a9e4 <_dtoa_r+0x97c>
 800a9d8:	4629      	mov	r1, r5
 800a9da:	4632      	mov	r2, r6
 800a9dc:	4648      	mov	r0, r9
 800a9de:	f000 fc69 	bl	800b2b4 <__lshift>
 800a9e2:	4605      	mov	r5, r0
 800a9e4:	9b08      	ldr	r3, [sp, #32]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d05c      	beq.n	800aaa4 <_dtoa_r+0xa3c>
 800a9ea:	6869      	ldr	r1, [r5, #4]
 800a9ec:	4648      	mov	r0, r9
 800a9ee:	f000 fa0d 	bl	800ae0c <_Balloc>
 800a9f2:	4606      	mov	r6, r0
 800a9f4:	b928      	cbnz	r0, 800aa02 <_dtoa_r+0x99a>
 800a9f6:	4b83      	ldr	r3, [pc, #524]	@ (800ac04 <_dtoa_r+0xb9c>)
 800a9f8:	4602      	mov	r2, r0
 800a9fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a9fe:	f7ff bb4a 	b.w	800a096 <_dtoa_r+0x2e>
 800aa02:	692a      	ldr	r2, [r5, #16]
 800aa04:	f105 010c 	add.w	r1, r5, #12
 800aa08:	300c      	adds	r0, #12
 800aa0a:	3202      	adds	r2, #2
 800aa0c:	0092      	lsls	r2, r2, #2
 800aa0e:	f002 faf3 	bl	800cff8 <memcpy>
 800aa12:	2201      	movs	r2, #1
 800aa14:	4631      	mov	r1, r6
 800aa16:	4648      	mov	r0, r9
 800aa18:	f000 fc4c 	bl	800b2b4 <__lshift>
 800aa1c:	f10a 0301 	add.w	r3, sl, #1
 800aa20:	462f      	mov	r7, r5
 800aa22:	4605      	mov	r5, r0
 800aa24:	9300      	str	r3, [sp, #0]
 800aa26:	eb0a 030b 	add.w	r3, sl, fp
 800aa2a:	9308      	str	r3, [sp, #32]
 800aa2c:	9b04      	ldr	r3, [sp, #16]
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	9306      	str	r3, [sp, #24]
 800aa34:	9b00      	ldr	r3, [sp, #0]
 800aa36:	4621      	mov	r1, r4
 800aa38:	9802      	ldr	r0, [sp, #8]
 800aa3a:	f103 3bff 	add.w	fp, r3, #4294967295
 800aa3e:	f7ff fa83 	bl	8009f48 <quorem>
 800aa42:	4603      	mov	r3, r0
 800aa44:	4639      	mov	r1, r7
 800aa46:	9003      	str	r0, [sp, #12]
 800aa48:	3330      	adds	r3, #48	@ 0x30
 800aa4a:	9802      	ldr	r0, [sp, #8]
 800aa4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa4e:	f000 fc9d 	bl	800b38c <__mcmp>
 800aa52:	462a      	mov	r2, r5
 800aa54:	9004      	str	r0, [sp, #16]
 800aa56:	4621      	mov	r1, r4
 800aa58:	4648      	mov	r0, r9
 800aa5a:	f000 fcb3 	bl	800b3c4 <__mdiff>
 800aa5e:	68c2      	ldr	r2, [r0, #12]
 800aa60:	4606      	mov	r6, r0
 800aa62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa64:	bb02      	cbnz	r2, 800aaa8 <_dtoa_r+0xa40>
 800aa66:	4601      	mov	r1, r0
 800aa68:	9802      	ldr	r0, [sp, #8]
 800aa6a:	f000 fc8f 	bl	800b38c <__mcmp>
 800aa6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa70:	4602      	mov	r2, r0
 800aa72:	4631      	mov	r1, r6
 800aa74:	4648      	mov	r0, r9
 800aa76:	920c      	str	r2, [sp, #48]	@ 0x30
 800aa78:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa7a:	f000 fa07 	bl	800ae8c <_Bfree>
 800aa7e:	9b07      	ldr	r3, [sp, #28]
 800aa80:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800aa82:	9e00      	ldr	r6, [sp, #0]
 800aa84:	ea42 0103 	orr.w	r1, r2, r3
 800aa88:	9b06      	ldr	r3, [sp, #24]
 800aa8a:	4319      	orrs	r1, r3
 800aa8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa8e:	d10d      	bne.n	800aaac <_dtoa_r+0xa44>
 800aa90:	2b39      	cmp	r3, #57	@ 0x39
 800aa92:	d027      	beq.n	800aae4 <_dtoa_r+0xa7c>
 800aa94:	9a04      	ldr	r2, [sp, #16]
 800aa96:	2a00      	cmp	r2, #0
 800aa98:	dd01      	ble.n	800aa9e <_dtoa_r+0xa36>
 800aa9a:	9b03      	ldr	r3, [sp, #12]
 800aa9c:	3331      	adds	r3, #49	@ 0x31
 800aa9e:	f88b 3000 	strb.w	r3, [fp]
 800aaa2:	e52e      	b.n	800a502 <_dtoa_r+0x49a>
 800aaa4:	4628      	mov	r0, r5
 800aaa6:	e7b9      	b.n	800aa1c <_dtoa_r+0x9b4>
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	e7e2      	b.n	800aa72 <_dtoa_r+0xa0a>
 800aaac:	9904      	ldr	r1, [sp, #16]
 800aaae:	2900      	cmp	r1, #0
 800aab0:	db04      	blt.n	800aabc <_dtoa_r+0xa54>
 800aab2:	9807      	ldr	r0, [sp, #28]
 800aab4:	4301      	orrs	r1, r0
 800aab6:	9806      	ldr	r0, [sp, #24]
 800aab8:	4301      	orrs	r1, r0
 800aaba:	d120      	bne.n	800aafe <_dtoa_r+0xa96>
 800aabc:	2a00      	cmp	r2, #0
 800aabe:	ddee      	ble.n	800aa9e <_dtoa_r+0xa36>
 800aac0:	2201      	movs	r2, #1
 800aac2:	9902      	ldr	r1, [sp, #8]
 800aac4:	4648      	mov	r0, r9
 800aac6:	9300      	str	r3, [sp, #0]
 800aac8:	f000 fbf4 	bl	800b2b4 <__lshift>
 800aacc:	4621      	mov	r1, r4
 800aace:	9002      	str	r0, [sp, #8]
 800aad0:	f000 fc5c 	bl	800b38c <__mcmp>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	9b00      	ldr	r3, [sp, #0]
 800aad8:	dc02      	bgt.n	800aae0 <_dtoa_r+0xa78>
 800aada:	d1e0      	bne.n	800aa9e <_dtoa_r+0xa36>
 800aadc:	07da      	lsls	r2, r3, #31
 800aade:	d5de      	bpl.n	800aa9e <_dtoa_r+0xa36>
 800aae0:	2b39      	cmp	r3, #57	@ 0x39
 800aae2:	d1da      	bne.n	800aa9a <_dtoa_r+0xa32>
 800aae4:	2339      	movs	r3, #57	@ 0x39
 800aae6:	f88b 3000 	strb.w	r3, [fp]
 800aaea:	4633      	mov	r3, r6
 800aaec:	461e      	mov	r6, r3
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800aaf4:	2a39      	cmp	r2, #57	@ 0x39
 800aaf6:	d04f      	beq.n	800ab98 <_dtoa_r+0xb30>
 800aaf8:	3201      	adds	r2, #1
 800aafa:	701a      	strb	r2, [r3, #0]
 800aafc:	e501      	b.n	800a502 <_dtoa_r+0x49a>
 800aafe:	2a00      	cmp	r2, #0
 800ab00:	dd03      	ble.n	800ab0a <_dtoa_r+0xaa2>
 800ab02:	2b39      	cmp	r3, #57	@ 0x39
 800ab04:	d0ee      	beq.n	800aae4 <_dtoa_r+0xa7c>
 800ab06:	3301      	adds	r3, #1
 800ab08:	e7c9      	b.n	800aa9e <_dtoa_r+0xa36>
 800ab0a:	9a00      	ldr	r2, [sp, #0]
 800ab0c:	9908      	ldr	r1, [sp, #32]
 800ab0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ab12:	428a      	cmp	r2, r1
 800ab14:	d029      	beq.n	800ab6a <_dtoa_r+0xb02>
 800ab16:	2300      	movs	r3, #0
 800ab18:	220a      	movs	r2, #10
 800ab1a:	9902      	ldr	r1, [sp, #8]
 800ab1c:	4648      	mov	r0, r9
 800ab1e:	f000 f9d7 	bl	800aed0 <__multadd>
 800ab22:	42af      	cmp	r7, r5
 800ab24:	9002      	str	r0, [sp, #8]
 800ab26:	f04f 0300 	mov.w	r3, #0
 800ab2a:	f04f 020a 	mov.w	r2, #10
 800ab2e:	4639      	mov	r1, r7
 800ab30:	4648      	mov	r0, r9
 800ab32:	d107      	bne.n	800ab44 <_dtoa_r+0xadc>
 800ab34:	f000 f9cc 	bl	800aed0 <__multadd>
 800ab38:	4607      	mov	r7, r0
 800ab3a:	4605      	mov	r5, r0
 800ab3c:	9b00      	ldr	r3, [sp, #0]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	9300      	str	r3, [sp, #0]
 800ab42:	e777      	b.n	800aa34 <_dtoa_r+0x9cc>
 800ab44:	f000 f9c4 	bl	800aed0 <__multadd>
 800ab48:	4629      	mov	r1, r5
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	2300      	movs	r3, #0
 800ab4e:	220a      	movs	r2, #10
 800ab50:	4648      	mov	r0, r9
 800ab52:	f000 f9bd 	bl	800aed0 <__multadd>
 800ab56:	4605      	mov	r5, r0
 800ab58:	e7f0      	b.n	800ab3c <_dtoa_r+0xad4>
 800ab5a:	f1bb 0f00 	cmp.w	fp, #0
 800ab5e:	f04f 0700 	mov.w	r7, #0
 800ab62:	bfcc      	ite	gt
 800ab64:	465e      	movgt	r6, fp
 800ab66:	2601      	movle	r6, #1
 800ab68:	4456      	add	r6, sl
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	9902      	ldr	r1, [sp, #8]
 800ab6e:	4648      	mov	r0, r9
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	f000 fb9f 	bl	800b2b4 <__lshift>
 800ab76:	4621      	mov	r1, r4
 800ab78:	9002      	str	r0, [sp, #8]
 800ab7a:	f000 fc07 	bl	800b38c <__mcmp>
 800ab7e:	2800      	cmp	r0, #0
 800ab80:	dcb3      	bgt.n	800aaea <_dtoa_r+0xa82>
 800ab82:	d102      	bne.n	800ab8a <_dtoa_r+0xb22>
 800ab84:	9b00      	ldr	r3, [sp, #0]
 800ab86:	07db      	lsls	r3, r3, #31
 800ab88:	d4af      	bmi.n	800aaea <_dtoa_r+0xa82>
 800ab8a:	4633      	mov	r3, r6
 800ab8c:	461e      	mov	r6, r3
 800ab8e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ab92:	2a30      	cmp	r2, #48	@ 0x30
 800ab94:	d0fa      	beq.n	800ab8c <_dtoa_r+0xb24>
 800ab96:	e4b4      	b.n	800a502 <_dtoa_r+0x49a>
 800ab98:	459a      	cmp	sl, r3
 800ab9a:	d1a7      	bne.n	800aaec <_dtoa_r+0xa84>
 800ab9c:	2331      	movs	r3, #49	@ 0x31
 800ab9e:	f108 0801 	add.w	r8, r8, #1
 800aba2:	f88a 3000 	strb.w	r3, [sl]
 800aba6:	e4ac      	b.n	800a502 <_dtoa_r+0x49a>
 800aba8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800abaa:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ac08 <_dtoa_r+0xba0>
 800abae:	b11b      	cbz	r3, 800abb8 <_dtoa_r+0xb50>
 800abb0:	f10a 0308 	add.w	r3, sl, #8
 800abb4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800abb6:	6013      	str	r3, [r2, #0]
 800abb8:	4650      	mov	r0, sl
 800abba:	b017      	add	sp, #92	@ 0x5c
 800abbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abc0:	9b07      	ldr	r3, [sp, #28]
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	f77f ae2d 	ble.w	800a822 <_dtoa_r+0x7ba>
 800abc8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800abca:	9308      	str	r3, [sp, #32]
 800abcc:	2001      	movs	r0, #1
 800abce:	e64c      	b.n	800a86a <_dtoa_r+0x802>
 800abd0:	f1bb 0f00 	cmp.w	fp, #0
 800abd4:	f77f aed8 	ble.w	800a988 <_dtoa_r+0x920>
 800abd8:	4656      	mov	r6, sl
 800abda:	4621      	mov	r1, r4
 800abdc:	9802      	ldr	r0, [sp, #8]
 800abde:	f7ff f9b3 	bl	8009f48 <quorem>
 800abe2:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800abe6:	f806 3b01 	strb.w	r3, [r6], #1
 800abea:	eba6 020a 	sub.w	r2, r6, sl
 800abee:	4593      	cmp	fp, r2
 800abf0:	ddb3      	ble.n	800ab5a <_dtoa_r+0xaf2>
 800abf2:	2300      	movs	r3, #0
 800abf4:	220a      	movs	r2, #10
 800abf6:	9902      	ldr	r1, [sp, #8]
 800abf8:	4648      	mov	r0, r9
 800abfa:	f000 f969 	bl	800aed0 <__multadd>
 800abfe:	9002      	str	r0, [sp, #8]
 800ac00:	e7eb      	b.n	800abda <_dtoa_r+0xb72>
 800ac02:	bf00      	nop
 800ac04:	0800e027 	.word	0x0800e027
 800ac08:	0800dfab 	.word	0x0800dfab

0800ac0c <_free_r>:
 800ac0c:	b538      	push	{r3, r4, r5, lr}
 800ac0e:	4605      	mov	r5, r0
 800ac10:	2900      	cmp	r1, #0
 800ac12:	d041      	beq.n	800ac98 <_free_r+0x8c>
 800ac14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac18:	1f0c      	subs	r4, r1, #4
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	bfb8      	it	lt
 800ac1e:	18e4      	addlt	r4, r4, r3
 800ac20:	f000 f8e8 	bl	800adf4 <__malloc_lock>
 800ac24:	4a1d      	ldr	r2, [pc, #116]	@ (800ac9c <_free_r+0x90>)
 800ac26:	6813      	ldr	r3, [r2, #0]
 800ac28:	b933      	cbnz	r3, 800ac38 <_free_r+0x2c>
 800ac2a:	6063      	str	r3, [r4, #4]
 800ac2c:	6014      	str	r4, [r2, #0]
 800ac2e:	4628      	mov	r0, r5
 800ac30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac34:	f000 b8e4 	b.w	800ae00 <__malloc_unlock>
 800ac38:	42a3      	cmp	r3, r4
 800ac3a:	d908      	bls.n	800ac4e <_free_r+0x42>
 800ac3c:	6820      	ldr	r0, [r4, #0]
 800ac3e:	1821      	adds	r1, r4, r0
 800ac40:	428b      	cmp	r3, r1
 800ac42:	bf01      	itttt	eq
 800ac44:	6819      	ldreq	r1, [r3, #0]
 800ac46:	685b      	ldreq	r3, [r3, #4]
 800ac48:	1809      	addeq	r1, r1, r0
 800ac4a:	6021      	streq	r1, [r4, #0]
 800ac4c:	e7ed      	b.n	800ac2a <_free_r+0x1e>
 800ac4e:	461a      	mov	r2, r3
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	b10b      	cbz	r3, 800ac58 <_free_r+0x4c>
 800ac54:	42a3      	cmp	r3, r4
 800ac56:	d9fa      	bls.n	800ac4e <_free_r+0x42>
 800ac58:	6811      	ldr	r1, [r2, #0]
 800ac5a:	1850      	adds	r0, r2, r1
 800ac5c:	42a0      	cmp	r0, r4
 800ac5e:	d10b      	bne.n	800ac78 <_free_r+0x6c>
 800ac60:	6820      	ldr	r0, [r4, #0]
 800ac62:	4401      	add	r1, r0
 800ac64:	1850      	adds	r0, r2, r1
 800ac66:	6011      	str	r1, [r2, #0]
 800ac68:	4283      	cmp	r3, r0
 800ac6a:	d1e0      	bne.n	800ac2e <_free_r+0x22>
 800ac6c:	6818      	ldr	r0, [r3, #0]
 800ac6e:	685b      	ldr	r3, [r3, #4]
 800ac70:	4408      	add	r0, r1
 800ac72:	6053      	str	r3, [r2, #4]
 800ac74:	6010      	str	r0, [r2, #0]
 800ac76:	e7da      	b.n	800ac2e <_free_r+0x22>
 800ac78:	d902      	bls.n	800ac80 <_free_r+0x74>
 800ac7a:	230c      	movs	r3, #12
 800ac7c:	602b      	str	r3, [r5, #0]
 800ac7e:	e7d6      	b.n	800ac2e <_free_r+0x22>
 800ac80:	6820      	ldr	r0, [r4, #0]
 800ac82:	1821      	adds	r1, r4, r0
 800ac84:	428b      	cmp	r3, r1
 800ac86:	bf02      	ittt	eq
 800ac88:	6819      	ldreq	r1, [r3, #0]
 800ac8a:	685b      	ldreq	r3, [r3, #4]
 800ac8c:	1809      	addeq	r1, r1, r0
 800ac8e:	6063      	str	r3, [r4, #4]
 800ac90:	bf08      	it	eq
 800ac92:	6021      	streq	r1, [r4, #0]
 800ac94:	6054      	str	r4, [r2, #4]
 800ac96:	e7ca      	b.n	800ac2e <_free_r+0x22>
 800ac98:	bd38      	pop	{r3, r4, r5, pc}
 800ac9a:	bf00      	nop
 800ac9c:	200004f8 	.word	0x200004f8

0800aca0 <malloc>:
 800aca0:	4b02      	ldr	r3, [pc, #8]	@ (800acac <malloc+0xc>)
 800aca2:	4601      	mov	r1, r0
 800aca4:	6818      	ldr	r0, [r3, #0]
 800aca6:	f000 b825 	b.w	800acf4 <_malloc_r>
 800acaa:	bf00      	nop
 800acac:	2000001c 	.word	0x2000001c

0800acb0 <sbrk_aligned>:
 800acb0:	b570      	push	{r4, r5, r6, lr}
 800acb2:	4e0f      	ldr	r6, [pc, #60]	@ (800acf0 <sbrk_aligned+0x40>)
 800acb4:	460c      	mov	r4, r1
 800acb6:	4605      	mov	r5, r0
 800acb8:	6831      	ldr	r1, [r6, #0]
 800acba:	b911      	cbnz	r1, 800acc2 <sbrk_aligned+0x12>
 800acbc:	f002 f98c 	bl	800cfd8 <_sbrk_r>
 800acc0:	6030      	str	r0, [r6, #0]
 800acc2:	4621      	mov	r1, r4
 800acc4:	4628      	mov	r0, r5
 800acc6:	f002 f987 	bl	800cfd8 <_sbrk_r>
 800acca:	1c43      	adds	r3, r0, #1
 800accc:	d103      	bne.n	800acd6 <sbrk_aligned+0x26>
 800acce:	f04f 34ff 	mov.w	r4, #4294967295
 800acd2:	4620      	mov	r0, r4
 800acd4:	bd70      	pop	{r4, r5, r6, pc}
 800acd6:	1cc4      	adds	r4, r0, #3
 800acd8:	f024 0403 	bic.w	r4, r4, #3
 800acdc:	42a0      	cmp	r0, r4
 800acde:	d0f8      	beq.n	800acd2 <sbrk_aligned+0x22>
 800ace0:	1a21      	subs	r1, r4, r0
 800ace2:	4628      	mov	r0, r5
 800ace4:	f002 f978 	bl	800cfd8 <_sbrk_r>
 800ace8:	3001      	adds	r0, #1
 800acea:	d1f2      	bne.n	800acd2 <sbrk_aligned+0x22>
 800acec:	e7ef      	b.n	800acce <sbrk_aligned+0x1e>
 800acee:	bf00      	nop
 800acf0:	200004f4 	.word	0x200004f4

0800acf4 <_malloc_r>:
 800acf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf8:	1ccd      	adds	r5, r1, #3
 800acfa:	4606      	mov	r6, r0
 800acfc:	f025 0503 	bic.w	r5, r5, #3
 800ad00:	3508      	adds	r5, #8
 800ad02:	2d0c      	cmp	r5, #12
 800ad04:	bf38      	it	cc
 800ad06:	250c      	movcc	r5, #12
 800ad08:	2d00      	cmp	r5, #0
 800ad0a:	db01      	blt.n	800ad10 <_malloc_r+0x1c>
 800ad0c:	42a9      	cmp	r1, r5
 800ad0e:	d904      	bls.n	800ad1a <_malloc_r+0x26>
 800ad10:	230c      	movs	r3, #12
 800ad12:	6033      	str	r3, [r6, #0]
 800ad14:	2000      	movs	r0, #0
 800ad16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800adf0 <_malloc_r+0xfc>
 800ad1e:	f000 f869 	bl	800adf4 <__malloc_lock>
 800ad22:	f8d8 3000 	ldr.w	r3, [r8]
 800ad26:	461c      	mov	r4, r3
 800ad28:	bb44      	cbnz	r4, 800ad7c <_malloc_r+0x88>
 800ad2a:	4629      	mov	r1, r5
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	f7ff ffbf 	bl	800acb0 <sbrk_aligned>
 800ad32:	1c43      	adds	r3, r0, #1
 800ad34:	4604      	mov	r4, r0
 800ad36:	d158      	bne.n	800adea <_malloc_r+0xf6>
 800ad38:	f8d8 4000 	ldr.w	r4, [r8]
 800ad3c:	4627      	mov	r7, r4
 800ad3e:	2f00      	cmp	r7, #0
 800ad40:	d143      	bne.n	800adca <_malloc_r+0xd6>
 800ad42:	2c00      	cmp	r4, #0
 800ad44:	d04b      	beq.n	800adde <_malloc_r+0xea>
 800ad46:	6823      	ldr	r3, [r4, #0]
 800ad48:	4639      	mov	r1, r7
 800ad4a:	4630      	mov	r0, r6
 800ad4c:	eb04 0903 	add.w	r9, r4, r3
 800ad50:	f002 f942 	bl	800cfd8 <_sbrk_r>
 800ad54:	4581      	cmp	r9, r0
 800ad56:	d142      	bne.n	800adde <_malloc_r+0xea>
 800ad58:	6821      	ldr	r1, [r4, #0]
 800ad5a:	4630      	mov	r0, r6
 800ad5c:	1a6d      	subs	r5, r5, r1
 800ad5e:	4629      	mov	r1, r5
 800ad60:	f7ff ffa6 	bl	800acb0 <sbrk_aligned>
 800ad64:	3001      	adds	r0, #1
 800ad66:	d03a      	beq.n	800adde <_malloc_r+0xea>
 800ad68:	6823      	ldr	r3, [r4, #0]
 800ad6a:	442b      	add	r3, r5
 800ad6c:	6023      	str	r3, [r4, #0]
 800ad6e:	f8d8 3000 	ldr.w	r3, [r8]
 800ad72:	685a      	ldr	r2, [r3, #4]
 800ad74:	bb62      	cbnz	r2, 800add0 <_malloc_r+0xdc>
 800ad76:	f8c8 7000 	str.w	r7, [r8]
 800ad7a:	e00f      	b.n	800ad9c <_malloc_r+0xa8>
 800ad7c:	6822      	ldr	r2, [r4, #0]
 800ad7e:	1b52      	subs	r2, r2, r5
 800ad80:	d420      	bmi.n	800adc4 <_malloc_r+0xd0>
 800ad82:	2a0b      	cmp	r2, #11
 800ad84:	d917      	bls.n	800adb6 <_malloc_r+0xc2>
 800ad86:	1961      	adds	r1, r4, r5
 800ad88:	42a3      	cmp	r3, r4
 800ad8a:	6025      	str	r5, [r4, #0]
 800ad8c:	bf18      	it	ne
 800ad8e:	6059      	strne	r1, [r3, #4]
 800ad90:	6863      	ldr	r3, [r4, #4]
 800ad92:	bf08      	it	eq
 800ad94:	f8c8 1000 	streq.w	r1, [r8]
 800ad98:	5162      	str	r2, [r4, r5]
 800ad9a:	604b      	str	r3, [r1, #4]
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	f000 f82f 	bl	800ae00 <__malloc_unlock>
 800ada2:	f104 000b 	add.w	r0, r4, #11
 800ada6:	1d23      	adds	r3, r4, #4
 800ada8:	f020 0007 	bic.w	r0, r0, #7
 800adac:	1ac2      	subs	r2, r0, r3
 800adae:	bf1c      	itt	ne
 800adb0:	1a1b      	subne	r3, r3, r0
 800adb2:	50a3      	strne	r3, [r4, r2]
 800adb4:	e7af      	b.n	800ad16 <_malloc_r+0x22>
 800adb6:	6862      	ldr	r2, [r4, #4]
 800adb8:	42a3      	cmp	r3, r4
 800adba:	bf0c      	ite	eq
 800adbc:	f8c8 2000 	streq.w	r2, [r8]
 800adc0:	605a      	strne	r2, [r3, #4]
 800adc2:	e7eb      	b.n	800ad9c <_malloc_r+0xa8>
 800adc4:	4623      	mov	r3, r4
 800adc6:	6864      	ldr	r4, [r4, #4]
 800adc8:	e7ae      	b.n	800ad28 <_malloc_r+0x34>
 800adca:	463c      	mov	r4, r7
 800adcc:	687f      	ldr	r7, [r7, #4]
 800adce:	e7b6      	b.n	800ad3e <_malloc_r+0x4a>
 800add0:	461a      	mov	r2, r3
 800add2:	685b      	ldr	r3, [r3, #4]
 800add4:	42a3      	cmp	r3, r4
 800add6:	d1fb      	bne.n	800add0 <_malloc_r+0xdc>
 800add8:	2300      	movs	r3, #0
 800adda:	6053      	str	r3, [r2, #4]
 800addc:	e7de      	b.n	800ad9c <_malloc_r+0xa8>
 800adde:	230c      	movs	r3, #12
 800ade0:	4630      	mov	r0, r6
 800ade2:	6033      	str	r3, [r6, #0]
 800ade4:	f000 f80c 	bl	800ae00 <__malloc_unlock>
 800ade8:	e794      	b.n	800ad14 <_malloc_r+0x20>
 800adea:	6005      	str	r5, [r0, #0]
 800adec:	e7d6      	b.n	800ad9c <_malloc_r+0xa8>
 800adee:	bf00      	nop
 800adf0:	200004f8 	.word	0x200004f8

0800adf4 <__malloc_lock>:
 800adf4:	4801      	ldr	r0, [pc, #4]	@ (800adfc <__malloc_lock+0x8>)
 800adf6:	f7ff b890 	b.w	8009f1a <__retarget_lock_acquire_recursive>
 800adfa:	bf00      	nop
 800adfc:	200004f0 	.word	0x200004f0

0800ae00 <__malloc_unlock>:
 800ae00:	4801      	ldr	r0, [pc, #4]	@ (800ae08 <__malloc_unlock+0x8>)
 800ae02:	f7ff b88b 	b.w	8009f1c <__retarget_lock_release_recursive>
 800ae06:	bf00      	nop
 800ae08:	200004f0 	.word	0x200004f0

0800ae0c <_Balloc>:
 800ae0c:	b570      	push	{r4, r5, r6, lr}
 800ae0e:	69c6      	ldr	r6, [r0, #28]
 800ae10:	4604      	mov	r4, r0
 800ae12:	460d      	mov	r5, r1
 800ae14:	b976      	cbnz	r6, 800ae34 <_Balloc+0x28>
 800ae16:	2010      	movs	r0, #16
 800ae18:	f7ff ff42 	bl	800aca0 <malloc>
 800ae1c:	4602      	mov	r2, r0
 800ae1e:	61e0      	str	r0, [r4, #28]
 800ae20:	b920      	cbnz	r0, 800ae2c <_Balloc+0x20>
 800ae22:	4b18      	ldr	r3, [pc, #96]	@ (800ae84 <_Balloc+0x78>)
 800ae24:	216b      	movs	r1, #107	@ 0x6b
 800ae26:	4818      	ldr	r0, [pc, #96]	@ (800ae88 <_Balloc+0x7c>)
 800ae28:	f002 f8fe 	bl	800d028 <__assert_func>
 800ae2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ae30:	6006      	str	r6, [r0, #0]
 800ae32:	60c6      	str	r6, [r0, #12]
 800ae34:	69e6      	ldr	r6, [r4, #28]
 800ae36:	68f3      	ldr	r3, [r6, #12]
 800ae38:	b183      	cbz	r3, 800ae5c <_Balloc+0x50>
 800ae3a:	69e3      	ldr	r3, [r4, #28]
 800ae3c:	68db      	ldr	r3, [r3, #12]
 800ae3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800ae42:	b9b8      	cbnz	r0, 800ae74 <_Balloc+0x68>
 800ae44:	2101      	movs	r1, #1
 800ae46:	4620      	mov	r0, r4
 800ae48:	fa01 f605 	lsl.w	r6, r1, r5
 800ae4c:	1d72      	adds	r2, r6, #5
 800ae4e:	0092      	lsls	r2, r2, #2
 800ae50:	f002 f908 	bl	800d064 <_calloc_r>
 800ae54:	b160      	cbz	r0, 800ae70 <_Balloc+0x64>
 800ae56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ae5a:	e00e      	b.n	800ae7a <_Balloc+0x6e>
 800ae5c:	2221      	movs	r2, #33	@ 0x21
 800ae5e:	2104      	movs	r1, #4
 800ae60:	4620      	mov	r0, r4
 800ae62:	f002 f8ff 	bl	800d064 <_calloc_r>
 800ae66:	69e3      	ldr	r3, [r4, #28]
 800ae68:	60f0      	str	r0, [r6, #12]
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d1e4      	bne.n	800ae3a <_Balloc+0x2e>
 800ae70:	2000      	movs	r0, #0
 800ae72:	bd70      	pop	{r4, r5, r6, pc}
 800ae74:	6802      	ldr	r2, [r0, #0]
 800ae76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ae80:	e7f7      	b.n	800ae72 <_Balloc+0x66>
 800ae82:	bf00      	nop
 800ae84:	0800dfb8 	.word	0x0800dfb8
 800ae88:	0800e038 	.word	0x0800e038

0800ae8c <_Bfree>:
 800ae8c:	b570      	push	{r4, r5, r6, lr}
 800ae8e:	69c6      	ldr	r6, [r0, #28]
 800ae90:	4605      	mov	r5, r0
 800ae92:	460c      	mov	r4, r1
 800ae94:	b976      	cbnz	r6, 800aeb4 <_Bfree+0x28>
 800ae96:	2010      	movs	r0, #16
 800ae98:	f7ff ff02 	bl	800aca0 <malloc>
 800ae9c:	4602      	mov	r2, r0
 800ae9e:	61e8      	str	r0, [r5, #28]
 800aea0:	b920      	cbnz	r0, 800aeac <_Bfree+0x20>
 800aea2:	4b09      	ldr	r3, [pc, #36]	@ (800aec8 <_Bfree+0x3c>)
 800aea4:	218f      	movs	r1, #143	@ 0x8f
 800aea6:	4809      	ldr	r0, [pc, #36]	@ (800aecc <_Bfree+0x40>)
 800aea8:	f002 f8be 	bl	800d028 <__assert_func>
 800aeac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aeb0:	6006      	str	r6, [r0, #0]
 800aeb2:	60c6      	str	r6, [r0, #12]
 800aeb4:	b13c      	cbz	r4, 800aec6 <_Bfree+0x3a>
 800aeb6:	69eb      	ldr	r3, [r5, #28]
 800aeb8:	6862      	ldr	r2, [r4, #4]
 800aeba:	68db      	ldr	r3, [r3, #12]
 800aebc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aec0:	6021      	str	r1, [r4, #0]
 800aec2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800aec6:	bd70      	pop	{r4, r5, r6, pc}
 800aec8:	0800dfb8 	.word	0x0800dfb8
 800aecc:	0800e038 	.word	0x0800e038

0800aed0 <__multadd>:
 800aed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aed4:	f101 0c14 	add.w	ip, r1, #20
 800aed8:	4607      	mov	r7, r0
 800aeda:	460c      	mov	r4, r1
 800aedc:	461e      	mov	r6, r3
 800aede:	690d      	ldr	r5, [r1, #16]
 800aee0:	2000      	movs	r0, #0
 800aee2:	f8dc 3000 	ldr.w	r3, [ip]
 800aee6:	3001      	adds	r0, #1
 800aee8:	b299      	uxth	r1, r3
 800aeea:	4285      	cmp	r5, r0
 800aeec:	fb02 6101 	mla	r1, r2, r1, r6
 800aef0:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800aef4:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800aef8:	b289      	uxth	r1, r1
 800aefa:	fb02 3306 	mla	r3, r2, r6, r3
 800aefe:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800af02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800af06:	f84c 1b04 	str.w	r1, [ip], #4
 800af0a:	dcea      	bgt.n	800aee2 <__multadd+0x12>
 800af0c:	b30e      	cbz	r6, 800af52 <__multadd+0x82>
 800af0e:	68a3      	ldr	r3, [r4, #8]
 800af10:	42ab      	cmp	r3, r5
 800af12:	dc19      	bgt.n	800af48 <__multadd+0x78>
 800af14:	6861      	ldr	r1, [r4, #4]
 800af16:	4638      	mov	r0, r7
 800af18:	3101      	adds	r1, #1
 800af1a:	f7ff ff77 	bl	800ae0c <_Balloc>
 800af1e:	4680      	mov	r8, r0
 800af20:	b928      	cbnz	r0, 800af2e <__multadd+0x5e>
 800af22:	4602      	mov	r2, r0
 800af24:	4b0c      	ldr	r3, [pc, #48]	@ (800af58 <__multadd+0x88>)
 800af26:	21ba      	movs	r1, #186	@ 0xba
 800af28:	480c      	ldr	r0, [pc, #48]	@ (800af5c <__multadd+0x8c>)
 800af2a:	f002 f87d 	bl	800d028 <__assert_func>
 800af2e:	6922      	ldr	r2, [r4, #16]
 800af30:	f104 010c 	add.w	r1, r4, #12
 800af34:	300c      	adds	r0, #12
 800af36:	3202      	adds	r2, #2
 800af38:	0092      	lsls	r2, r2, #2
 800af3a:	f002 f85d 	bl	800cff8 <memcpy>
 800af3e:	4621      	mov	r1, r4
 800af40:	4644      	mov	r4, r8
 800af42:	4638      	mov	r0, r7
 800af44:	f7ff ffa2 	bl	800ae8c <_Bfree>
 800af48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800af4c:	3501      	adds	r5, #1
 800af4e:	615e      	str	r6, [r3, #20]
 800af50:	6125      	str	r5, [r4, #16]
 800af52:	4620      	mov	r0, r4
 800af54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af58:	0800e027 	.word	0x0800e027
 800af5c:	0800e038 	.word	0x0800e038

0800af60 <__s2b>:
 800af60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af64:	4615      	mov	r5, r2
 800af66:	461f      	mov	r7, r3
 800af68:	2209      	movs	r2, #9
 800af6a:	3308      	adds	r3, #8
 800af6c:	460c      	mov	r4, r1
 800af6e:	4606      	mov	r6, r0
 800af70:	2100      	movs	r1, #0
 800af72:	fb93 f3f2 	sdiv	r3, r3, r2
 800af76:	2201      	movs	r2, #1
 800af78:	429a      	cmp	r2, r3
 800af7a:	db09      	blt.n	800af90 <__s2b+0x30>
 800af7c:	4630      	mov	r0, r6
 800af7e:	f7ff ff45 	bl	800ae0c <_Balloc>
 800af82:	b940      	cbnz	r0, 800af96 <__s2b+0x36>
 800af84:	4602      	mov	r2, r0
 800af86:	4b19      	ldr	r3, [pc, #100]	@ (800afec <__s2b+0x8c>)
 800af88:	21d3      	movs	r1, #211	@ 0xd3
 800af8a:	4819      	ldr	r0, [pc, #100]	@ (800aff0 <__s2b+0x90>)
 800af8c:	f002 f84c 	bl	800d028 <__assert_func>
 800af90:	0052      	lsls	r2, r2, #1
 800af92:	3101      	adds	r1, #1
 800af94:	e7f0      	b.n	800af78 <__s2b+0x18>
 800af96:	9b08      	ldr	r3, [sp, #32]
 800af98:	2d09      	cmp	r5, #9
 800af9a:	6143      	str	r3, [r0, #20]
 800af9c:	f04f 0301 	mov.w	r3, #1
 800afa0:	6103      	str	r3, [r0, #16]
 800afa2:	dd16      	ble.n	800afd2 <__s2b+0x72>
 800afa4:	f104 0909 	add.w	r9, r4, #9
 800afa8:	442c      	add	r4, r5
 800afaa:	46c8      	mov	r8, r9
 800afac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800afb0:	4601      	mov	r1, r0
 800afb2:	220a      	movs	r2, #10
 800afb4:	4630      	mov	r0, r6
 800afb6:	3b30      	subs	r3, #48	@ 0x30
 800afb8:	f7ff ff8a 	bl	800aed0 <__multadd>
 800afbc:	45a0      	cmp	r8, r4
 800afbe:	d1f5      	bne.n	800afac <__s2b+0x4c>
 800afc0:	f1a5 0408 	sub.w	r4, r5, #8
 800afc4:	444c      	add	r4, r9
 800afc6:	1b2d      	subs	r5, r5, r4
 800afc8:	1963      	adds	r3, r4, r5
 800afca:	42bb      	cmp	r3, r7
 800afcc:	db04      	blt.n	800afd8 <__s2b+0x78>
 800afce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afd2:	340a      	adds	r4, #10
 800afd4:	2509      	movs	r5, #9
 800afd6:	e7f6      	b.n	800afc6 <__s2b+0x66>
 800afd8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800afdc:	4601      	mov	r1, r0
 800afde:	220a      	movs	r2, #10
 800afe0:	4630      	mov	r0, r6
 800afe2:	3b30      	subs	r3, #48	@ 0x30
 800afe4:	f7ff ff74 	bl	800aed0 <__multadd>
 800afe8:	e7ee      	b.n	800afc8 <__s2b+0x68>
 800afea:	bf00      	nop
 800afec:	0800e027 	.word	0x0800e027
 800aff0:	0800e038 	.word	0x0800e038

0800aff4 <__hi0bits>:
 800aff4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800aff8:	4603      	mov	r3, r0
 800affa:	bf36      	itet	cc
 800affc:	0403      	lslcc	r3, r0, #16
 800affe:	2000      	movcs	r0, #0
 800b000:	2010      	movcc	r0, #16
 800b002:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b006:	bf3c      	itt	cc
 800b008:	021b      	lslcc	r3, r3, #8
 800b00a:	3008      	addcc	r0, #8
 800b00c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b010:	bf3c      	itt	cc
 800b012:	011b      	lslcc	r3, r3, #4
 800b014:	3004      	addcc	r0, #4
 800b016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b01a:	bf3c      	itt	cc
 800b01c:	009b      	lslcc	r3, r3, #2
 800b01e:	3002      	addcc	r0, #2
 800b020:	2b00      	cmp	r3, #0
 800b022:	db05      	blt.n	800b030 <__hi0bits+0x3c>
 800b024:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b028:	f100 0001 	add.w	r0, r0, #1
 800b02c:	bf08      	it	eq
 800b02e:	2020      	moveq	r0, #32
 800b030:	4770      	bx	lr

0800b032 <__lo0bits>:
 800b032:	6803      	ldr	r3, [r0, #0]
 800b034:	4602      	mov	r2, r0
 800b036:	f013 0007 	ands.w	r0, r3, #7
 800b03a:	d00b      	beq.n	800b054 <__lo0bits+0x22>
 800b03c:	07d9      	lsls	r1, r3, #31
 800b03e:	d421      	bmi.n	800b084 <__lo0bits+0x52>
 800b040:	0798      	lsls	r0, r3, #30
 800b042:	bf47      	ittee	mi
 800b044:	085b      	lsrmi	r3, r3, #1
 800b046:	2001      	movmi	r0, #1
 800b048:	089b      	lsrpl	r3, r3, #2
 800b04a:	2002      	movpl	r0, #2
 800b04c:	bf4c      	ite	mi
 800b04e:	6013      	strmi	r3, [r2, #0]
 800b050:	6013      	strpl	r3, [r2, #0]
 800b052:	4770      	bx	lr
 800b054:	b299      	uxth	r1, r3
 800b056:	b909      	cbnz	r1, 800b05c <__lo0bits+0x2a>
 800b058:	0c1b      	lsrs	r3, r3, #16
 800b05a:	2010      	movs	r0, #16
 800b05c:	b2d9      	uxtb	r1, r3
 800b05e:	b909      	cbnz	r1, 800b064 <__lo0bits+0x32>
 800b060:	3008      	adds	r0, #8
 800b062:	0a1b      	lsrs	r3, r3, #8
 800b064:	0719      	lsls	r1, r3, #28
 800b066:	bf04      	itt	eq
 800b068:	091b      	lsreq	r3, r3, #4
 800b06a:	3004      	addeq	r0, #4
 800b06c:	0799      	lsls	r1, r3, #30
 800b06e:	bf04      	itt	eq
 800b070:	089b      	lsreq	r3, r3, #2
 800b072:	3002      	addeq	r0, #2
 800b074:	07d9      	lsls	r1, r3, #31
 800b076:	d403      	bmi.n	800b080 <__lo0bits+0x4e>
 800b078:	085b      	lsrs	r3, r3, #1
 800b07a:	f100 0001 	add.w	r0, r0, #1
 800b07e:	d003      	beq.n	800b088 <__lo0bits+0x56>
 800b080:	6013      	str	r3, [r2, #0]
 800b082:	4770      	bx	lr
 800b084:	2000      	movs	r0, #0
 800b086:	4770      	bx	lr
 800b088:	2020      	movs	r0, #32
 800b08a:	4770      	bx	lr

0800b08c <__i2b>:
 800b08c:	b510      	push	{r4, lr}
 800b08e:	460c      	mov	r4, r1
 800b090:	2101      	movs	r1, #1
 800b092:	f7ff febb 	bl	800ae0c <_Balloc>
 800b096:	4602      	mov	r2, r0
 800b098:	b928      	cbnz	r0, 800b0a6 <__i2b+0x1a>
 800b09a:	4b05      	ldr	r3, [pc, #20]	@ (800b0b0 <__i2b+0x24>)
 800b09c:	f240 1145 	movw	r1, #325	@ 0x145
 800b0a0:	4804      	ldr	r0, [pc, #16]	@ (800b0b4 <__i2b+0x28>)
 800b0a2:	f001 ffc1 	bl	800d028 <__assert_func>
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	6144      	str	r4, [r0, #20]
 800b0aa:	6103      	str	r3, [r0, #16]
 800b0ac:	bd10      	pop	{r4, pc}
 800b0ae:	bf00      	nop
 800b0b0:	0800e027 	.word	0x0800e027
 800b0b4:	0800e038 	.word	0x0800e038

0800b0b8 <__multiply>:
 800b0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0bc:	4617      	mov	r7, r2
 800b0be:	690a      	ldr	r2, [r1, #16]
 800b0c0:	4689      	mov	r9, r1
 800b0c2:	b085      	sub	sp, #20
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	429a      	cmp	r2, r3
 800b0c8:	bfa2      	ittt	ge
 800b0ca:	463b      	movge	r3, r7
 800b0cc:	460f      	movge	r7, r1
 800b0ce:	4699      	movge	r9, r3
 800b0d0:	693d      	ldr	r5, [r7, #16]
 800b0d2:	68bb      	ldr	r3, [r7, #8]
 800b0d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b0d8:	6879      	ldr	r1, [r7, #4]
 800b0da:	eb05 060a 	add.w	r6, r5, sl
 800b0de:	42b3      	cmp	r3, r6
 800b0e0:	bfb8      	it	lt
 800b0e2:	3101      	addlt	r1, #1
 800b0e4:	f7ff fe92 	bl	800ae0c <_Balloc>
 800b0e8:	b930      	cbnz	r0, 800b0f8 <__multiply+0x40>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	4b42      	ldr	r3, [pc, #264]	@ (800b1f8 <__multiply+0x140>)
 800b0ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b0f2:	4842      	ldr	r0, [pc, #264]	@ (800b1fc <__multiply+0x144>)
 800b0f4:	f001 ff98 	bl	800d028 <__assert_func>
 800b0f8:	f100 0414 	add.w	r4, r0, #20
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b102:	4623      	mov	r3, r4
 800b104:	4573      	cmp	r3, lr
 800b106:	d320      	bcc.n	800b14a <__multiply+0x92>
 800b108:	f107 0814 	add.w	r8, r7, #20
 800b10c:	f109 0114 	add.w	r1, r9, #20
 800b110:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b114:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b118:	9302      	str	r3, [sp, #8]
 800b11a:	1beb      	subs	r3, r5, r7
 800b11c:	3715      	adds	r7, #21
 800b11e:	3b15      	subs	r3, #21
 800b120:	f023 0303 	bic.w	r3, r3, #3
 800b124:	3304      	adds	r3, #4
 800b126:	42bd      	cmp	r5, r7
 800b128:	bf38      	it	cc
 800b12a:	2304      	movcc	r3, #4
 800b12c:	9301      	str	r3, [sp, #4]
 800b12e:	9b02      	ldr	r3, [sp, #8]
 800b130:	9103      	str	r1, [sp, #12]
 800b132:	428b      	cmp	r3, r1
 800b134:	d80c      	bhi.n	800b150 <__multiply+0x98>
 800b136:	2e00      	cmp	r6, #0
 800b138:	dd03      	ble.n	800b142 <__multiply+0x8a>
 800b13a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d057      	beq.n	800b1f2 <__multiply+0x13a>
 800b142:	6106      	str	r6, [r0, #16]
 800b144:	b005      	add	sp, #20
 800b146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b14a:	f843 2b04 	str.w	r2, [r3], #4
 800b14e:	e7d9      	b.n	800b104 <__multiply+0x4c>
 800b150:	f8b1 a000 	ldrh.w	sl, [r1]
 800b154:	f1ba 0f00 	cmp.w	sl, #0
 800b158:	d021      	beq.n	800b19e <__multiply+0xe6>
 800b15a:	46c4      	mov	ip, r8
 800b15c:	46a1      	mov	r9, r4
 800b15e:	2700      	movs	r7, #0
 800b160:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b164:	f8d9 3000 	ldr.w	r3, [r9]
 800b168:	fa1f fb82 	uxth.w	fp, r2
 800b16c:	4565      	cmp	r5, ip
 800b16e:	b29b      	uxth	r3, r3
 800b170:	ea4f 4212 	mov.w	r2, r2, lsr #16
 800b174:	fb0a 330b 	mla	r3, sl, fp, r3
 800b178:	443b      	add	r3, r7
 800b17a:	f8d9 7000 	ldr.w	r7, [r9]
 800b17e:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800b182:	fb0a 7202 	mla	r2, sl, r2, r7
 800b186:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b190:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b194:	f849 3b04 	str.w	r3, [r9], #4
 800b198:	d8e2      	bhi.n	800b160 <__multiply+0xa8>
 800b19a:	9b01      	ldr	r3, [sp, #4]
 800b19c:	50e7      	str	r7, [r4, r3]
 800b19e:	9b03      	ldr	r3, [sp, #12]
 800b1a0:	3104      	adds	r1, #4
 800b1a2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b1a6:	f1b9 0f00 	cmp.w	r9, #0
 800b1aa:	d020      	beq.n	800b1ee <__multiply+0x136>
 800b1ac:	6823      	ldr	r3, [r4, #0]
 800b1ae:	4647      	mov	r7, r8
 800b1b0:	46a4      	mov	ip, r4
 800b1b2:	f04f 0a00 	mov.w	sl, #0
 800b1b6:	f8b7 b000 	ldrh.w	fp, [r7]
 800b1ba:	b29b      	uxth	r3, r3
 800b1bc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b1c0:	fb09 220b 	mla	r2, r9, fp, r2
 800b1c4:	4452      	add	r2, sl
 800b1c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1ca:	f84c 3b04 	str.w	r3, [ip], #4
 800b1ce:	f857 3b04 	ldr.w	r3, [r7], #4
 800b1d2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1d6:	f8bc 3000 	ldrh.w	r3, [ip]
 800b1da:	42bd      	cmp	r5, r7
 800b1dc:	fb09 330a 	mla	r3, r9, sl, r3
 800b1e0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b1e4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b1e8:	d8e5      	bhi.n	800b1b6 <__multiply+0xfe>
 800b1ea:	9a01      	ldr	r2, [sp, #4]
 800b1ec:	50a3      	str	r3, [r4, r2]
 800b1ee:	3404      	adds	r4, #4
 800b1f0:	e79d      	b.n	800b12e <__multiply+0x76>
 800b1f2:	3e01      	subs	r6, #1
 800b1f4:	e79f      	b.n	800b136 <__multiply+0x7e>
 800b1f6:	bf00      	nop
 800b1f8:	0800e027 	.word	0x0800e027
 800b1fc:	0800e038 	.word	0x0800e038

0800b200 <__pow5mult>:
 800b200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b204:	4615      	mov	r5, r2
 800b206:	f012 0203 	ands.w	r2, r2, #3
 800b20a:	4607      	mov	r7, r0
 800b20c:	460e      	mov	r6, r1
 800b20e:	d007      	beq.n	800b220 <__pow5mult+0x20>
 800b210:	3a01      	subs	r2, #1
 800b212:	4c25      	ldr	r4, [pc, #148]	@ (800b2a8 <__pow5mult+0xa8>)
 800b214:	2300      	movs	r3, #0
 800b216:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b21a:	f7ff fe59 	bl	800aed0 <__multadd>
 800b21e:	4606      	mov	r6, r0
 800b220:	10ad      	asrs	r5, r5, #2
 800b222:	d03d      	beq.n	800b2a0 <__pow5mult+0xa0>
 800b224:	69fc      	ldr	r4, [r7, #28]
 800b226:	b97c      	cbnz	r4, 800b248 <__pow5mult+0x48>
 800b228:	2010      	movs	r0, #16
 800b22a:	f7ff fd39 	bl	800aca0 <malloc>
 800b22e:	4602      	mov	r2, r0
 800b230:	61f8      	str	r0, [r7, #28]
 800b232:	b928      	cbnz	r0, 800b240 <__pow5mult+0x40>
 800b234:	4b1d      	ldr	r3, [pc, #116]	@ (800b2ac <__pow5mult+0xac>)
 800b236:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b23a:	481d      	ldr	r0, [pc, #116]	@ (800b2b0 <__pow5mult+0xb0>)
 800b23c:	f001 fef4 	bl	800d028 <__assert_func>
 800b240:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b244:	6004      	str	r4, [r0, #0]
 800b246:	60c4      	str	r4, [r0, #12]
 800b248:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b24c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b250:	b94c      	cbnz	r4, 800b266 <__pow5mult+0x66>
 800b252:	f240 2171 	movw	r1, #625	@ 0x271
 800b256:	4638      	mov	r0, r7
 800b258:	f7ff ff18 	bl	800b08c <__i2b>
 800b25c:	2300      	movs	r3, #0
 800b25e:	4604      	mov	r4, r0
 800b260:	f8c8 0008 	str.w	r0, [r8, #8]
 800b264:	6003      	str	r3, [r0, #0]
 800b266:	f04f 0900 	mov.w	r9, #0
 800b26a:	07eb      	lsls	r3, r5, #31
 800b26c:	d50a      	bpl.n	800b284 <__pow5mult+0x84>
 800b26e:	4631      	mov	r1, r6
 800b270:	4622      	mov	r2, r4
 800b272:	4638      	mov	r0, r7
 800b274:	f7ff ff20 	bl	800b0b8 <__multiply>
 800b278:	4680      	mov	r8, r0
 800b27a:	4631      	mov	r1, r6
 800b27c:	4638      	mov	r0, r7
 800b27e:	4646      	mov	r6, r8
 800b280:	f7ff fe04 	bl	800ae8c <_Bfree>
 800b284:	106d      	asrs	r5, r5, #1
 800b286:	d00b      	beq.n	800b2a0 <__pow5mult+0xa0>
 800b288:	6820      	ldr	r0, [r4, #0]
 800b28a:	b938      	cbnz	r0, 800b29c <__pow5mult+0x9c>
 800b28c:	4622      	mov	r2, r4
 800b28e:	4621      	mov	r1, r4
 800b290:	4638      	mov	r0, r7
 800b292:	f7ff ff11 	bl	800b0b8 <__multiply>
 800b296:	6020      	str	r0, [r4, #0]
 800b298:	f8c0 9000 	str.w	r9, [r0]
 800b29c:	4604      	mov	r4, r0
 800b29e:	e7e4      	b.n	800b26a <__pow5mult+0x6a>
 800b2a0:	4630      	mov	r0, r6
 800b2a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2a6:	bf00      	nop
 800b2a8:	0800e164 	.word	0x0800e164
 800b2ac:	0800dfb8 	.word	0x0800dfb8
 800b2b0:	0800e038 	.word	0x0800e038

0800b2b4 <__lshift>:
 800b2b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2b8:	460c      	mov	r4, r1
 800b2ba:	4607      	mov	r7, r0
 800b2bc:	4691      	mov	r9, r2
 800b2be:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b2c2:	6923      	ldr	r3, [r4, #16]
 800b2c4:	6849      	ldr	r1, [r1, #4]
 800b2c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b2ca:	68a3      	ldr	r3, [r4, #8]
 800b2cc:	f108 0601 	add.w	r6, r8, #1
 800b2d0:	42b3      	cmp	r3, r6
 800b2d2:	db0b      	blt.n	800b2ec <__lshift+0x38>
 800b2d4:	4638      	mov	r0, r7
 800b2d6:	f7ff fd99 	bl	800ae0c <_Balloc>
 800b2da:	4605      	mov	r5, r0
 800b2dc:	b948      	cbnz	r0, 800b2f2 <__lshift+0x3e>
 800b2de:	4602      	mov	r2, r0
 800b2e0:	4b28      	ldr	r3, [pc, #160]	@ (800b384 <__lshift+0xd0>)
 800b2e2:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b2e6:	4828      	ldr	r0, [pc, #160]	@ (800b388 <__lshift+0xd4>)
 800b2e8:	f001 fe9e 	bl	800d028 <__assert_func>
 800b2ec:	3101      	adds	r1, #1
 800b2ee:	005b      	lsls	r3, r3, #1
 800b2f0:	e7ee      	b.n	800b2d0 <__lshift+0x1c>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	f100 0114 	add.w	r1, r0, #20
 800b2f8:	f100 0210 	add.w	r2, r0, #16
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	4553      	cmp	r3, sl
 800b300:	db33      	blt.n	800b36a <__lshift+0xb6>
 800b302:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b306:	f104 0314 	add.w	r3, r4, #20
 800b30a:	6920      	ldr	r0, [r4, #16]
 800b30c:	f019 091f 	ands.w	r9, r9, #31
 800b310:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b314:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b318:	d02b      	beq.n	800b372 <__lshift+0xbe>
 800b31a:	f1c9 0e20 	rsb	lr, r9, #32
 800b31e:	468a      	mov	sl, r1
 800b320:	2200      	movs	r2, #0
 800b322:	6818      	ldr	r0, [r3, #0]
 800b324:	fa00 f009 	lsl.w	r0, r0, r9
 800b328:	4310      	orrs	r0, r2
 800b32a:	f84a 0b04 	str.w	r0, [sl], #4
 800b32e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b332:	459c      	cmp	ip, r3
 800b334:	fa22 f20e 	lsr.w	r2, r2, lr
 800b338:	d8f3      	bhi.n	800b322 <__lshift+0x6e>
 800b33a:	ebac 0304 	sub.w	r3, ip, r4
 800b33e:	f104 0015 	add.w	r0, r4, #21
 800b342:	3b15      	subs	r3, #21
 800b344:	f023 0303 	bic.w	r3, r3, #3
 800b348:	3304      	adds	r3, #4
 800b34a:	4560      	cmp	r0, ip
 800b34c:	bf88      	it	hi
 800b34e:	2304      	movhi	r3, #4
 800b350:	50ca      	str	r2, [r1, r3]
 800b352:	b10a      	cbz	r2, 800b358 <__lshift+0xa4>
 800b354:	f108 0602 	add.w	r6, r8, #2
 800b358:	3e01      	subs	r6, #1
 800b35a:	4638      	mov	r0, r7
 800b35c:	4621      	mov	r1, r4
 800b35e:	612e      	str	r6, [r5, #16]
 800b360:	f7ff fd94 	bl	800ae8c <_Bfree>
 800b364:	4628      	mov	r0, r5
 800b366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b36a:	3301      	adds	r3, #1
 800b36c:	f842 0f04 	str.w	r0, [r2, #4]!
 800b370:	e7c5      	b.n	800b2fe <__lshift+0x4a>
 800b372:	3904      	subs	r1, #4
 800b374:	f853 2b04 	ldr.w	r2, [r3], #4
 800b378:	459c      	cmp	ip, r3
 800b37a:	f841 2f04 	str.w	r2, [r1, #4]!
 800b37e:	d8f9      	bhi.n	800b374 <__lshift+0xc0>
 800b380:	e7ea      	b.n	800b358 <__lshift+0xa4>
 800b382:	bf00      	nop
 800b384:	0800e027 	.word	0x0800e027
 800b388:	0800e038 	.word	0x0800e038

0800b38c <__mcmp>:
 800b38c:	4603      	mov	r3, r0
 800b38e:	690a      	ldr	r2, [r1, #16]
 800b390:	6900      	ldr	r0, [r0, #16]
 800b392:	1a80      	subs	r0, r0, r2
 800b394:	b530      	push	{r4, r5, lr}
 800b396:	d10e      	bne.n	800b3b6 <__mcmp+0x2a>
 800b398:	3314      	adds	r3, #20
 800b39a:	3114      	adds	r1, #20
 800b39c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b3a0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b3a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b3a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b3ac:	4295      	cmp	r5, r2
 800b3ae:	d003      	beq.n	800b3b8 <__mcmp+0x2c>
 800b3b0:	d205      	bcs.n	800b3be <__mcmp+0x32>
 800b3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b6:	bd30      	pop	{r4, r5, pc}
 800b3b8:	42a3      	cmp	r3, r4
 800b3ba:	d3f3      	bcc.n	800b3a4 <__mcmp+0x18>
 800b3bc:	e7fb      	b.n	800b3b6 <__mcmp+0x2a>
 800b3be:	2001      	movs	r0, #1
 800b3c0:	e7f9      	b.n	800b3b6 <__mcmp+0x2a>
	...

0800b3c4 <__mdiff>:
 800b3c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c8:	4689      	mov	r9, r1
 800b3ca:	4606      	mov	r6, r0
 800b3cc:	4611      	mov	r1, r2
 800b3ce:	4614      	mov	r4, r2
 800b3d0:	4648      	mov	r0, r9
 800b3d2:	f7ff ffdb 	bl	800b38c <__mcmp>
 800b3d6:	1e05      	subs	r5, r0, #0
 800b3d8:	d112      	bne.n	800b400 <__mdiff+0x3c>
 800b3da:	4629      	mov	r1, r5
 800b3dc:	4630      	mov	r0, r6
 800b3de:	f7ff fd15 	bl	800ae0c <_Balloc>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	b928      	cbnz	r0, 800b3f2 <__mdiff+0x2e>
 800b3e6:	4b41      	ldr	r3, [pc, #260]	@ (800b4ec <__mdiff+0x128>)
 800b3e8:	f240 2137 	movw	r1, #567	@ 0x237
 800b3ec:	4840      	ldr	r0, [pc, #256]	@ (800b4f0 <__mdiff+0x12c>)
 800b3ee:	f001 fe1b 	bl	800d028 <__assert_func>
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b3f8:	4610      	mov	r0, r2
 800b3fa:	b003      	add	sp, #12
 800b3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b400:	bfbc      	itt	lt
 800b402:	464b      	movlt	r3, r9
 800b404:	46a1      	movlt	r9, r4
 800b406:	4630      	mov	r0, r6
 800b408:	bfb8      	it	lt
 800b40a:	2501      	movlt	r5, #1
 800b40c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b410:	bfb4      	ite	lt
 800b412:	461c      	movlt	r4, r3
 800b414:	2500      	movge	r5, #0
 800b416:	f7ff fcf9 	bl	800ae0c <_Balloc>
 800b41a:	4602      	mov	r2, r0
 800b41c:	b918      	cbnz	r0, 800b426 <__mdiff+0x62>
 800b41e:	4b33      	ldr	r3, [pc, #204]	@ (800b4ec <__mdiff+0x128>)
 800b420:	f240 2145 	movw	r1, #581	@ 0x245
 800b424:	e7e2      	b.n	800b3ec <__mdiff+0x28>
 800b426:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b42a:	f104 0e14 	add.w	lr, r4, #20
 800b42e:	6926      	ldr	r6, [r4, #16]
 800b430:	f100 0b14 	add.w	fp, r0, #20
 800b434:	60c5      	str	r5, [r0, #12]
 800b436:	f109 0514 	add.w	r5, r9, #20
 800b43a:	f109 0310 	add.w	r3, r9, #16
 800b43e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b442:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b446:	46d9      	mov	r9, fp
 800b448:	f04f 0c00 	mov.w	ip, #0
 800b44c:	9301      	str	r3, [sp, #4]
 800b44e:	9b01      	ldr	r3, [sp, #4]
 800b450:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b454:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b458:	4576      	cmp	r6, lr
 800b45a:	9301      	str	r3, [sp, #4]
 800b45c:	fa1f f38a 	uxth.w	r3, sl
 800b460:	4619      	mov	r1, r3
 800b462:	b283      	uxth	r3, r0
 800b464:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800b468:	eba1 0303 	sub.w	r3, r1, r3
 800b46c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b470:	4463      	add	r3, ip
 800b472:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b476:	b29b      	uxth	r3, r3
 800b478:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b47c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b480:	f849 3b04 	str.w	r3, [r9], #4
 800b484:	d8e3      	bhi.n	800b44e <__mdiff+0x8a>
 800b486:	1b33      	subs	r3, r6, r4
 800b488:	3415      	adds	r4, #21
 800b48a:	3b15      	subs	r3, #21
 800b48c:	f023 0303 	bic.w	r3, r3, #3
 800b490:	3304      	adds	r3, #4
 800b492:	42a6      	cmp	r6, r4
 800b494:	bf38      	it	cc
 800b496:	2304      	movcc	r3, #4
 800b498:	441d      	add	r5, r3
 800b49a:	445b      	add	r3, fp
 800b49c:	462c      	mov	r4, r5
 800b49e:	461e      	mov	r6, r3
 800b4a0:	4544      	cmp	r4, r8
 800b4a2:	d30e      	bcc.n	800b4c2 <__mdiff+0xfe>
 800b4a4:	f108 0103 	add.w	r1, r8, #3
 800b4a8:	1b49      	subs	r1, r1, r5
 800b4aa:	3d03      	subs	r5, #3
 800b4ac:	f021 0103 	bic.w	r1, r1, #3
 800b4b0:	45a8      	cmp	r8, r5
 800b4b2:	bf38      	it	cc
 800b4b4:	2100      	movcc	r1, #0
 800b4b6:	440b      	add	r3, r1
 800b4b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b4bc:	b199      	cbz	r1, 800b4e6 <__mdiff+0x122>
 800b4be:	6117      	str	r7, [r2, #16]
 800b4c0:	e79a      	b.n	800b3f8 <__mdiff+0x34>
 800b4c2:	f854 1b04 	ldr.w	r1, [r4], #4
 800b4c6:	46e6      	mov	lr, ip
 800b4c8:	fa1f fc81 	uxth.w	ip, r1
 800b4cc:	0c08      	lsrs	r0, r1, #16
 800b4ce:	4471      	add	r1, lr
 800b4d0:	44f4      	add	ip, lr
 800b4d2:	b289      	uxth	r1, r1
 800b4d4:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b4d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b4dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b4e0:	f846 1b04 	str.w	r1, [r6], #4
 800b4e4:	e7dc      	b.n	800b4a0 <__mdiff+0xdc>
 800b4e6:	3f01      	subs	r7, #1
 800b4e8:	e7e6      	b.n	800b4b8 <__mdiff+0xf4>
 800b4ea:	bf00      	nop
 800b4ec:	0800e027 	.word	0x0800e027
 800b4f0:	0800e038 	.word	0x0800e038

0800b4f4 <__ulp>:
 800b4f4:	b082      	sub	sp, #8
 800b4f6:	4b11      	ldr	r3, [pc, #68]	@ (800b53c <__ulp+0x48>)
 800b4f8:	ed8d 0b00 	vstr	d0, [sp]
 800b4fc:	9a01      	ldr	r2, [sp, #4]
 800b4fe:	4013      	ands	r3, r2
 800b500:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800b504:	2b00      	cmp	r3, #0
 800b506:	dc08      	bgt.n	800b51a <__ulp+0x26>
 800b508:	425b      	negs	r3, r3
 800b50a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800b50e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b512:	da04      	bge.n	800b51e <__ulp+0x2a>
 800b514:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800b518:	4113      	asrs	r3, r2
 800b51a:	2200      	movs	r2, #0
 800b51c:	e008      	b.n	800b530 <__ulp+0x3c>
 800b51e:	f1a2 0314 	sub.w	r3, r2, #20
 800b522:	2b1e      	cmp	r3, #30
 800b524:	bfd6      	itet	le
 800b526:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b52a:	2201      	movgt	r2, #1
 800b52c:	40da      	lsrle	r2, r3
 800b52e:	2300      	movs	r3, #0
 800b530:	4619      	mov	r1, r3
 800b532:	4610      	mov	r0, r2
 800b534:	ec41 0b10 	vmov	d0, r0, r1
 800b538:	b002      	add	sp, #8
 800b53a:	4770      	bx	lr
 800b53c:	7ff00000 	.word	0x7ff00000

0800b540 <__b2d>:
 800b540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b544:	6906      	ldr	r6, [r0, #16]
 800b546:	f100 0814 	add.w	r8, r0, #20
 800b54a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b54e:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b552:	1f37      	subs	r7, r6, #4
 800b554:	4610      	mov	r0, r2
 800b556:	f7ff fd4d 	bl	800aff4 <__hi0bits>
 800b55a:	f1c0 0320 	rsb	r3, r0, #32
 800b55e:	280a      	cmp	r0, #10
 800b560:	600b      	str	r3, [r1, #0]
 800b562:	491d      	ldr	r1, [pc, #116]	@ (800b5d8 <__b2d+0x98>)
 800b564:	dc16      	bgt.n	800b594 <__b2d+0x54>
 800b566:	f1c0 0c0b 	rsb	ip, r0, #11
 800b56a:	45b8      	cmp	r8, r7
 800b56c:	f100 0015 	add.w	r0, r0, #21
 800b570:	fa22 f30c 	lsr.w	r3, r2, ip
 800b574:	fa02 f000 	lsl.w	r0, r2, r0
 800b578:	ea43 0501 	orr.w	r5, r3, r1
 800b57c:	bf34      	ite	cc
 800b57e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b582:	2300      	movcs	r3, #0
 800b584:	fa23 f30c 	lsr.w	r3, r3, ip
 800b588:	4303      	orrs	r3, r0
 800b58a:	461c      	mov	r4, r3
 800b58c:	ec45 4b10 	vmov	d0, r4, r5
 800b590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b594:	45b8      	cmp	r8, r7
 800b596:	bf3a      	itte	cc
 800b598:	f1a6 0708 	subcc.w	r7, r6, #8
 800b59c:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b5a0:	2300      	movcs	r3, #0
 800b5a2:	380b      	subs	r0, #11
 800b5a4:	d014      	beq.n	800b5d0 <__b2d+0x90>
 800b5a6:	f1c0 0120 	rsb	r1, r0, #32
 800b5aa:	4082      	lsls	r2, r0
 800b5ac:	4547      	cmp	r7, r8
 800b5ae:	fa23 f401 	lsr.w	r4, r3, r1
 800b5b2:	fa03 f300 	lsl.w	r3, r3, r0
 800b5b6:	ea42 0204 	orr.w	r2, r2, r4
 800b5ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b5be:	bf8c      	ite	hi
 800b5c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b5c4:	2200      	movls	r2, #0
 800b5c6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b5ca:	40ca      	lsrs	r2, r1
 800b5cc:	4313      	orrs	r3, r2
 800b5ce:	e7dc      	b.n	800b58a <__b2d+0x4a>
 800b5d0:	ea42 0501 	orr.w	r5, r2, r1
 800b5d4:	e7d9      	b.n	800b58a <__b2d+0x4a>
 800b5d6:	bf00      	nop
 800b5d8:	3ff00000 	.word	0x3ff00000

0800b5dc <__d2b>:
 800b5dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b5e0:	460f      	mov	r7, r1
 800b5e2:	2101      	movs	r1, #1
 800b5e4:	4616      	mov	r6, r2
 800b5e6:	ec59 8b10 	vmov	r8, r9, d0
 800b5ea:	f7ff fc0f 	bl	800ae0c <_Balloc>
 800b5ee:	4604      	mov	r4, r0
 800b5f0:	b930      	cbnz	r0, 800b600 <__d2b+0x24>
 800b5f2:	4602      	mov	r2, r0
 800b5f4:	4b23      	ldr	r3, [pc, #140]	@ (800b684 <__d2b+0xa8>)
 800b5f6:	f240 310f 	movw	r1, #783	@ 0x30f
 800b5fa:	4823      	ldr	r0, [pc, #140]	@ (800b688 <__d2b+0xac>)
 800b5fc:	f001 fd14 	bl	800d028 <__assert_func>
 800b600:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b604:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b608:	b10d      	cbz	r5, 800b60e <__d2b+0x32>
 800b60a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b60e:	9301      	str	r3, [sp, #4]
 800b610:	f1b8 0300 	subs.w	r3, r8, #0
 800b614:	d023      	beq.n	800b65e <__d2b+0x82>
 800b616:	4668      	mov	r0, sp
 800b618:	9300      	str	r3, [sp, #0]
 800b61a:	f7ff fd0a 	bl	800b032 <__lo0bits>
 800b61e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b622:	b1d0      	cbz	r0, 800b65a <__d2b+0x7e>
 800b624:	f1c0 0320 	rsb	r3, r0, #32
 800b628:	fa02 f303 	lsl.w	r3, r2, r3
 800b62c:	40c2      	lsrs	r2, r0
 800b62e:	430b      	orrs	r3, r1
 800b630:	9201      	str	r2, [sp, #4]
 800b632:	6163      	str	r3, [r4, #20]
 800b634:	9b01      	ldr	r3, [sp, #4]
 800b636:	2b00      	cmp	r3, #0
 800b638:	61a3      	str	r3, [r4, #24]
 800b63a:	bf0c      	ite	eq
 800b63c:	2201      	moveq	r2, #1
 800b63e:	2202      	movne	r2, #2
 800b640:	6122      	str	r2, [r4, #16]
 800b642:	b1a5      	cbz	r5, 800b66e <__d2b+0x92>
 800b644:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b648:	4405      	add	r5, r0
 800b64a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b64e:	603d      	str	r5, [r7, #0]
 800b650:	6030      	str	r0, [r6, #0]
 800b652:	4620      	mov	r0, r4
 800b654:	b003      	add	sp, #12
 800b656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b65a:	6161      	str	r1, [r4, #20]
 800b65c:	e7ea      	b.n	800b634 <__d2b+0x58>
 800b65e:	a801      	add	r0, sp, #4
 800b660:	f7ff fce7 	bl	800b032 <__lo0bits>
 800b664:	9b01      	ldr	r3, [sp, #4]
 800b666:	3020      	adds	r0, #32
 800b668:	2201      	movs	r2, #1
 800b66a:	6163      	str	r3, [r4, #20]
 800b66c:	e7e8      	b.n	800b640 <__d2b+0x64>
 800b66e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b672:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b676:	6038      	str	r0, [r7, #0]
 800b678:	6918      	ldr	r0, [r3, #16]
 800b67a:	f7ff fcbb 	bl	800aff4 <__hi0bits>
 800b67e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b682:	e7e5      	b.n	800b650 <__d2b+0x74>
 800b684:	0800e027 	.word	0x0800e027
 800b688:	0800e038 	.word	0x0800e038

0800b68c <__ratio>:
 800b68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b690:	b085      	sub	sp, #20
 800b692:	e9cd 1000 	strd	r1, r0, [sp]
 800b696:	a902      	add	r1, sp, #8
 800b698:	f7ff ff52 	bl	800b540 <__b2d>
 800b69c:	a903      	add	r1, sp, #12
 800b69e:	9800      	ldr	r0, [sp, #0]
 800b6a0:	ec55 4b10 	vmov	r4, r5, d0
 800b6a4:	f7ff ff4c 	bl	800b540 <__b2d>
 800b6a8:	9b01      	ldr	r3, [sp, #4]
 800b6aa:	462f      	mov	r7, r5
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	6919      	ldr	r1, [r3, #16]
 800b6b0:	9b00      	ldr	r3, [sp, #0]
 800b6b2:	691b      	ldr	r3, [r3, #16]
 800b6b4:	1ac9      	subs	r1, r1, r3
 800b6b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b6ba:	ec5b ab10 	vmov	sl, fp, d0
 800b6be:	1a9b      	subs	r3, r3, r2
 800b6c0:	46d9      	mov	r9, fp
 800b6c2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	bfcd      	iteet	gt
 800b6ca:	462a      	movgt	r2, r5
 800b6cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b6d0:	465a      	movle	r2, fp
 800b6d2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b6d6:	bfd8      	it	le
 800b6d8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b6dc:	4652      	mov	r2, sl
 800b6de:	4639      	mov	r1, r7
 800b6e0:	464b      	mov	r3, r9
 800b6e2:	f7f5 f897 	bl	8000814 <__aeabi_ddiv>
 800b6e6:	ec41 0b10 	vmov	d0, r0, r1
 800b6ea:	b005      	add	sp, #20
 800b6ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b6f0 <__copybits>:
 800b6f0:	3901      	subs	r1, #1
 800b6f2:	f102 0314 	add.w	r3, r2, #20
 800b6f6:	1149      	asrs	r1, r1, #5
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	3101      	adds	r1, #1
 800b6fc:	6914      	ldr	r4, [r2, #16]
 800b6fe:	1f05      	subs	r5, r0, #4
 800b700:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b704:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b708:	42a3      	cmp	r3, r4
 800b70a:	d30c      	bcc.n	800b726 <__copybits+0x36>
 800b70c:	1aa3      	subs	r3, r4, r2
 800b70e:	3211      	adds	r2, #17
 800b710:	3b11      	subs	r3, #17
 800b712:	f023 0303 	bic.w	r3, r3, #3
 800b716:	42a2      	cmp	r2, r4
 800b718:	bf88      	it	hi
 800b71a:	2300      	movhi	r3, #0
 800b71c:	4418      	add	r0, r3
 800b71e:	2300      	movs	r3, #0
 800b720:	4288      	cmp	r0, r1
 800b722:	d305      	bcc.n	800b730 <__copybits+0x40>
 800b724:	bd70      	pop	{r4, r5, r6, pc}
 800b726:	f853 6b04 	ldr.w	r6, [r3], #4
 800b72a:	f845 6f04 	str.w	r6, [r5, #4]!
 800b72e:	e7eb      	b.n	800b708 <__copybits+0x18>
 800b730:	f840 3b04 	str.w	r3, [r0], #4
 800b734:	e7f4      	b.n	800b720 <__copybits+0x30>

0800b736 <__any_on>:
 800b736:	f100 0214 	add.w	r2, r0, #20
 800b73a:	114b      	asrs	r3, r1, #5
 800b73c:	6900      	ldr	r0, [r0, #16]
 800b73e:	4298      	cmp	r0, r3
 800b740:	b510      	push	{r4, lr}
 800b742:	db11      	blt.n	800b768 <__any_on+0x32>
 800b744:	dd0a      	ble.n	800b75c <__any_on+0x26>
 800b746:	f011 011f 	ands.w	r1, r1, #31
 800b74a:	d007      	beq.n	800b75c <__any_on+0x26>
 800b74c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b750:	fa24 f001 	lsr.w	r0, r4, r1
 800b754:	fa00 f101 	lsl.w	r1, r0, r1
 800b758:	428c      	cmp	r4, r1
 800b75a:	d10b      	bne.n	800b774 <__any_on+0x3e>
 800b75c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b760:	4293      	cmp	r3, r2
 800b762:	d803      	bhi.n	800b76c <__any_on+0x36>
 800b764:	2000      	movs	r0, #0
 800b766:	bd10      	pop	{r4, pc}
 800b768:	4603      	mov	r3, r0
 800b76a:	e7f7      	b.n	800b75c <__any_on+0x26>
 800b76c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b770:	2900      	cmp	r1, #0
 800b772:	d0f5      	beq.n	800b760 <__any_on+0x2a>
 800b774:	2001      	movs	r0, #1
 800b776:	e7f6      	b.n	800b766 <__any_on+0x30>

0800b778 <sulp>:
 800b778:	b570      	push	{r4, r5, r6, lr}
 800b77a:	4604      	mov	r4, r0
 800b77c:	460d      	mov	r5, r1
 800b77e:	4616      	mov	r6, r2
 800b780:	ec45 4b10 	vmov	d0, r4, r5
 800b784:	f7ff feb6 	bl	800b4f4 <__ulp>
 800b788:	ec51 0b10 	vmov	r0, r1, d0
 800b78c:	b17e      	cbz	r6, 800b7ae <sulp+0x36>
 800b78e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b792:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b796:	2b00      	cmp	r3, #0
 800b798:	dd09      	ble.n	800b7ae <sulp+0x36>
 800b79a:	051b      	lsls	r3, r3, #20
 800b79c:	2400      	movs	r4, #0
 800b79e:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b7a2:	4622      	mov	r2, r4
 800b7a4:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b7a8:	462b      	mov	r3, r5
 800b7aa:	f7f4 ff09 	bl	80005c0 <__aeabi_dmul>
 800b7ae:	ec41 0b10 	vmov	d0, r0, r1
 800b7b2:	bd70      	pop	{r4, r5, r6, pc}
 800b7b4:	0000      	movs	r0, r0
	...

0800b7b8 <_strtod_l>:
 800b7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7bc:	b09f      	sub	sp, #124	@ 0x7c
 800b7be:	460c      	mov	r4, r1
 800b7c0:	f04f 0a00 	mov.w	sl, #0
 800b7c4:	f04f 0b00 	mov.w	fp, #0
 800b7c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	9005      	str	r0, [sp, #20]
 800b7ce:	921a      	str	r2, [sp, #104]	@ 0x68
 800b7d0:	460a      	mov	r2, r1
 800b7d2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b7d4:	7811      	ldrb	r1, [r2, #0]
 800b7d6:	292b      	cmp	r1, #43	@ 0x2b
 800b7d8:	d04a      	beq.n	800b870 <_strtod_l+0xb8>
 800b7da:	d838      	bhi.n	800b84e <_strtod_l+0x96>
 800b7dc:	290d      	cmp	r1, #13
 800b7de:	d832      	bhi.n	800b846 <_strtod_l+0x8e>
 800b7e0:	2908      	cmp	r1, #8
 800b7e2:	d832      	bhi.n	800b84a <_strtod_l+0x92>
 800b7e4:	2900      	cmp	r1, #0
 800b7e6:	d03b      	beq.n	800b860 <_strtod_l+0xa8>
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7ec:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b7ee:	782a      	ldrb	r2, [r5, #0]
 800b7f0:	2a30      	cmp	r2, #48	@ 0x30
 800b7f2:	f040 80b2 	bne.w	800b95a <_strtod_l+0x1a2>
 800b7f6:	786a      	ldrb	r2, [r5, #1]
 800b7f8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b7fc:	2a58      	cmp	r2, #88	@ 0x58
 800b7fe:	d16e      	bne.n	800b8de <_strtod_l+0x126>
 800b800:	9302      	str	r3, [sp, #8]
 800b802:	a919      	add	r1, sp, #100	@ 0x64
 800b804:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b806:	4a90      	ldr	r2, [pc, #576]	@ (800ba48 <_strtod_l+0x290>)
 800b808:	9301      	str	r3, [sp, #4]
 800b80a:	ab1a      	add	r3, sp, #104	@ 0x68
 800b80c:	9805      	ldr	r0, [sp, #20]
 800b80e:	9300      	str	r3, [sp, #0]
 800b810:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b812:	f001 fca1 	bl	800d158 <__gethex>
 800b816:	f010 060f 	ands.w	r6, r0, #15
 800b81a:	4604      	mov	r4, r0
 800b81c:	d005      	beq.n	800b82a <_strtod_l+0x72>
 800b81e:	2e06      	cmp	r6, #6
 800b820:	d128      	bne.n	800b874 <_strtod_l+0xbc>
 800b822:	3501      	adds	r5, #1
 800b824:	2300      	movs	r3, #0
 800b826:	9519      	str	r5, [sp, #100]	@ 0x64
 800b828:	930e      	str	r3, [sp, #56]	@ 0x38
 800b82a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	f040 858e 	bne.w	800c34e <_strtod_l+0xb96>
 800b832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b834:	b1cb      	cbz	r3, 800b86a <_strtod_l+0xb2>
 800b836:	4652      	mov	r2, sl
 800b838:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b83c:	ec43 2b10 	vmov	d0, r2, r3
 800b840:	b01f      	add	sp, #124	@ 0x7c
 800b842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b846:	2920      	cmp	r1, #32
 800b848:	d1ce      	bne.n	800b7e8 <_strtod_l+0x30>
 800b84a:	3201      	adds	r2, #1
 800b84c:	e7c1      	b.n	800b7d2 <_strtod_l+0x1a>
 800b84e:	292d      	cmp	r1, #45	@ 0x2d
 800b850:	d1ca      	bne.n	800b7e8 <_strtod_l+0x30>
 800b852:	2101      	movs	r1, #1
 800b854:	910e      	str	r1, [sp, #56]	@ 0x38
 800b856:	1c51      	adds	r1, r2, #1
 800b858:	9119      	str	r1, [sp, #100]	@ 0x64
 800b85a:	7852      	ldrb	r2, [r2, #1]
 800b85c:	2a00      	cmp	r2, #0
 800b85e:	d1c5      	bne.n	800b7ec <_strtod_l+0x34>
 800b860:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b862:	9419      	str	r4, [sp, #100]	@ 0x64
 800b864:	2b00      	cmp	r3, #0
 800b866:	f040 8570 	bne.w	800c34a <_strtod_l+0xb92>
 800b86a:	4652      	mov	r2, sl
 800b86c:	465b      	mov	r3, fp
 800b86e:	e7e5      	b.n	800b83c <_strtod_l+0x84>
 800b870:	2100      	movs	r1, #0
 800b872:	e7ef      	b.n	800b854 <_strtod_l+0x9c>
 800b874:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b876:	b13a      	cbz	r2, 800b888 <_strtod_l+0xd0>
 800b878:	2135      	movs	r1, #53	@ 0x35
 800b87a:	a81c      	add	r0, sp, #112	@ 0x70
 800b87c:	f7ff ff38 	bl	800b6f0 <__copybits>
 800b880:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b882:	9805      	ldr	r0, [sp, #20]
 800b884:	f7ff fb02 	bl	800ae8c <_Bfree>
 800b888:	3e01      	subs	r6, #1
 800b88a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b88c:	2e04      	cmp	r6, #4
 800b88e:	d806      	bhi.n	800b89e <_strtod_l+0xe6>
 800b890:	e8df f006 	tbb	[pc, r6]
 800b894:	201d0314 	.word	0x201d0314
 800b898:	14          	.byte	0x14
 800b899:	00          	.byte	0x00
 800b89a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b89e:	05e1      	lsls	r1, r4, #23
 800b8a0:	bf48      	it	mi
 800b8a2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b8a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b8aa:	0d1b      	lsrs	r3, r3, #20
 800b8ac:	051b      	lsls	r3, r3, #20
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	d1bb      	bne.n	800b82a <_strtod_l+0x72>
 800b8b2:	f7fe fb07 	bl	8009ec4 <__errno>
 800b8b6:	2322      	movs	r3, #34	@ 0x22
 800b8b8:	6003      	str	r3, [r0, #0]
 800b8ba:	e7b6      	b.n	800b82a <_strtod_l+0x72>
 800b8bc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b8c0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b8c4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b8c8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b8cc:	e7e7      	b.n	800b89e <_strtod_l+0xe6>
 800b8ce:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ba50 <_strtod_l+0x298>
 800b8d2:	e7e4      	b.n	800b89e <_strtod_l+0xe6>
 800b8d4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b8d8:	f04f 3aff 	mov.w	sl, #4294967295
 800b8dc:	e7df      	b.n	800b89e <_strtod_l+0xe6>
 800b8de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8e0:	1c5a      	adds	r2, r3, #1
 800b8e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b8e4:	785b      	ldrb	r3, [r3, #1]
 800b8e6:	2b30      	cmp	r3, #48	@ 0x30
 800b8e8:	d0f9      	beq.n	800b8de <_strtod_l+0x126>
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d09d      	beq.n	800b82a <_strtod_l+0x72>
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	2700      	movs	r7, #0
 800b8f2:	9308      	str	r3, [sp, #32]
 800b8f4:	220a      	movs	r2, #10
 800b8f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b8f8:	46b9      	mov	r9, r7
 800b8fa:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b8fc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b8fe:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b900:	7805      	ldrb	r5, [r0, #0]
 800b902:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b906:	b2d9      	uxtb	r1, r3
 800b908:	2909      	cmp	r1, #9
 800b90a:	d928      	bls.n	800b95e <_strtod_l+0x1a6>
 800b90c:	2201      	movs	r2, #1
 800b90e:	494f      	ldr	r1, [pc, #316]	@ (800ba4c <_strtod_l+0x294>)
 800b910:	f7fe fa53 	bl	8009dba <strncmp>
 800b914:	2800      	cmp	r0, #0
 800b916:	d032      	beq.n	800b97e <_strtod_l+0x1c6>
 800b918:	2000      	movs	r0, #0
 800b91a:	462a      	mov	r2, r5
 800b91c:	464d      	mov	r5, r9
 800b91e:	4603      	mov	r3, r0
 800b920:	900a      	str	r0, [sp, #40]	@ 0x28
 800b922:	2a65      	cmp	r2, #101	@ 0x65
 800b924:	d001      	beq.n	800b92a <_strtod_l+0x172>
 800b926:	2a45      	cmp	r2, #69	@ 0x45
 800b928:	d114      	bne.n	800b954 <_strtod_l+0x19c>
 800b92a:	b91d      	cbnz	r5, 800b934 <_strtod_l+0x17c>
 800b92c:	9a08      	ldr	r2, [sp, #32]
 800b92e:	4302      	orrs	r2, r0
 800b930:	d096      	beq.n	800b860 <_strtod_l+0xa8>
 800b932:	2500      	movs	r5, #0
 800b934:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b936:	1c62      	adds	r2, r4, #1
 800b938:	9219      	str	r2, [sp, #100]	@ 0x64
 800b93a:	7862      	ldrb	r2, [r4, #1]
 800b93c:	2a2b      	cmp	r2, #43	@ 0x2b
 800b93e:	d079      	beq.n	800ba34 <_strtod_l+0x27c>
 800b940:	2a2d      	cmp	r2, #45	@ 0x2d
 800b942:	d07d      	beq.n	800ba40 <_strtod_l+0x288>
 800b944:	f04f 0c00 	mov.w	ip, #0
 800b948:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b94c:	2909      	cmp	r1, #9
 800b94e:	f240 8085 	bls.w	800ba5c <_strtod_l+0x2a4>
 800b952:	9419      	str	r4, [sp, #100]	@ 0x64
 800b954:	f04f 0800 	mov.w	r8, #0
 800b958:	e0a5      	b.n	800baa6 <_strtod_l+0x2ee>
 800b95a:	2300      	movs	r3, #0
 800b95c:	e7c8      	b.n	800b8f0 <_strtod_l+0x138>
 800b95e:	f1b9 0f08 	cmp.w	r9, #8
 800b962:	f100 0001 	add.w	r0, r0, #1
 800b966:	f109 0901 	add.w	r9, r9, #1
 800b96a:	bfd4      	ite	le
 800b96c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b96e:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b972:	9019      	str	r0, [sp, #100]	@ 0x64
 800b974:	bfdc      	itt	le
 800b976:	fb02 3301 	mlale	r3, r2, r1, r3
 800b97a:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b97c:	e7bf      	b.n	800b8fe <_strtod_l+0x146>
 800b97e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b980:	1c5a      	adds	r2, r3, #1
 800b982:	9219      	str	r2, [sp, #100]	@ 0x64
 800b984:	785a      	ldrb	r2, [r3, #1]
 800b986:	f1b9 0f00 	cmp.w	r9, #0
 800b98a:	d03a      	beq.n	800ba02 <_strtod_l+0x24a>
 800b98c:	464d      	mov	r5, r9
 800b98e:	900a      	str	r0, [sp, #40]	@ 0x28
 800b990:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b994:	2b09      	cmp	r3, #9
 800b996:	d912      	bls.n	800b9be <_strtod_l+0x206>
 800b998:	2301      	movs	r3, #1
 800b99a:	e7c2      	b.n	800b922 <_strtod_l+0x16a>
 800b99c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b99e:	3001      	adds	r0, #1
 800b9a0:	1c5a      	adds	r2, r3, #1
 800b9a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b9a4:	785a      	ldrb	r2, [r3, #1]
 800b9a6:	2a30      	cmp	r2, #48	@ 0x30
 800b9a8:	d0f8      	beq.n	800b99c <_strtod_l+0x1e4>
 800b9aa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b9ae:	2b08      	cmp	r3, #8
 800b9b0:	f200 84d2 	bhi.w	800c358 <_strtod_l+0xba0>
 800b9b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800b9b6:	2000      	movs	r0, #0
 800b9b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9ba:	4605      	mov	r5, r0
 800b9bc:	930c      	str	r3, [sp, #48]	@ 0x30
 800b9be:	3a30      	subs	r2, #48	@ 0x30
 800b9c0:	f100 0301 	add.w	r3, r0, #1
 800b9c4:	d017      	beq.n	800b9f6 <_strtod_l+0x23e>
 800b9c6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b9c8:	462e      	mov	r6, r5
 800b9ca:	f04f 0e0a 	mov.w	lr, #10
 800b9ce:	4419      	add	r1, r3
 800b9d0:	910a      	str	r1, [sp, #40]	@ 0x28
 800b9d2:	1c71      	adds	r1, r6, #1
 800b9d4:	eba1 0c05 	sub.w	ip, r1, r5
 800b9d8:	4563      	cmp	r3, ip
 800b9da:	dc14      	bgt.n	800ba06 <_strtod_l+0x24e>
 800b9dc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b9e0:	182b      	adds	r3, r5, r0
 800b9e2:	3501      	adds	r5, #1
 800b9e4:	2b08      	cmp	r3, #8
 800b9e6:	4405      	add	r5, r0
 800b9e8:	dc1a      	bgt.n	800ba20 <_strtod_l+0x268>
 800b9ea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b9ec:	230a      	movs	r3, #10
 800b9ee:	fb03 2301 	mla	r3, r3, r1, r2
 800b9f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	1c51      	adds	r1, r2, #1
 800b9fc:	9119      	str	r1, [sp, #100]	@ 0x64
 800b9fe:	7852      	ldrb	r2, [r2, #1]
 800ba00:	e7c6      	b.n	800b990 <_strtod_l+0x1d8>
 800ba02:	4648      	mov	r0, r9
 800ba04:	e7cf      	b.n	800b9a6 <_strtod_l+0x1ee>
 800ba06:	2e08      	cmp	r6, #8
 800ba08:	dc05      	bgt.n	800ba16 <_strtod_l+0x25e>
 800ba0a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800ba0c:	fb0e f606 	mul.w	r6, lr, r6
 800ba10:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ba12:	460e      	mov	r6, r1
 800ba14:	e7dd      	b.n	800b9d2 <_strtod_l+0x21a>
 800ba16:	2910      	cmp	r1, #16
 800ba18:	bfd8      	it	le
 800ba1a:	fb0e f707 	mulle.w	r7, lr, r7
 800ba1e:	e7f8      	b.n	800ba12 <_strtod_l+0x25a>
 800ba20:	2b0f      	cmp	r3, #15
 800ba22:	bfdc      	itt	le
 800ba24:	230a      	movle	r3, #10
 800ba26:	fb03 2707 	mlale	r7, r3, r7, r2
 800ba2a:	e7e3      	b.n	800b9f4 <_strtod_l+0x23c>
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba30:	2301      	movs	r3, #1
 800ba32:	e77b      	b.n	800b92c <_strtod_l+0x174>
 800ba34:	f04f 0c00 	mov.w	ip, #0
 800ba38:	1ca2      	adds	r2, r4, #2
 800ba3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ba3c:	78a2      	ldrb	r2, [r4, #2]
 800ba3e:	e783      	b.n	800b948 <_strtod_l+0x190>
 800ba40:	f04f 0c01 	mov.w	ip, #1
 800ba44:	e7f8      	b.n	800ba38 <_strtod_l+0x280>
 800ba46:	bf00      	nop
 800ba48:	0800e274 	.word	0x0800e274
 800ba4c:	0800e091 	.word	0x0800e091
 800ba50:	7ff00000 	.word	0x7ff00000
 800ba54:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ba56:	1c51      	adds	r1, r2, #1
 800ba58:	9119      	str	r1, [sp, #100]	@ 0x64
 800ba5a:	7852      	ldrb	r2, [r2, #1]
 800ba5c:	2a30      	cmp	r2, #48	@ 0x30
 800ba5e:	d0f9      	beq.n	800ba54 <_strtod_l+0x29c>
 800ba60:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ba64:	2908      	cmp	r1, #8
 800ba66:	f63f af75 	bhi.w	800b954 <_strtod_l+0x19c>
 800ba6a:	3a30      	subs	r2, #48	@ 0x30
 800ba6c:	f04f 080a 	mov.w	r8, #10
 800ba70:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba72:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ba74:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ba76:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ba78:	1c56      	adds	r6, r2, #1
 800ba7a:	9619      	str	r6, [sp, #100]	@ 0x64
 800ba7c:	7852      	ldrb	r2, [r2, #1]
 800ba7e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ba82:	f1be 0f09 	cmp.w	lr, #9
 800ba86:	d939      	bls.n	800bafc <_strtod_l+0x344>
 800ba88:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ba8a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ba8e:	1a76      	subs	r6, r6, r1
 800ba90:	2e08      	cmp	r6, #8
 800ba92:	dc03      	bgt.n	800ba9c <_strtod_l+0x2e4>
 800ba94:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ba96:	4588      	cmp	r8, r1
 800ba98:	bfa8      	it	ge
 800ba9a:	4688      	movge	r8, r1
 800ba9c:	f1bc 0f00 	cmp.w	ip, #0
 800baa0:	d001      	beq.n	800baa6 <_strtod_l+0x2ee>
 800baa2:	f1c8 0800 	rsb	r8, r8, #0
 800baa6:	2d00      	cmp	r5, #0
 800baa8:	d14e      	bne.n	800bb48 <_strtod_l+0x390>
 800baaa:	9908      	ldr	r1, [sp, #32]
 800baac:	4308      	orrs	r0, r1
 800baae:	f47f aebc 	bne.w	800b82a <_strtod_l+0x72>
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	f47f aed4 	bne.w	800b860 <_strtod_l+0xa8>
 800bab8:	2a69      	cmp	r2, #105	@ 0x69
 800baba:	d028      	beq.n	800bb0e <_strtod_l+0x356>
 800babc:	dc25      	bgt.n	800bb0a <_strtod_l+0x352>
 800babe:	2a49      	cmp	r2, #73	@ 0x49
 800bac0:	d025      	beq.n	800bb0e <_strtod_l+0x356>
 800bac2:	2a4e      	cmp	r2, #78	@ 0x4e
 800bac4:	f47f aecc 	bne.w	800b860 <_strtod_l+0xa8>
 800bac8:	499a      	ldr	r1, [pc, #616]	@ (800bd34 <_strtod_l+0x57c>)
 800baca:	a819      	add	r0, sp, #100	@ 0x64
 800bacc:	f001 fd64 	bl	800d598 <__match>
 800bad0:	2800      	cmp	r0, #0
 800bad2:	f43f aec5 	beq.w	800b860 <_strtod_l+0xa8>
 800bad6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bad8:	781b      	ldrb	r3, [r3, #0]
 800bada:	2b28      	cmp	r3, #40	@ 0x28
 800badc:	d12e      	bne.n	800bb3c <_strtod_l+0x384>
 800bade:	aa1c      	add	r2, sp, #112	@ 0x70
 800bae0:	4995      	ldr	r1, [pc, #596]	@ (800bd38 <_strtod_l+0x580>)
 800bae2:	a819      	add	r0, sp, #100	@ 0x64
 800bae4:	f001 fd6c 	bl	800d5c0 <__hexnan>
 800bae8:	2805      	cmp	r0, #5
 800baea:	d127      	bne.n	800bb3c <_strtod_l+0x384>
 800baec:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800baee:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800baf2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800baf6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800bafa:	e696      	b.n	800b82a <_strtod_l+0x72>
 800bafc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bafe:	fb08 2101 	mla	r1, r8, r1, r2
 800bb02:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800bb06:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb08:	e7b5      	b.n	800ba76 <_strtod_l+0x2be>
 800bb0a:	2a6e      	cmp	r2, #110	@ 0x6e
 800bb0c:	e7da      	b.n	800bac4 <_strtod_l+0x30c>
 800bb0e:	498b      	ldr	r1, [pc, #556]	@ (800bd3c <_strtod_l+0x584>)
 800bb10:	a819      	add	r0, sp, #100	@ 0x64
 800bb12:	f001 fd41 	bl	800d598 <__match>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	f43f aea2 	beq.w	800b860 <_strtod_l+0xa8>
 800bb1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb1e:	a819      	add	r0, sp, #100	@ 0x64
 800bb20:	4987      	ldr	r1, [pc, #540]	@ (800bd40 <_strtod_l+0x588>)
 800bb22:	3b01      	subs	r3, #1
 800bb24:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb26:	f001 fd37 	bl	800d598 <__match>
 800bb2a:	b910      	cbnz	r0, 800bb32 <_strtod_l+0x37a>
 800bb2c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bb2e:	3301      	adds	r3, #1
 800bb30:	9319      	str	r3, [sp, #100]	@ 0x64
 800bb32:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800bd50 <_strtod_l+0x598>
 800bb36:	f04f 0a00 	mov.w	sl, #0
 800bb3a:	e676      	b.n	800b82a <_strtod_l+0x72>
 800bb3c:	4881      	ldr	r0, [pc, #516]	@ (800bd44 <_strtod_l+0x58c>)
 800bb3e:	f001 fa6b 	bl	800d018 <nan>
 800bb42:	ec5b ab10 	vmov	sl, fp, d0
 800bb46:	e670      	b.n	800b82a <_strtod_l+0x72>
 800bb48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bb4a:	f1b9 0f00 	cmp.w	r9, #0
 800bb4e:	bf08      	it	eq
 800bb50:	46a9      	moveq	r9, r5
 800bb52:	2d10      	cmp	r5, #16
 800bb54:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800bb56:	eba8 0303 	sub.w	r3, r8, r3
 800bb5a:	462c      	mov	r4, r5
 800bb5c:	bfa8      	it	ge
 800bb5e:	2410      	movge	r4, #16
 800bb60:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb62:	f7f4 fcb3 	bl	80004cc <__aeabi_ui2d>
 800bb66:	2d09      	cmp	r5, #9
 800bb68:	4682      	mov	sl, r0
 800bb6a:	468b      	mov	fp, r1
 800bb6c:	dc13      	bgt.n	800bb96 <_strtod_l+0x3de>
 800bb6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	f43f ae5a 	beq.w	800b82a <_strtod_l+0x72>
 800bb76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb78:	dd78      	ble.n	800bc6c <_strtod_l+0x4b4>
 800bb7a:	2b16      	cmp	r3, #22
 800bb7c:	dc5f      	bgt.n	800bc3e <_strtod_l+0x486>
 800bb7e:	4972      	ldr	r1, [pc, #456]	@ (800bd48 <_strtod_l+0x590>)
 800bb80:	4652      	mov	r2, sl
 800bb82:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bb86:	465b      	mov	r3, fp
 800bb88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb8c:	f7f4 fd18 	bl	80005c0 <__aeabi_dmul>
 800bb90:	4682      	mov	sl, r0
 800bb92:	468b      	mov	fp, r1
 800bb94:	e649      	b.n	800b82a <_strtod_l+0x72>
 800bb96:	4b6c      	ldr	r3, [pc, #432]	@ (800bd48 <_strtod_l+0x590>)
 800bb98:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb9c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800bba0:	f7f4 fd0e 	bl	80005c0 <__aeabi_dmul>
 800bba4:	4682      	mov	sl, r0
 800bba6:	468b      	mov	fp, r1
 800bba8:	4638      	mov	r0, r7
 800bbaa:	f7f4 fc8f 	bl	80004cc <__aeabi_ui2d>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	4650      	mov	r0, sl
 800bbb4:	4659      	mov	r1, fp
 800bbb6:	f7f4 fb4d 	bl	8000254 <__adddf3>
 800bbba:	2d0f      	cmp	r5, #15
 800bbbc:	4682      	mov	sl, r0
 800bbbe:	468b      	mov	fp, r1
 800bbc0:	ddd5      	ble.n	800bb6e <_strtod_l+0x3b6>
 800bbc2:	1b2c      	subs	r4, r5, r4
 800bbc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbc6:	441c      	add	r4, r3
 800bbc8:	2c00      	cmp	r4, #0
 800bbca:	f340 8093 	ble.w	800bcf4 <_strtod_l+0x53c>
 800bbce:	f014 030f 	ands.w	r3, r4, #15
 800bbd2:	d00a      	beq.n	800bbea <_strtod_l+0x432>
 800bbd4:	495c      	ldr	r1, [pc, #368]	@ (800bd48 <_strtod_l+0x590>)
 800bbd6:	4652      	mov	r2, sl
 800bbd8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bbdc:	465b      	mov	r3, fp
 800bbde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbe2:	f7f4 fced 	bl	80005c0 <__aeabi_dmul>
 800bbe6:	4682      	mov	sl, r0
 800bbe8:	468b      	mov	fp, r1
 800bbea:	f034 040f 	bics.w	r4, r4, #15
 800bbee:	d073      	beq.n	800bcd8 <_strtod_l+0x520>
 800bbf0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800bbf4:	dd49      	ble.n	800bc8a <_strtod_l+0x4d2>
 800bbf6:	2400      	movs	r4, #0
 800bbf8:	46a0      	mov	r8, r4
 800bbfa:	46a1      	mov	r9, r4
 800bbfc:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bbfe:	2322      	movs	r3, #34	@ 0x22
 800bc00:	9a05      	ldr	r2, [sp, #20]
 800bc02:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800bd50 <_strtod_l+0x598>
 800bc06:	f04f 0a00 	mov.w	sl, #0
 800bc0a:	6013      	str	r3, [r2, #0]
 800bc0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	f43f ae0b 	beq.w	800b82a <_strtod_l+0x72>
 800bc14:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc16:	9805      	ldr	r0, [sp, #20]
 800bc18:	f7ff f938 	bl	800ae8c <_Bfree>
 800bc1c:	4649      	mov	r1, r9
 800bc1e:	9805      	ldr	r0, [sp, #20]
 800bc20:	f7ff f934 	bl	800ae8c <_Bfree>
 800bc24:	4641      	mov	r1, r8
 800bc26:	9805      	ldr	r0, [sp, #20]
 800bc28:	f7ff f930 	bl	800ae8c <_Bfree>
 800bc2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bc2e:	9805      	ldr	r0, [sp, #20]
 800bc30:	f7ff f92c 	bl	800ae8c <_Bfree>
 800bc34:	4621      	mov	r1, r4
 800bc36:	9805      	ldr	r0, [sp, #20]
 800bc38:	f7ff f928 	bl	800ae8c <_Bfree>
 800bc3c:	e5f5      	b.n	800b82a <_strtod_l+0x72>
 800bc3e:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800bc42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc44:	4293      	cmp	r3, r2
 800bc46:	dbbc      	blt.n	800bbc2 <_strtod_l+0x40a>
 800bc48:	f1c5 050f 	rsb	r5, r5, #15
 800bc4c:	4c3e      	ldr	r4, [pc, #248]	@ (800bd48 <_strtod_l+0x590>)
 800bc4e:	4652      	mov	r2, sl
 800bc50:	465b      	mov	r3, fp
 800bc52:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bc56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc5a:	f7f4 fcb1 	bl	80005c0 <__aeabi_dmul>
 800bc5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc60:	1b5d      	subs	r5, r3, r5
 800bc62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bc66:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bc6a:	e78f      	b.n	800bb8c <_strtod_l+0x3d4>
 800bc6c:	3316      	adds	r3, #22
 800bc6e:	dba8      	blt.n	800bbc2 <_strtod_l+0x40a>
 800bc70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc72:	4650      	mov	r0, sl
 800bc74:	4659      	mov	r1, fp
 800bc76:	eba3 0808 	sub.w	r8, r3, r8
 800bc7a:	4b33      	ldr	r3, [pc, #204]	@ (800bd48 <_strtod_l+0x590>)
 800bc7c:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800bc80:	e9d8 2300 	ldrd	r2, r3, [r8]
 800bc84:	f7f4 fdc6 	bl	8000814 <__aeabi_ddiv>
 800bc88:	e782      	b.n	800bb90 <_strtod_l+0x3d8>
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	1124      	asrs	r4, r4, #4
 800bc8e:	4650      	mov	r0, sl
 800bc90:	4659      	mov	r1, fp
 800bc92:	4f2e      	ldr	r7, [pc, #184]	@ (800bd4c <_strtod_l+0x594>)
 800bc94:	461e      	mov	r6, r3
 800bc96:	2c01      	cmp	r4, #1
 800bc98:	dc21      	bgt.n	800bcde <_strtod_l+0x526>
 800bc9a:	b10b      	cbz	r3, 800bca0 <_strtod_l+0x4e8>
 800bc9c:	4682      	mov	sl, r0
 800bc9e:	468b      	mov	fp, r1
 800bca0:	492a      	ldr	r1, [pc, #168]	@ (800bd4c <_strtod_l+0x594>)
 800bca2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800bca6:	4652      	mov	r2, sl
 800bca8:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800bcac:	465b      	mov	r3, fp
 800bcae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bcb2:	f7f4 fc85 	bl	80005c0 <__aeabi_dmul>
 800bcb6:	4b26      	ldr	r3, [pc, #152]	@ (800bd50 <_strtod_l+0x598>)
 800bcb8:	460a      	mov	r2, r1
 800bcba:	4682      	mov	sl, r0
 800bcbc:	400b      	ands	r3, r1
 800bcbe:	4925      	ldr	r1, [pc, #148]	@ (800bd54 <_strtod_l+0x59c>)
 800bcc0:	428b      	cmp	r3, r1
 800bcc2:	d898      	bhi.n	800bbf6 <_strtod_l+0x43e>
 800bcc4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800bcc8:	428b      	cmp	r3, r1
 800bcca:	bf86      	itte	hi
 800bccc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800bd58 <_strtod_l+0x5a0>
 800bcd0:	f04f 3aff 	movhi.w	sl, #4294967295
 800bcd4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800bcd8:	2300      	movs	r3, #0
 800bcda:	9308      	str	r3, [sp, #32]
 800bcdc:	e076      	b.n	800bdcc <_strtod_l+0x614>
 800bcde:	07e2      	lsls	r2, r4, #31
 800bce0:	d504      	bpl.n	800bcec <_strtod_l+0x534>
 800bce2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bce6:	f7f4 fc6b 	bl	80005c0 <__aeabi_dmul>
 800bcea:	2301      	movs	r3, #1
 800bcec:	3601      	adds	r6, #1
 800bcee:	1064      	asrs	r4, r4, #1
 800bcf0:	3708      	adds	r7, #8
 800bcf2:	e7d0      	b.n	800bc96 <_strtod_l+0x4de>
 800bcf4:	d0f0      	beq.n	800bcd8 <_strtod_l+0x520>
 800bcf6:	4264      	negs	r4, r4
 800bcf8:	f014 020f 	ands.w	r2, r4, #15
 800bcfc:	d00a      	beq.n	800bd14 <_strtod_l+0x55c>
 800bcfe:	4b12      	ldr	r3, [pc, #72]	@ (800bd48 <_strtod_l+0x590>)
 800bd00:	4650      	mov	r0, sl
 800bd02:	4659      	mov	r1, fp
 800bd04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bd08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd0c:	f7f4 fd82 	bl	8000814 <__aeabi_ddiv>
 800bd10:	4682      	mov	sl, r0
 800bd12:	468b      	mov	fp, r1
 800bd14:	1124      	asrs	r4, r4, #4
 800bd16:	d0df      	beq.n	800bcd8 <_strtod_l+0x520>
 800bd18:	2c1f      	cmp	r4, #31
 800bd1a:	dd1f      	ble.n	800bd5c <_strtod_l+0x5a4>
 800bd1c:	2400      	movs	r4, #0
 800bd1e:	46a0      	mov	r8, r4
 800bd20:	46a1      	mov	r9, r4
 800bd22:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bd24:	2322      	movs	r3, #34	@ 0x22
 800bd26:	9a05      	ldr	r2, [sp, #20]
 800bd28:	f04f 0a00 	mov.w	sl, #0
 800bd2c:	f04f 0b00 	mov.w	fp, #0
 800bd30:	6013      	str	r3, [r2, #0]
 800bd32:	e76b      	b.n	800bc0c <_strtod_l+0x454>
 800bd34:	0800df81 	.word	0x0800df81
 800bd38:	0800e260 	.word	0x0800e260
 800bd3c:	0800df79 	.word	0x0800df79
 800bd40:	0800dfae 	.word	0x0800dfae
 800bd44:	0800e102 	.word	0x0800e102
 800bd48:	0800e198 	.word	0x0800e198
 800bd4c:	0800e170 	.word	0x0800e170
 800bd50:	7ff00000 	.word	0x7ff00000
 800bd54:	7ca00000 	.word	0x7ca00000
 800bd58:	7fefffff 	.word	0x7fefffff
 800bd5c:	f014 0310 	ands.w	r3, r4, #16
 800bd60:	4650      	mov	r0, sl
 800bd62:	4659      	mov	r1, fp
 800bd64:	4ea9      	ldr	r6, [pc, #676]	@ (800c00c <_strtod_l+0x854>)
 800bd66:	bf18      	it	ne
 800bd68:	236a      	movne	r3, #106	@ 0x6a
 800bd6a:	9308      	str	r3, [sp, #32]
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	07e7      	lsls	r7, r4, #31
 800bd70:	d504      	bpl.n	800bd7c <_strtod_l+0x5c4>
 800bd72:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bd76:	f7f4 fc23 	bl	80005c0 <__aeabi_dmul>
 800bd7a:	2301      	movs	r3, #1
 800bd7c:	1064      	asrs	r4, r4, #1
 800bd7e:	f106 0608 	add.w	r6, r6, #8
 800bd82:	d1f4      	bne.n	800bd6e <_strtod_l+0x5b6>
 800bd84:	b10b      	cbz	r3, 800bd8a <_strtod_l+0x5d2>
 800bd86:	4682      	mov	sl, r0
 800bd88:	468b      	mov	fp, r1
 800bd8a:	9b08      	ldr	r3, [sp, #32]
 800bd8c:	b1b3      	cbz	r3, 800bdbc <_strtod_l+0x604>
 800bd8e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bd92:	4659      	mov	r1, fp
 800bd94:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	dd0f      	ble.n	800bdbc <_strtod_l+0x604>
 800bd9c:	2b1f      	cmp	r3, #31
 800bd9e:	dd56      	ble.n	800be4e <_strtod_l+0x696>
 800bda0:	2b34      	cmp	r3, #52	@ 0x34
 800bda2:	f04f 0a00 	mov.w	sl, #0
 800bda6:	bfdb      	ittet	le
 800bda8:	f04f 33ff 	movle.w	r3, #4294967295
 800bdac:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800bdb0:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800bdb4:	4093      	lslle	r3, r2
 800bdb6:	bfd8      	it	le
 800bdb8:	ea03 0b01 	andle.w	fp, r3, r1
 800bdbc:	2200      	movs	r2, #0
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	4650      	mov	r0, sl
 800bdc2:	4659      	mov	r1, fp
 800bdc4:	f7f4 fe64 	bl	8000a90 <__aeabi_dcmpeq>
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d1a7      	bne.n	800bd1c <_strtod_l+0x564>
 800bdcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdce:	464a      	mov	r2, r9
 800bdd0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800bdd2:	9300      	str	r3, [sp, #0]
 800bdd4:	462b      	mov	r3, r5
 800bdd6:	9805      	ldr	r0, [sp, #20]
 800bdd8:	f7ff f8c2 	bl	800af60 <__s2b>
 800bddc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bdde:	2800      	cmp	r0, #0
 800bde0:	f43f af09 	beq.w	800bbf6 <_strtod_l+0x43e>
 800bde4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bde6:	2400      	movs	r4, #0
 800bde8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bdea:	2a00      	cmp	r2, #0
 800bdec:	eba3 0308 	sub.w	r3, r3, r8
 800bdf0:	46a0      	mov	r8, r4
 800bdf2:	bfa8      	it	ge
 800bdf4:	2300      	movge	r3, #0
 800bdf6:	9312      	str	r3, [sp, #72]	@ 0x48
 800bdf8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bdfc:	9316      	str	r3, [sp, #88]	@ 0x58
 800bdfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be00:	9805      	ldr	r0, [sp, #20]
 800be02:	6859      	ldr	r1, [r3, #4]
 800be04:	f7ff f802 	bl	800ae0c <_Balloc>
 800be08:	4681      	mov	r9, r0
 800be0a:	2800      	cmp	r0, #0
 800be0c:	f43f aef7 	beq.w	800bbfe <_strtod_l+0x446>
 800be10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be12:	300c      	adds	r0, #12
 800be14:	691a      	ldr	r2, [r3, #16]
 800be16:	f103 010c 	add.w	r1, r3, #12
 800be1a:	3202      	adds	r2, #2
 800be1c:	0092      	lsls	r2, r2, #2
 800be1e:	f001 f8eb 	bl	800cff8 <memcpy>
 800be22:	aa1c      	add	r2, sp, #112	@ 0x70
 800be24:	a91b      	add	r1, sp, #108	@ 0x6c
 800be26:	9805      	ldr	r0, [sp, #20]
 800be28:	ec4b ab10 	vmov	d0, sl, fp
 800be2c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800be30:	f7ff fbd4 	bl	800b5dc <__d2b>
 800be34:	901a      	str	r0, [sp, #104]	@ 0x68
 800be36:	2800      	cmp	r0, #0
 800be38:	f43f aee1 	beq.w	800bbfe <_strtod_l+0x446>
 800be3c:	2101      	movs	r1, #1
 800be3e:	9805      	ldr	r0, [sp, #20]
 800be40:	f7ff f924 	bl	800b08c <__i2b>
 800be44:	4680      	mov	r8, r0
 800be46:	b948      	cbnz	r0, 800be5c <_strtod_l+0x6a4>
 800be48:	f04f 0800 	mov.w	r8, #0
 800be4c:	e6d7      	b.n	800bbfe <_strtod_l+0x446>
 800be4e:	f04f 32ff 	mov.w	r2, #4294967295
 800be52:	fa02 f303 	lsl.w	r3, r2, r3
 800be56:	ea03 0a0a 	and.w	sl, r3, sl
 800be5a:	e7af      	b.n	800bdbc <_strtod_l+0x604>
 800be5c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800be5e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800be60:	2d00      	cmp	r5, #0
 800be62:	bfa9      	itett	ge
 800be64:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800be66:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800be68:	18ef      	addge	r7, r5, r3
 800be6a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800be6c:	bfb8      	it	lt
 800be6e:	1b5e      	sublt	r6, r3, r5
 800be70:	9b08      	ldr	r3, [sp, #32]
 800be72:	bfb8      	it	lt
 800be74:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800be76:	1aed      	subs	r5, r5, r3
 800be78:	4b65      	ldr	r3, [pc, #404]	@ (800c010 <_strtod_l+0x858>)
 800be7a:	4415      	add	r5, r2
 800be7c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800be80:	3d01      	subs	r5, #1
 800be82:	429d      	cmp	r5, r3
 800be84:	da4f      	bge.n	800bf26 <_strtod_l+0x76e>
 800be86:	1b5b      	subs	r3, r3, r5
 800be88:	2101      	movs	r1, #1
 800be8a:	2b1f      	cmp	r3, #31
 800be8c:	eba2 0203 	sub.w	r2, r2, r3
 800be90:	dc3d      	bgt.n	800bf0e <_strtod_l+0x756>
 800be92:	fa01 f303 	lsl.w	r3, r1, r3
 800be96:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be98:	2300      	movs	r3, #0
 800be9a:	9310      	str	r3, [sp, #64]	@ 0x40
 800be9c:	18bd      	adds	r5, r7, r2
 800be9e:	9b08      	ldr	r3, [sp, #32]
 800bea0:	4416      	add	r6, r2
 800bea2:	42af      	cmp	r7, r5
 800bea4:	441e      	add	r6, r3
 800bea6:	463b      	mov	r3, r7
 800bea8:	bfa8      	it	ge
 800beaa:	462b      	movge	r3, r5
 800beac:	42b3      	cmp	r3, r6
 800beae:	bfa8      	it	ge
 800beb0:	4633      	movge	r3, r6
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	bfc2      	ittt	gt
 800beb6:	1aed      	subgt	r5, r5, r3
 800beb8:	1af6      	subgt	r6, r6, r3
 800beba:	1aff      	subgt	r7, r7, r3
 800bebc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	dd16      	ble.n	800bef0 <_strtod_l+0x738>
 800bec2:	4641      	mov	r1, r8
 800bec4:	461a      	mov	r2, r3
 800bec6:	9805      	ldr	r0, [sp, #20]
 800bec8:	f7ff f99a 	bl	800b200 <__pow5mult>
 800becc:	4680      	mov	r8, r0
 800bece:	2800      	cmp	r0, #0
 800bed0:	d0ba      	beq.n	800be48 <_strtod_l+0x690>
 800bed2:	4601      	mov	r1, r0
 800bed4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800bed6:	9805      	ldr	r0, [sp, #20]
 800bed8:	f7ff f8ee 	bl	800b0b8 <__multiply>
 800bedc:	900a      	str	r0, [sp, #40]	@ 0x28
 800bede:	2800      	cmp	r0, #0
 800bee0:	f43f ae8d 	beq.w	800bbfe <_strtod_l+0x446>
 800bee4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bee6:	9805      	ldr	r0, [sp, #20]
 800bee8:	f7fe ffd0 	bl	800ae8c <_Bfree>
 800beec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800beee:	931a      	str	r3, [sp, #104]	@ 0x68
 800bef0:	2d00      	cmp	r5, #0
 800bef2:	dc1d      	bgt.n	800bf30 <_strtod_l+0x778>
 800bef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	dd23      	ble.n	800bf42 <_strtod_l+0x78a>
 800befa:	4649      	mov	r1, r9
 800befc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800befe:	9805      	ldr	r0, [sp, #20]
 800bf00:	f7ff f97e 	bl	800b200 <__pow5mult>
 800bf04:	4681      	mov	r9, r0
 800bf06:	b9e0      	cbnz	r0, 800bf42 <_strtod_l+0x78a>
 800bf08:	f04f 0900 	mov.w	r9, #0
 800bf0c:	e677      	b.n	800bbfe <_strtod_l+0x446>
 800bf0e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800bf12:	9113      	str	r1, [sp, #76]	@ 0x4c
 800bf14:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800bf18:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800bf1c:	35e2      	adds	r5, #226	@ 0xe2
 800bf1e:	fa01 f305 	lsl.w	r3, r1, r5
 800bf22:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf24:	e7ba      	b.n	800be9c <_strtod_l+0x6e4>
 800bf26:	2300      	movs	r3, #0
 800bf28:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf2e:	e7b5      	b.n	800be9c <_strtod_l+0x6e4>
 800bf30:	462a      	mov	r2, r5
 800bf32:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf34:	9805      	ldr	r0, [sp, #20]
 800bf36:	f7ff f9bd 	bl	800b2b4 <__lshift>
 800bf3a:	901a      	str	r0, [sp, #104]	@ 0x68
 800bf3c:	2800      	cmp	r0, #0
 800bf3e:	d1d9      	bne.n	800bef4 <_strtod_l+0x73c>
 800bf40:	e65d      	b.n	800bbfe <_strtod_l+0x446>
 800bf42:	2e00      	cmp	r6, #0
 800bf44:	dd07      	ble.n	800bf56 <_strtod_l+0x79e>
 800bf46:	4649      	mov	r1, r9
 800bf48:	4632      	mov	r2, r6
 800bf4a:	9805      	ldr	r0, [sp, #20]
 800bf4c:	f7ff f9b2 	bl	800b2b4 <__lshift>
 800bf50:	4681      	mov	r9, r0
 800bf52:	2800      	cmp	r0, #0
 800bf54:	d0d8      	beq.n	800bf08 <_strtod_l+0x750>
 800bf56:	2f00      	cmp	r7, #0
 800bf58:	dd08      	ble.n	800bf6c <_strtod_l+0x7b4>
 800bf5a:	4641      	mov	r1, r8
 800bf5c:	463a      	mov	r2, r7
 800bf5e:	9805      	ldr	r0, [sp, #20]
 800bf60:	f7ff f9a8 	bl	800b2b4 <__lshift>
 800bf64:	4680      	mov	r8, r0
 800bf66:	2800      	cmp	r0, #0
 800bf68:	f43f ae49 	beq.w	800bbfe <_strtod_l+0x446>
 800bf6c:	464a      	mov	r2, r9
 800bf6e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bf70:	9805      	ldr	r0, [sp, #20]
 800bf72:	f7ff fa27 	bl	800b3c4 <__mdiff>
 800bf76:	4604      	mov	r4, r0
 800bf78:	2800      	cmp	r0, #0
 800bf7a:	f43f ae40 	beq.w	800bbfe <_strtod_l+0x446>
 800bf7e:	68c3      	ldr	r3, [r0, #12]
 800bf80:	4641      	mov	r1, r8
 800bf82:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bf84:	2300      	movs	r3, #0
 800bf86:	60c3      	str	r3, [r0, #12]
 800bf88:	f7ff fa00 	bl	800b38c <__mcmp>
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	da45      	bge.n	800c01c <_strtod_l+0x864>
 800bf90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf92:	ea53 030a 	orrs.w	r3, r3, sl
 800bf96:	d16b      	bne.n	800c070 <_strtod_l+0x8b8>
 800bf98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d167      	bne.n	800c070 <_strtod_l+0x8b8>
 800bfa0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bfa4:	0d1b      	lsrs	r3, r3, #20
 800bfa6:	051b      	lsls	r3, r3, #20
 800bfa8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bfac:	d960      	bls.n	800c070 <_strtod_l+0x8b8>
 800bfae:	6963      	ldr	r3, [r4, #20]
 800bfb0:	b913      	cbnz	r3, 800bfb8 <_strtod_l+0x800>
 800bfb2:	6923      	ldr	r3, [r4, #16]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	dd5b      	ble.n	800c070 <_strtod_l+0x8b8>
 800bfb8:	4621      	mov	r1, r4
 800bfba:	2201      	movs	r2, #1
 800bfbc:	9805      	ldr	r0, [sp, #20]
 800bfbe:	f7ff f979 	bl	800b2b4 <__lshift>
 800bfc2:	4641      	mov	r1, r8
 800bfc4:	4604      	mov	r4, r0
 800bfc6:	f7ff f9e1 	bl	800b38c <__mcmp>
 800bfca:	2800      	cmp	r0, #0
 800bfcc:	dd50      	ble.n	800c070 <_strtod_l+0x8b8>
 800bfce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bfd2:	9a08      	ldr	r2, [sp, #32]
 800bfd4:	0d1b      	lsrs	r3, r3, #20
 800bfd6:	051b      	lsls	r3, r3, #20
 800bfd8:	2a00      	cmp	r2, #0
 800bfda:	d06a      	beq.n	800c0b2 <_strtod_l+0x8fa>
 800bfdc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bfe0:	d867      	bhi.n	800c0b2 <_strtod_l+0x8fa>
 800bfe2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bfe6:	f67f ae9d 	bls.w	800bd24 <_strtod_l+0x56c>
 800bfea:	4b0a      	ldr	r3, [pc, #40]	@ (800c014 <_strtod_l+0x85c>)
 800bfec:	4650      	mov	r0, sl
 800bfee:	4659      	mov	r1, fp
 800bff0:	2200      	movs	r2, #0
 800bff2:	f7f4 fae5 	bl	80005c0 <__aeabi_dmul>
 800bff6:	4b08      	ldr	r3, [pc, #32]	@ (800c018 <_strtod_l+0x860>)
 800bff8:	4682      	mov	sl, r0
 800bffa:	468b      	mov	fp, r1
 800bffc:	400b      	ands	r3, r1
 800bffe:	2b00      	cmp	r3, #0
 800c000:	f47f ae08 	bne.w	800bc14 <_strtod_l+0x45c>
 800c004:	2322      	movs	r3, #34	@ 0x22
 800c006:	9a05      	ldr	r2, [sp, #20]
 800c008:	6013      	str	r3, [r2, #0]
 800c00a:	e603      	b.n	800bc14 <_strtod_l+0x45c>
 800c00c:	0800e288 	.word	0x0800e288
 800c010:	fffffc02 	.word	0xfffffc02
 800c014:	39500000 	.word	0x39500000
 800c018:	7ff00000 	.word	0x7ff00000
 800c01c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c020:	d165      	bne.n	800c0ee <_strtod_l+0x936>
 800c022:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c024:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c028:	b35a      	cbz	r2, 800c082 <_strtod_l+0x8ca>
 800c02a:	4a9f      	ldr	r2, [pc, #636]	@ (800c2a8 <_strtod_l+0xaf0>)
 800c02c:	4293      	cmp	r3, r2
 800c02e:	d12b      	bne.n	800c088 <_strtod_l+0x8d0>
 800c030:	9b08      	ldr	r3, [sp, #32]
 800c032:	4651      	mov	r1, sl
 800c034:	b303      	cbz	r3, 800c078 <_strtod_l+0x8c0>
 800c036:	465a      	mov	r2, fp
 800c038:	4b9c      	ldr	r3, [pc, #624]	@ (800c2ac <_strtod_l+0xaf4>)
 800c03a:	4013      	ands	r3, r2
 800c03c:	f04f 32ff 	mov.w	r2, #4294967295
 800c040:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800c044:	d81b      	bhi.n	800c07e <_strtod_l+0x8c6>
 800c046:	0d1b      	lsrs	r3, r3, #20
 800c048:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c04c:	fa02 f303 	lsl.w	r3, r2, r3
 800c050:	4299      	cmp	r1, r3
 800c052:	d119      	bne.n	800c088 <_strtod_l+0x8d0>
 800c054:	4b96      	ldr	r3, [pc, #600]	@ (800c2b0 <_strtod_l+0xaf8>)
 800c056:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c058:	429a      	cmp	r2, r3
 800c05a:	d102      	bne.n	800c062 <_strtod_l+0x8aa>
 800c05c:	3101      	adds	r1, #1
 800c05e:	f43f adce 	beq.w	800bbfe <_strtod_l+0x446>
 800c062:	4b92      	ldr	r3, [pc, #584]	@ (800c2ac <_strtod_l+0xaf4>)
 800c064:	f04f 0a00 	mov.w	sl, #0
 800c068:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c06a:	401a      	ands	r2, r3
 800c06c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800c070:	9b08      	ldr	r3, [sp, #32]
 800c072:	2b00      	cmp	r3, #0
 800c074:	d1b9      	bne.n	800bfea <_strtod_l+0x832>
 800c076:	e5cd      	b.n	800bc14 <_strtod_l+0x45c>
 800c078:	f04f 33ff 	mov.w	r3, #4294967295
 800c07c:	e7e8      	b.n	800c050 <_strtod_l+0x898>
 800c07e:	4613      	mov	r3, r2
 800c080:	e7e6      	b.n	800c050 <_strtod_l+0x898>
 800c082:	ea53 030a 	orrs.w	r3, r3, sl
 800c086:	d0a2      	beq.n	800bfce <_strtod_l+0x816>
 800c088:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c08a:	b1db      	cbz	r3, 800c0c4 <_strtod_l+0x90c>
 800c08c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c08e:	4213      	tst	r3, r2
 800c090:	d0ee      	beq.n	800c070 <_strtod_l+0x8b8>
 800c092:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c094:	4650      	mov	r0, sl
 800c096:	9a08      	ldr	r2, [sp, #32]
 800c098:	4659      	mov	r1, fp
 800c09a:	b1bb      	cbz	r3, 800c0cc <_strtod_l+0x914>
 800c09c:	f7ff fb6c 	bl	800b778 <sulp>
 800c0a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c0a4:	ec53 2b10 	vmov	r2, r3, d0
 800c0a8:	f7f4 f8d4 	bl	8000254 <__adddf3>
 800c0ac:	4682      	mov	sl, r0
 800c0ae:	468b      	mov	fp, r1
 800c0b0:	e7de      	b.n	800c070 <_strtod_l+0x8b8>
 800c0b2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c0b6:	f04f 3aff 	mov.w	sl, #4294967295
 800c0ba:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c0be:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c0c2:	e7d5      	b.n	800c070 <_strtod_l+0x8b8>
 800c0c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c0c6:	ea13 0f0a 	tst.w	r3, sl
 800c0ca:	e7e1      	b.n	800c090 <_strtod_l+0x8d8>
 800c0cc:	f7ff fb54 	bl	800b778 <sulp>
 800c0d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c0d4:	ec53 2b10 	vmov	r2, r3, d0
 800c0d8:	f7f4 f8ba 	bl	8000250 <__aeabi_dsub>
 800c0dc:	2200      	movs	r2, #0
 800c0de:	2300      	movs	r3, #0
 800c0e0:	4682      	mov	sl, r0
 800c0e2:	468b      	mov	fp, r1
 800c0e4:	f7f4 fcd4 	bl	8000a90 <__aeabi_dcmpeq>
 800c0e8:	2800      	cmp	r0, #0
 800c0ea:	d0c1      	beq.n	800c070 <_strtod_l+0x8b8>
 800c0ec:	e61a      	b.n	800bd24 <_strtod_l+0x56c>
 800c0ee:	4641      	mov	r1, r8
 800c0f0:	4620      	mov	r0, r4
 800c0f2:	f7ff facb 	bl	800b68c <__ratio>
 800c0f6:	2200      	movs	r2, #0
 800c0f8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c0fc:	ec57 6b10 	vmov	r6, r7, d0
 800c100:	4630      	mov	r0, r6
 800c102:	4639      	mov	r1, r7
 800c104:	f7f4 fcd8 	bl	8000ab8 <__aeabi_dcmple>
 800c108:	2800      	cmp	r0, #0
 800c10a:	d06f      	beq.n	800c1ec <_strtod_l+0xa34>
 800c10c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d17a      	bne.n	800c208 <_strtod_l+0xa50>
 800c112:	f1ba 0f00 	cmp.w	sl, #0
 800c116:	d158      	bne.n	800c1ca <_strtod_l+0xa12>
 800c118:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c11a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d15a      	bne.n	800c1d8 <_strtod_l+0xa20>
 800c122:	2200      	movs	r2, #0
 800c124:	4b63      	ldr	r3, [pc, #396]	@ (800c2b4 <_strtod_l+0xafc>)
 800c126:	4630      	mov	r0, r6
 800c128:	4639      	mov	r1, r7
 800c12a:	f7f4 fcbb 	bl	8000aa4 <__aeabi_dcmplt>
 800c12e:	2800      	cmp	r0, #0
 800c130:	d159      	bne.n	800c1e6 <_strtod_l+0xa2e>
 800c132:	4630      	mov	r0, r6
 800c134:	4639      	mov	r1, r7
 800c136:	2200      	movs	r2, #0
 800c138:	4b5f      	ldr	r3, [pc, #380]	@ (800c2b8 <_strtod_l+0xb00>)
 800c13a:	f7f4 fa41 	bl	80005c0 <__aeabi_dmul>
 800c13e:	4606      	mov	r6, r0
 800c140:	460f      	mov	r7, r1
 800c142:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800c146:	9606      	str	r6, [sp, #24]
 800c148:	9307      	str	r3, [sp, #28]
 800c14a:	4d58      	ldr	r5, [pc, #352]	@ (800c2ac <_strtod_l+0xaf4>)
 800c14c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c150:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c154:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c156:	401d      	ands	r5, r3
 800c158:	4b58      	ldr	r3, [pc, #352]	@ (800c2bc <_strtod_l+0xb04>)
 800c15a:	429d      	cmp	r5, r3
 800c15c:	f040 80b2 	bne.w	800c2c4 <_strtod_l+0xb0c>
 800c160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c162:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800c166:	ec4b ab10 	vmov	d0, sl, fp
 800c16a:	f7ff f9c3 	bl	800b4f4 <__ulp>
 800c16e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c172:	ec51 0b10 	vmov	r0, r1, d0
 800c176:	f7f4 fa23 	bl	80005c0 <__aeabi_dmul>
 800c17a:	4652      	mov	r2, sl
 800c17c:	465b      	mov	r3, fp
 800c17e:	f7f4 f869 	bl	8000254 <__adddf3>
 800c182:	460b      	mov	r3, r1
 800c184:	4949      	ldr	r1, [pc, #292]	@ (800c2ac <_strtod_l+0xaf4>)
 800c186:	4682      	mov	sl, r0
 800c188:	4a4d      	ldr	r2, [pc, #308]	@ (800c2c0 <_strtod_l+0xb08>)
 800c18a:	4019      	ands	r1, r3
 800c18c:	4291      	cmp	r1, r2
 800c18e:	d942      	bls.n	800c216 <_strtod_l+0xa5e>
 800c190:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c192:	4b47      	ldr	r3, [pc, #284]	@ (800c2b0 <_strtod_l+0xaf8>)
 800c194:	429a      	cmp	r2, r3
 800c196:	d103      	bne.n	800c1a0 <_strtod_l+0x9e8>
 800c198:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c19a:	3301      	adds	r3, #1
 800c19c:	f43f ad2f 	beq.w	800bbfe <_strtod_l+0x446>
 800c1a0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800c2b0 <_strtod_l+0xaf8>
 800c1a4:	f04f 3aff 	mov.w	sl, #4294967295
 800c1a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c1aa:	9805      	ldr	r0, [sp, #20]
 800c1ac:	f7fe fe6e 	bl	800ae8c <_Bfree>
 800c1b0:	4649      	mov	r1, r9
 800c1b2:	9805      	ldr	r0, [sp, #20]
 800c1b4:	f7fe fe6a 	bl	800ae8c <_Bfree>
 800c1b8:	4641      	mov	r1, r8
 800c1ba:	9805      	ldr	r0, [sp, #20]
 800c1bc:	f7fe fe66 	bl	800ae8c <_Bfree>
 800c1c0:	4621      	mov	r1, r4
 800c1c2:	9805      	ldr	r0, [sp, #20]
 800c1c4:	f7fe fe62 	bl	800ae8c <_Bfree>
 800c1c8:	e619      	b.n	800bdfe <_strtod_l+0x646>
 800c1ca:	f1ba 0f01 	cmp.w	sl, #1
 800c1ce:	d103      	bne.n	800c1d8 <_strtod_l+0xa20>
 800c1d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	f43f ada6 	beq.w	800bd24 <_strtod_l+0x56c>
 800c1d8:	2600      	movs	r6, #0
 800c1da:	4f36      	ldr	r7, [pc, #216]	@ (800c2b4 <_strtod_l+0xafc>)
 800c1dc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800c288 <_strtod_l+0xad0>
 800c1e0:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c1e4:	e7b1      	b.n	800c14a <_strtod_l+0x992>
 800c1e6:	2600      	movs	r6, #0
 800c1e8:	4f33      	ldr	r7, [pc, #204]	@ (800c2b8 <_strtod_l+0xb00>)
 800c1ea:	e7aa      	b.n	800c142 <_strtod_l+0x98a>
 800c1ec:	4b32      	ldr	r3, [pc, #200]	@ (800c2b8 <_strtod_l+0xb00>)
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	4639      	mov	r1, r7
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	f7f4 f9e4 	bl	80005c0 <__aeabi_dmul>
 800c1f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c1fa:	4606      	mov	r6, r0
 800c1fc:	460f      	mov	r7, r1
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d09f      	beq.n	800c142 <_strtod_l+0x98a>
 800c202:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800c206:	e7a0      	b.n	800c14a <_strtod_l+0x992>
 800c208:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800c290 <_strtod_l+0xad8>
 800c20c:	ec57 6b17 	vmov	r6, r7, d7
 800c210:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c214:	e799      	b.n	800c14a <_strtod_l+0x992>
 800c216:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800c21a:	9b08      	ldr	r3, [sp, #32]
 800c21c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800c220:	2b00      	cmp	r3, #0
 800c222:	d1c1      	bne.n	800c1a8 <_strtod_l+0x9f0>
 800c224:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c228:	0d1b      	lsrs	r3, r3, #20
 800c22a:	051b      	lsls	r3, r3, #20
 800c22c:	429d      	cmp	r5, r3
 800c22e:	d1bb      	bne.n	800c1a8 <_strtod_l+0x9f0>
 800c230:	4630      	mov	r0, r6
 800c232:	4639      	mov	r1, r7
 800c234:	f7f4 fd24 	bl	8000c80 <__aeabi_d2lz>
 800c238:	f7f4 f994 	bl	8000564 <__aeabi_l2d>
 800c23c:	4602      	mov	r2, r0
 800c23e:	460b      	mov	r3, r1
 800c240:	4630      	mov	r0, r6
 800c242:	4639      	mov	r1, r7
 800c244:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800c248:	f7f4 f802 	bl	8000250 <__aeabi_dsub>
 800c24c:	460b      	mov	r3, r1
 800c24e:	4602      	mov	r2, r0
 800c250:	ea46 060a 	orr.w	r6, r6, sl
 800c254:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800c258:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c25a:	431e      	orrs	r6, r3
 800c25c:	d06f      	beq.n	800c33e <_strtod_l+0xb86>
 800c25e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c298 <_strtod_l+0xae0>)
 800c260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c264:	f7f4 fc1e 	bl	8000aa4 <__aeabi_dcmplt>
 800c268:	2800      	cmp	r0, #0
 800c26a:	f47f acd3 	bne.w	800bc14 <_strtod_l+0x45c>
 800c26e:	a30c      	add	r3, pc, #48	@ (adr r3, 800c2a0 <_strtod_l+0xae8>)
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c278:	f7f4 fc32 	bl	8000ae0 <__aeabi_dcmpgt>
 800c27c:	2800      	cmp	r0, #0
 800c27e:	d093      	beq.n	800c1a8 <_strtod_l+0x9f0>
 800c280:	e4c8      	b.n	800bc14 <_strtod_l+0x45c>
 800c282:	bf00      	nop
 800c284:	f3af 8000 	nop.w
 800c288:	00000000 	.word	0x00000000
 800c28c:	bff00000 	.word	0xbff00000
 800c290:	00000000 	.word	0x00000000
 800c294:	3ff00000 	.word	0x3ff00000
 800c298:	94a03595 	.word	0x94a03595
 800c29c:	3fdfffff 	.word	0x3fdfffff
 800c2a0:	35afe535 	.word	0x35afe535
 800c2a4:	3fe00000 	.word	0x3fe00000
 800c2a8:	000fffff 	.word	0x000fffff
 800c2ac:	7ff00000 	.word	0x7ff00000
 800c2b0:	7fefffff 	.word	0x7fefffff
 800c2b4:	3ff00000 	.word	0x3ff00000
 800c2b8:	3fe00000 	.word	0x3fe00000
 800c2bc:	7fe00000 	.word	0x7fe00000
 800c2c0:	7c9fffff 	.word	0x7c9fffff
 800c2c4:	9b08      	ldr	r3, [sp, #32]
 800c2c6:	b323      	cbz	r3, 800c312 <_strtod_l+0xb5a>
 800c2c8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800c2cc:	d821      	bhi.n	800c312 <_strtod_l+0xb5a>
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	4639      	mov	r1, r7
 800c2d2:	a327      	add	r3, pc, #156	@ (adr r3, 800c370 <_strtod_l+0xbb8>)
 800c2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2d8:	f7f4 fbee 	bl	8000ab8 <__aeabi_dcmple>
 800c2dc:	b1a0      	cbz	r0, 800c308 <_strtod_l+0xb50>
 800c2de:	4639      	mov	r1, r7
 800c2e0:	4630      	mov	r0, r6
 800c2e2:	f7f4 fc45 	bl	8000b70 <__aeabi_d2uiz>
 800c2e6:	2801      	cmp	r0, #1
 800c2e8:	bf38      	it	cc
 800c2ea:	2001      	movcc	r0, #1
 800c2ec:	f7f4 f8ee 	bl	80004cc <__aeabi_ui2d>
 800c2f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c2f2:	4606      	mov	r6, r0
 800c2f4:	460f      	mov	r7, r1
 800c2f6:	b9fb      	cbnz	r3, 800c338 <_strtod_l+0xb80>
 800c2f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c2fc:	9014      	str	r0, [sp, #80]	@ 0x50
 800c2fe:	9315      	str	r3, [sp, #84]	@ 0x54
 800c300:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800c304:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800c308:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c30a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800c30e:	1b5b      	subs	r3, r3, r5
 800c310:	9311      	str	r3, [sp, #68]	@ 0x44
 800c312:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800c316:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c31a:	f7ff f8eb 	bl	800b4f4 <__ulp>
 800c31e:	4650      	mov	r0, sl
 800c320:	4659      	mov	r1, fp
 800c322:	ec53 2b10 	vmov	r2, r3, d0
 800c326:	f7f4 f94b 	bl	80005c0 <__aeabi_dmul>
 800c32a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800c32e:	f7f3 ff91 	bl	8000254 <__adddf3>
 800c332:	4682      	mov	sl, r0
 800c334:	468b      	mov	fp, r1
 800c336:	e770      	b.n	800c21a <_strtod_l+0xa62>
 800c338:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800c33c:	e7e0      	b.n	800c300 <_strtod_l+0xb48>
 800c33e:	a30e      	add	r3, pc, #56	@ (adr r3, 800c378 <_strtod_l+0xbc0>)
 800c340:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c344:	f7f4 fbae 	bl	8000aa4 <__aeabi_dcmplt>
 800c348:	e798      	b.n	800c27c <_strtod_l+0xac4>
 800c34a:	2300      	movs	r3, #0
 800c34c:	930e      	str	r3, [sp, #56]	@ 0x38
 800c34e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c350:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800c352:	6013      	str	r3, [r2, #0]
 800c354:	f7ff ba6d 	b.w	800b832 <_strtod_l+0x7a>
 800c358:	2a65      	cmp	r2, #101	@ 0x65
 800c35a:	f43f ab67 	beq.w	800ba2c <_strtod_l+0x274>
 800c35e:	2a45      	cmp	r2, #69	@ 0x45
 800c360:	f43f ab64 	beq.w	800ba2c <_strtod_l+0x274>
 800c364:	2301      	movs	r3, #1
 800c366:	f7ff bba0 	b.w	800baaa <_strtod_l+0x2f2>
 800c36a:	bf00      	nop
 800c36c:	f3af 8000 	nop.w
 800c370:	ffc00000 	.word	0xffc00000
 800c374:	41dfffff 	.word	0x41dfffff
 800c378:	94a03595 	.word	0x94a03595
 800c37c:	3fcfffff 	.word	0x3fcfffff

0800c380 <_strtod_r>:
 800c380:	4b01      	ldr	r3, [pc, #4]	@ (800c388 <_strtod_r+0x8>)
 800c382:	f7ff ba19 	b.w	800b7b8 <_strtod_l>
 800c386:	bf00      	nop
 800c388:	2000006c 	.word	0x2000006c

0800c38c <_strtol_l.isra.0>:
 800c38c:	2b24      	cmp	r3, #36	@ 0x24
 800c38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c392:	4686      	mov	lr, r0
 800c394:	4690      	mov	r8, r2
 800c396:	d801      	bhi.n	800c39c <_strtol_l.isra.0+0x10>
 800c398:	2b01      	cmp	r3, #1
 800c39a:	d106      	bne.n	800c3aa <_strtol_l.isra.0+0x1e>
 800c39c:	f7fd fd92 	bl	8009ec4 <__errno>
 800c3a0:	2316      	movs	r3, #22
 800c3a2:	6003      	str	r3, [r0, #0]
 800c3a4:	2000      	movs	r0, #0
 800c3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3aa:	460d      	mov	r5, r1
 800c3ac:	4833      	ldr	r0, [pc, #204]	@ (800c47c <_strtol_l.isra.0+0xf0>)
 800c3ae:	462a      	mov	r2, r5
 800c3b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c3b4:	5d06      	ldrb	r6, [r0, r4]
 800c3b6:	f016 0608 	ands.w	r6, r6, #8
 800c3ba:	d1f8      	bne.n	800c3ae <_strtol_l.isra.0+0x22>
 800c3bc:	2c2d      	cmp	r4, #45	@ 0x2d
 800c3be:	d110      	bne.n	800c3e2 <_strtol_l.isra.0+0x56>
 800c3c0:	782c      	ldrb	r4, [r5, #0]
 800c3c2:	2601      	movs	r6, #1
 800c3c4:	1c95      	adds	r5, r2, #2
 800c3c6:	f033 0210 	bics.w	r2, r3, #16
 800c3ca:	d115      	bne.n	800c3f8 <_strtol_l.isra.0+0x6c>
 800c3cc:	2c30      	cmp	r4, #48	@ 0x30
 800c3ce:	d10d      	bne.n	800c3ec <_strtol_l.isra.0+0x60>
 800c3d0:	782a      	ldrb	r2, [r5, #0]
 800c3d2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c3d6:	2a58      	cmp	r2, #88	@ 0x58
 800c3d8:	d108      	bne.n	800c3ec <_strtol_l.isra.0+0x60>
 800c3da:	786c      	ldrb	r4, [r5, #1]
 800c3dc:	3502      	adds	r5, #2
 800c3de:	2310      	movs	r3, #16
 800c3e0:	e00a      	b.n	800c3f8 <_strtol_l.isra.0+0x6c>
 800c3e2:	2c2b      	cmp	r4, #43	@ 0x2b
 800c3e4:	bf04      	itt	eq
 800c3e6:	782c      	ldrbeq	r4, [r5, #0]
 800c3e8:	1c95      	addeq	r5, r2, #2
 800c3ea:	e7ec      	b.n	800c3c6 <_strtol_l.isra.0+0x3a>
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	d1f6      	bne.n	800c3de <_strtol_l.isra.0+0x52>
 800c3f0:	2c30      	cmp	r4, #48	@ 0x30
 800c3f2:	bf14      	ite	ne
 800c3f4:	230a      	movne	r3, #10
 800c3f6:	2308      	moveq	r3, #8
 800c3f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c402:	4610      	mov	r0, r2
 800c404:	fbbc f9f3 	udiv	r9, ip, r3
 800c408:	fb03 ca19 	mls	sl, r3, r9, ip
 800c40c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c410:	2f09      	cmp	r7, #9
 800c412:	d80f      	bhi.n	800c434 <_strtol_l.isra.0+0xa8>
 800c414:	463c      	mov	r4, r7
 800c416:	42a3      	cmp	r3, r4
 800c418:	dd1b      	ble.n	800c452 <_strtol_l.isra.0+0xc6>
 800c41a:	1c57      	adds	r7, r2, #1
 800c41c:	d007      	beq.n	800c42e <_strtol_l.isra.0+0xa2>
 800c41e:	4581      	cmp	r9, r0
 800c420:	d314      	bcc.n	800c44c <_strtol_l.isra.0+0xc0>
 800c422:	d101      	bne.n	800c428 <_strtol_l.isra.0+0x9c>
 800c424:	45a2      	cmp	sl, r4
 800c426:	db11      	blt.n	800c44c <_strtol_l.isra.0+0xc0>
 800c428:	fb00 4003 	mla	r0, r0, r3, r4
 800c42c:	2201      	movs	r2, #1
 800c42e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c432:	e7eb      	b.n	800c40c <_strtol_l.isra.0+0x80>
 800c434:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c438:	2f19      	cmp	r7, #25
 800c43a:	d801      	bhi.n	800c440 <_strtol_l.isra.0+0xb4>
 800c43c:	3c37      	subs	r4, #55	@ 0x37
 800c43e:	e7ea      	b.n	800c416 <_strtol_l.isra.0+0x8a>
 800c440:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c444:	2f19      	cmp	r7, #25
 800c446:	d804      	bhi.n	800c452 <_strtol_l.isra.0+0xc6>
 800c448:	3c57      	subs	r4, #87	@ 0x57
 800c44a:	e7e4      	b.n	800c416 <_strtol_l.isra.0+0x8a>
 800c44c:	f04f 32ff 	mov.w	r2, #4294967295
 800c450:	e7ed      	b.n	800c42e <_strtol_l.isra.0+0xa2>
 800c452:	1c53      	adds	r3, r2, #1
 800c454:	d108      	bne.n	800c468 <_strtol_l.isra.0+0xdc>
 800c456:	2322      	movs	r3, #34	@ 0x22
 800c458:	4660      	mov	r0, ip
 800c45a:	f8ce 3000 	str.w	r3, [lr]
 800c45e:	f1b8 0f00 	cmp.w	r8, #0
 800c462:	d0a0      	beq.n	800c3a6 <_strtol_l.isra.0+0x1a>
 800c464:	1e69      	subs	r1, r5, #1
 800c466:	e006      	b.n	800c476 <_strtol_l.isra.0+0xea>
 800c468:	b106      	cbz	r6, 800c46c <_strtol_l.isra.0+0xe0>
 800c46a:	4240      	negs	r0, r0
 800c46c:	f1b8 0f00 	cmp.w	r8, #0
 800c470:	d099      	beq.n	800c3a6 <_strtol_l.isra.0+0x1a>
 800c472:	2a00      	cmp	r2, #0
 800c474:	d1f6      	bne.n	800c464 <_strtol_l.isra.0+0xd8>
 800c476:	f8c8 1000 	str.w	r1, [r8]
 800c47a:	e794      	b.n	800c3a6 <_strtol_l.isra.0+0x1a>
 800c47c:	0800e2b1 	.word	0x0800e2b1

0800c480 <_strtol_r>:
 800c480:	f7ff bf84 	b.w	800c38c <_strtol_l.isra.0>

0800c484 <__ssputs_r>:
 800c484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c488:	461f      	mov	r7, r3
 800c48a:	688e      	ldr	r6, [r1, #8]
 800c48c:	4682      	mov	sl, r0
 800c48e:	460c      	mov	r4, r1
 800c490:	42be      	cmp	r6, r7
 800c492:	4690      	mov	r8, r2
 800c494:	680b      	ldr	r3, [r1, #0]
 800c496:	d82d      	bhi.n	800c4f4 <__ssputs_r+0x70>
 800c498:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c49c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c4a0:	d026      	beq.n	800c4f0 <__ssputs_r+0x6c>
 800c4a2:	6965      	ldr	r5, [r4, #20]
 800c4a4:	6909      	ldr	r1, [r1, #16]
 800c4a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c4aa:	eba3 0901 	sub.w	r9, r3, r1
 800c4ae:	1c7b      	adds	r3, r7, #1
 800c4b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c4b4:	444b      	add	r3, r9
 800c4b6:	106d      	asrs	r5, r5, #1
 800c4b8:	429d      	cmp	r5, r3
 800c4ba:	bf38      	it	cc
 800c4bc:	461d      	movcc	r5, r3
 800c4be:	0553      	lsls	r3, r2, #21
 800c4c0:	d527      	bpl.n	800c512 <__ssputs_r+0x8e>
 800c4c2:	4629      	mov	r1, r5
 800c4c4:	f7fe fc16 	bl	800acf4 <_malloc_r>
 800c4c8:	4606      	mov	r6, r0
 800c4ca:	b360      	cbz	r0, 800c526 <__ssputs_r+0xa2>
 800c4cc:	464a      	mov	r2, r9
 800c4ce:	6921      	ldr	r1, [r4, #16]
 800c4d0:	f000 fd92 	bl	800cff8 <memcpy>
 800c4d4:	89a3      	ldrh	r3, [r4, #12]
 800c4d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c4da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c4de:	81a3      	strh	r3, [r4, #12]
 800c4e0:	6126      	str	r6, [r4, #16]
 800c4e2:	444e      	add	r6, r9
 800c4e4:	6165      	str	r5, [r4, #20]
 800c4e6:	eba5 0509 	sub.w	r5, r5, r9
 800c4ea:	6026      	str	r6, [r4, #0]
 800c4ec:	463e      	mov	r6, r7
 800c4ee:	60a5      	str	r5, [r4, #8]
 800c4f0:	42be      	cmp	r6, r7
 800c4f2:	d900      	bls.n	800c4f6 <__ssputs_r+0x72>
 800c4f4:	463e      	mov	r6, r7
 800c4f6:	4632      	mov	r2, r6
 800c4f8:	4641      	mov	r1, r8
 800c4fa:	6820      	ldr	r0, [r4, #0]
 800c4fc:	f000 fd52 	bl	800cfa4 <memmove>
 800c500:	68a3      	ldr	r3, [r4, #8]
 800c502:	2000      	movs	r0, #0
 800c504:	1b9b      	subs	r3, r3, r6
 800c506:	60a3      	str	r3, [r4, #8]
 800c508:	6823      	ldr	r3, [r4, #0]
 800c50a:	4433      	add	r3, r6
 800c50c:	6023      	str	r3, [r4, #0]
 800c50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c512:	462a      	mov	r2, r5
 800c514:	f001 f901 	bl	800d71a <_realloc_r>
 800c518:	4606      	mov	r6, r0
 800c51a:	2800      	cmp	r0, #0
 800c51c:	d1e0      	bne.n	800c4e0 <__ssputs_r+0x5c>
 800c51e:	6921      	ldr	r1, [r4, #16]
 800c520:	4650      	mov	r0, sl
 800c522:	f7fe fb73 	bl	800ac0c <_free_r>
 800c526:	230c      	movs	r3, #12
 800c528:	f04f 30ff 	mov.w	r0, #4294967295
 800c52c:	f8ca 3000 	str.w	r3, [sl]
 800c530:	89a3      	ldrh	r3, [r4, #12]
 800c532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c536:	81a3      	strh	r3, [r4, #12]
 800c538:	e7e9      	b.n	800c50e <__ssputs_r+0x8a>
	...

0800c53c <_svfiprintf_r>:
 800c53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c540:	4698      	mov	r8, r3
 800c542:	898b      	ldrh	r3, [r1, #12]
 800c544:	b09d      	sub	sp, #116	@ 0x74
 800c546:	4607      	mov	r7, r0
 800c548:	061b      	lsls	r3, r3, #24
 800c54a:	460d      	mov	r5, r1
 800c54c:	4614      	mov	r4, r2
 800c54e:	d510      	bpl.n	800c572 <_svfiprintf_r+0x36>
 800c550:	690b      	ldr	r3, [r1, #16]
 800c552:	b973      	cbnz	r3, 800c572 <_svfiprintf_r+0x36>
 800c554:	2140      	movs	r1, #64	@ 0x40
 800c556:	f7fe fbcd 	bl	800acf4 <_malloc_r>
 800c55a:	6028      	str	r0, [r5, #0]
 800c55c:	6128      	str	r0, [r5, #16]
 800c55e:	b930      	cbnz	r0, 800c56e <_svfiprintf_r+0x32>
 800c560:	230c      	movs	r3, #12
 800c562:	603b      	str	r3, [r7, #0]
 800c564:	f04f 30ff 	mov.w	r0, #4294967295
 800c568:	b01d      	add	sp, #116	@ 0x74
 800c56a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c56e:	2340      	movs	r3, #64	@ 0x40
 800c570:	616b      	str	r3, [r5, #20]
 800c572:	2300      	movs	r3, #0
 800c574:	f8cd 800c 	str.w	r8, [sp, #12]
 800c578:	f04f 0901 	mov.w	r9, #1
 800c57c:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800c720 <_svfiprintf_r+0x1e4>
 800c580:	9309      	str	r3, [sp, #36]	@ 0x24
 800c582:	2320      	movs	r3, #32
 800c584:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c588:	2330      	movs	r3, #48	@ 0x30
 800c58a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c58e:	4623      	mov	r3, r4
 800c590:	469a      	mov	sl, r3
 800c592:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c596:	b10a      	cbz	r2, 800c59c <_svfiprintf_r+0x60>
 800c598:	2a25      	cmp	r2, #37	@ 0x25
 800c59a:	d1f9      	bne.n	800c590 <_svfiprintf_r+0x54>
 800c59c:	ebba 0b04 	subs.w	fp, sl, r4
 800c5a0:	d00b      	beq.n	800c5ba <_svfiprintf_r+0x7e>
 800c5a2:	465b      	mov	r3, fp
 800c5a4:	4622      	mov	r2, r4
 800c5a6:	4629      	mov	r1, r5
 800c5a8:	4638      	mov	r0, r7
 800c5aa:	f7ff ff6b 	bl	800c484 <__ssputs_r>
 800c5ae:	3001      	adds	r0, #1
 800c5b0:	f000 80a7 	beq.w	800c702 <_svfiprintf_r+0x1c6>
 800c5b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5b6:	445a      	add	r2, fp
 800c5b8:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5ba:	f89a 3000 	ldrb.w	r3, [sl]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	f000 809f 	beq.w	800c702 <_svfiprintf_r+0x1c6>
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	f04f 32ff 	mov.w	r2, #4294967295
 800c5ca:	f10a 0a01 	add.w	sl, sl, #1
 800c5ce:	9304      	str	r3, [sp, #16]
 800c5d0:	9307      	str	r3, [sp, #28]
 800c5d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c5d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800c5d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c5dc:	4654      	mov	r4, sl
 800c5de:	2205      	movs	r2, #5
 800c5e0:	484f      	ldr	r0, [pc, #316]	@ (800c720 <_svfiprintf_r+0x1e4>)
 800c5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c5e6:	f7fd fc9a 	bl	8009f1e <memchr>
 800c5ea:	9a04      	ldr	r2, [sp, #16]
 800c5ec:	b9d8      	cbnz	r0, 800c626 <_svfiprintf_r+0xea>
 800c5ee:	06d0      	lsls	r0, r2, #27
 800c5f0:	bf44      	itt	mi
 800c5f2:	2320      	movmi	r3, #32
 800c5f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c5f8:	0711      	lsls	r1, r2, #28
 800c5fa:	bf44      	itt	mi
 800c5fc:	232b      	movmi	r3, #43	@ 0x2b
 800c5fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c602:	f89a 3000 	ldrb.w	r3, [sl]
 800c606:	2b2a      	cmp	r3, #42	@ 0x2a
 800c608:	d015      	beq.n	800c636 <_svfiprintf_r+0xfa>
 800c60a:	9a07      	ldr	r2, [sp, #28]
 800c60c:	4654      	mov	r4, sl
 800c60e:	2000      	movs	r0, #0
 800c610:	f04f 0c0a 	mov.w	ip, #10
 800c614:	4621      	mov	r1, r4
 800c616:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c61a:	3b30      	subs	r3, #48	@ 0x30
 800c61c:	2b09      	cmp	r3, #9
 800c61e:	d94b      	bls.n	800c6b8 <_svfiprintf_r+0x17c>
 800c620:	b1b0      	cbz	r0, 800c650 <_svfiprintf_r+0x114>
 800c622:	9207      	str	r2, [sp, #28]
 800c624:	e014      	b.n	800c650 <_svfiprintf_r+0x114>
 800c626:	eba0 0308 	sub.w	r3, r0, r8
 800c62a:	46a2      	mov	sl, r4
 800c62c:	fa09 f303 	lsl.w	r3, r9, r3
 800c630:	4313      	orrs	r3, r2
 800c632:	9304      	str	r3, [sp, #16]
 800c634:	e7d2      	b.n	800c5dc <_svfiprintf_r+0xa0>
 800c636:	9b03      	ldr	r3, [sp, #12]
 800c638:	1d19      	adds	r1, r3, #4
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	9103      	str	r1, [sp, #12]
 800c640:	bfbb      	ittet	lt
 800c642:	425b      	neglt	r3, r3
 800c644:	f042 0202 	orrlt.w	r2, r2, #2
 800c648:	9307      	strge	r3, [sp, #28]
 800c64a:	9307      	strlt	r3, [sp, #28]
 800c64c:	bfb8      	it	lt
 800c64e:	9204      	strlt	r2, [sp, #16]
 800c650:	7823      	ldrb	r3, [r4, #0]
 800c652:	2b2e      	cmp	r3, #46	@ 0x2e
 800c654:	d10a      	bne.n	800c66c <_svfiprintf_r+0x130>
 800c656:	7863      	ldrb	r3, [r4, #1]
 800c658:	2b2a      	cmp	r3, #42	@ 0x2a
 800c65a:	d132      	bne.n	800c6c2 <_svfiprintf_r+0x186>
 800c65c:	9b03      	ldr	r3, [sp, #12]
 800c65e:	3402      	adds	r4, #2
 800c660:	1d1a      	adds	r2, r3, #4
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c668:	9203      	str	r2, [sp, #12]
 800c66a:	9305      	str	r3, [sp, #20]
 800c66c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c730 <_svfiprintf_r+0x1f4>
 800c670:	2203      	movs	r2, #3
 800c672:	7821      	ldrb	r1, [r4, #0]
 800c674:	4650      	mov	r0, sl
 800c676:	f7fd fc52 	bl	8009f1e <memchr>
 800c67a:	b138      	cbz	r0, 800c68c <_svfiprintf_r+0x150>
 800c67c:	eba0 000a 	sub.w	r0, r0, sl
 800c680:	2240      	movs	r2, #64	@ 0x40
 800c682:	9b04      	ldr	r3, [sp, #16]
 800c684:	3401      	adds	r4, #1
 800c686:	4082      	lsls	r2, r0
 800c688:	4313      	orrs	r3, r2
 800c68a:	9304      	str	r3, [sp, #16]
 800c68c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c690:	2206      	movs	r2, #6
 800c692:	4824      	ldr	r0, [pc, #144]	@ (800c724 <_svfiprintf_r+0x1e8>)
 800c694:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c698:	f7fd fc41 	bl	8009f1e <memchr>
 800c69c:	2800      	cmp	r0, #0
 800c69e:	d036      	beq.n	800c70e <_svfiprintf_r+0x1d2>
 800c6a0:	4b21      	ldr	r3, [pc, #132]	@ (800c728 <_svfiprintf_r+0x1ec>)
 800c6a2:	bb1b      	cbnz	r3, 800c6ec <_svfiprintf_r+0x1b0>
 800c6a4:	9b03      	ldr	r3, [sp, #12]
 800c6a6:	3307      	adds	r3, #7
 800c6a8:	f023 0307 	bic.w	r3, r3, #7
 800c6ac:	3308      	adds	r3, #8
 800c6ae:	9303      	str	r3, [sp, #12]
 800c6b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6b2:	4433      	add	r3, r6
 800c6b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6b6:	e76a      	b.n	800c58e <_svfiprintf_r+0x52>
 800c6b8:	fb0c 3202 	mla	r2, ip, r2, r3
 800c6bc:	460c      	mov	r4, r1
 800c6be:	2001      	movs	r0, #1
 800c6c0:	e7a8      	b.n	800c614 <_svfiprintf_r+0xd8>
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	3401      	adds	r4, #1
 800c6c6:	f04f 0c0a 	mov.w	ip, #10
 800c6ca:	4619      	mov	r1, r3
 800c6cc:	9305      	str	r3, [sp, #20]
 800c6ce:	4620      	mov	r0, r4
 800c6d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6d4:	3a30      	subs	r2, #48	@ 0x30
 800c6d6:	2a09      	cmp	r2, #9
 800c6d8:	d903      	bls.n	800c6e2 <_svfiprintf_r+0x1a6>
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d0c6      	beq.n	800c66c <_svfiprintf_r+0x130>
 800c6de:	9105      	str	r1, [sp, #20]
 800c6e0:	e7c4      	b.n	800c66c <_svfiprintf_r+0x130>
 800c6e2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c6e6:	4604      	mov	r4, r0
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	e7f0      	b.n	800c6ce <_svfiprintf_r+0x192>
 800c6ec:	ab03      	add	r3, sp, #12
 800c6ee:	462a      	mov	r2, r5
 800c6f0:	a904      	add	r1, sp, #16
 800c6f2:	4638      	mov	r0, r7
 800c6f4:	9300      	str	r3, [sp, #0]
 800c6f6:	4b0d      	ldr	r3, [pc, #52]	@ (800c72c <_svfiprintf_r+0x1f0>)
 800c6f8:	f7fc fc04 	bl	8008f04 <_printf_float>
 800c6fc:	1c42      	adds	r2, r0, #1
 800c6fe:	4606      	mov	r6, r0
 800c700:	d1d6      	bne.n	800c6b0 <_svfiprintf_r+0x174>
 800c702:	89ab      	ldrh	r3, [r5, #12]
 800c704:	065b      	lsls	r3, r3, #25
 800c706:	f53f af2d 	bmi.w	800c564 <_svfiprintf_r+0x28>
 800c70a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c70c:	e72c      	b.n	800c568 <_svfiprintf_r+0x2c>
 800c70e:	ab03      	add	r3, sp, #12
 800c710:	462a      	mov	r2, r5
 800c712:	a904      	add	r1, sp, #16
 800c714:	4638      	mov	r0, r7
 800c716:	9300      	str	r3, [sp, #0]
 800c718:	4b04      	ldr	r3, [pc, #16]	@ (800c72c <_svfiprintf_r+0x1f0>)
 800c71a:	f7fc fe8f 	bl	800943c <_printf_i>
 800c71e:	e7ed      	b.n	800c6fc <_svfiprintf_r+0x1c0>
 800c720:	0800e093 	.word	0x0800e093
 800c724:	0800e09d 	.word	0x0800e09d
 800c728:	08008f05 	.word	0x08008f05
 800c72c:	0800c485 	.word	0x0800c485
 800c730:	0800e099 	.word	0x0800e099

0800c734 <_sungetc_r>:
 800c734:	b538      	push	{r3, r4, r5, lr}
 800c736:	1c4b      	adds	r3, r1, #1
 800c738:	4614      	mov	r4, r2
 800c73a:	d103      	bne.n	800c744 <_sungetc_r+0x10>
 800c73c:	f04f 35ff 	mov.w	r5, #4294967295
 800c740:	4628      	mov	r0, r5
 800c742:	bd38      	pop	{r3, r4, r5, pc}
 800c744:	8993      	ldrh	r3, [r2, #12]
 800c746:	b2cd      	uxtb	r5, r1
 800c748:	f023 0320 	bic.w	r3, r3, #32
 800c74c:	8193      	strh	r3, [r2, #12]
 800c74e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c750:	6852      	ldr	r2, [r2, #4]
 800c752:	b18b      	cbz	r3, 800c778 <_sungetc_r+0x44>
 800c754:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800c756:	4293      	cmp	r3, r2
 800c758:	dd08      	ble.n	800c76c <_sungetc_r+0x38>
 800c75a:	6823      	ldr	r3, [r4, #0]
 800c75c:	1e5a      	subs	r2, r3, #1
 800c75e:	6022      	str	r2, [r4, #0]
 800c760:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c764:	6863      	ldr	r3, [r4, #4]
 800c766:	3301      	adds	r3, #1
 800c768:	6063      	str	r3, [r4, #4]
 800c76a:	e7e9      	b.n	800c740 <_sungetc_r+0xc>
 800c76c:	4621      	mov	r1, r4
 800c76e:	f000 fbe2 	bl	800cf36 <__submore>
 800c772:	2800      	cmp	r0, #0
 800c774:	d0f1      	beq.n	800c75a <_sungetc_r+0x26>
 800c776:	e7e1      	b.n	800c73c <_sungetc_r+0x8>
 800c778:	6921      	ldr	r1, [r4, #16]
 800c77a:	6823      	ldr	r3, [r4, #0]
 800c77c:	b151      	cbz	r1, 800c794 <_sungetc_r+0x60>
 800c77e:	4299      	cmp	r1, r3
 800c780:	d208      	bcs.n	800c794 <_sungetc_r+0x60>
 800c782:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c786:	42a9      	cmp	r1, r5
 800c788:	d104      	bne.n	800c794 <_sungetc_r+0x60>
 800c78a:	3b01      	subs	r3, #1
 800c78c:	3201      	adds	r2, #1
 800c78e:	6023      	str	r3, [r4, #0]
 800c790:	6062      	str	r2, [r4, #4]
 800c792:	e7d5      	b.n	800c740 <_sungetc_r+0xc>
 800c794:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800c798:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c79c:	6363      	str	r3, [r4, #52]	@ 0x34
 800c79e:	2303      	movs	r3, #3
 800c7a0:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c7a2:	4623      	mov	r3, r4
 800c7a4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c7a8:	6023      	str	r3, [r4, #0]
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e7dc      	b.n	800c768 <_sungetc_r+0x34>

0800c7ae <__ssrefill_r>:
 800c7ae:	b510      	push	{r4, lr}
 800c7b0:	460c      	mov	r4, r1
 800c7b2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c7b4:	b169      	cbz	r1, 800c7d2 <__ssrefill_r+0x24>
 800c7b6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c7ba:	4299      	cmp	r1, r3
 800c7bc:	d001      	beq.n	800c7c2 <__ssrefill_r+0x14>
 800c7be:	f7fe fa25 	bl	800ac0c <_free_r>
 800c7c2:	2000      	movs	r0, #0
 800c7c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c7c6:	6360      	str	r0, [r4, #52]	@ 0x34
 800c7c8:	6063      	str	r3, [r4, #4]
 800c7ca:	b113      	cbz	r3, 800c7d2 <__ssrefill_r+0x24>
 800c7cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800c7ce:	6023      	str	r3, [r4, #0]
 800c7d0:	bd10      	pop	{r4, pc}
 800c7d2:	6923      	ldr	r3, [r4, #16]
 800c7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7d8:	6023      	str	r3, [r4, #0]
 800c7da:	2300      	movs	r3, #0
 800c7dc:	6063      	str	r3, [r4, #4]
 800c7de:	89a3      	ldrh	r3, [r4, #12]
 800c7e0:	f043 0320 	orr.w	r3, r3, #32
 800c7e4:	81a3      	strh	r3, [r4, #12]
 800c7e6:	e7f3      	b.n	800c7d0 <__ssrefill_r+0x22>

0800c7e8 <__ssvfiscanf_r>:
 800c7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ec:	460c      	mov	r4, r1
 800c7ee:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800c7f2:	2100      	movs	r1, #0
 800c7f4:	4606      	mov	r6, r0
 800c7f6:	f10d 0804 	add.w	r8, sp, #4
 800c7fa:	4fa6      	ldr	r7, [pc, #664]	@ (800ca94 <__ssvfiscanf_r+0x2ac>)
 800c7fc:	9300      	str	r3, [sp, #0]
 800c7fe:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800c802:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800c806:	49a4      	ldr	r1, [pc, #656]	@ (800ca98 <__ssvfiscanf_r+0x2b0>)
 800c808:	91a0      	str	r1, [sp, #640]	@ 0x280
 800c80a:	49a4      	ldr	r1, [pc, #656]	@ (800ca9c <__ssvfiscanf_r+0x2b4>)
 800c80c:	91a1      	str	r1, [sp, #644]	@ 0x284
 800c80e:	f892 9000 	ldrb.w	r9, [r2]
 800c812:	f1b9 0f00 	cmp.w	r9, #0
 800c816:	f000 8158 	beq.w	800caca <__ssvfiscanf_r+0x2e2>
 800c81a:	f817 3009 	ldrb.w	r3, [r7, r9]
 800c81e:	1c55      	adds	r5, r2, #1
 800c820:	f013 0308 	ands.w	r3, r3, #8
 800c824:	d019      	beq.n	800c85a <__ssvfiscanf_r+0x72>
 800c826:	6863      	ldr	r3, [r4, #4]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	dd0f      	ble.n	800c84c <__ssvfiscanf_r+0x64>
 800c82c:	6823      	ldr	r3, [r4, #0]
 800c82e:	781a      	ldrb	r2, [r3, #0]
 800c830:	5cba      	ldrb	r2, [r7, r2]
 800c832:	0712      	lsls	r2, r2, #28
 800c834:	d401      	bmi.n	800c83a <__ssvfiscanf_r+0x52>
 800c836:	462a      	mov	r2, r5
 800c838:	e7e9      	b.n	800c80e <__ssvfiscanf_r+0x26>
 800c83a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c83c:	3301      	adds	r3, #1
 800c83e:	3201      	adds	r2, #1
 800c840:	6023      	str	r3, [r4, #0]
 800c842:	9245      	str	r2, [sp, #276]	@ 0x114
 800c844:	6862      	ldr	r2, [r4, #4]
 800c846:	3a01      	subs	r2, #1
 800c848:	6062      	str	r2, [r4, #4]
 800c84a:	e7ec      	b.n	800c826 <__ssvfiscanf_r+0x3e>
 800c84c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c84e:	4621      	mov	r1, r4
 800c850:	4630      	mov	r0, r6
 800c852:	4798      	blx	r3
 800c854:	2800      	cmp	r0, #0
 800c856:	d0e9      	beq.n	800c82c <__ssvfiscanf_r+0x44>
 800c858:	e7ed      	b.n	800c836 <__ssvfiscanf_r+0x4e>
 800c85a:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800c85e:	f040 8086 	bne.w	800c96e <__ssvfiscanf_r+0x186>
 800c862:	9341      	str	r3, [sp, #260]	@ 0x104
 800c864:	9343      	str	r3, [sp, #268]	@ 0x10c
 800c866:	7853      	ldrb	r3, [r2, #1]
 800c868:	2b2a      	cmp	r3, #42	@ 0x2a
 800c86a:	bf04      	itt	eq
 800c86c:	2310      	moveq	r3, #16
 800c86e:	1c95      	addeq	r5, r2, #2
 800c870:	f04f 020a 	mov.w	r2, #10
 800c874:	bf08      	it	eq
 800c876:	9341      	streq	r3, [sp, #260]	@ 0x104
 800c878:	46aa      	mov	sl, r5
 800c87a:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c87e:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800c882:	2b09      	cmp	r3, #9
 800c884:	d91e      	bls.n	800c8c4 <__ssvfiscanf_r+0xdc>
 800c886:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800caa0 <__ssvfiscanf_r+0x2b8>
 800c88a:	2203      	movs	r2, #3
 800c88c:	4658      	mov	r0, fp
 800c88e:	f7fd fb46 	bl	8009f1e <memchr>
 800c892:	b138      	cbz	r0, 800c8a4 <__ssvfiscanf_r+0xbc>
 800c894:	eba0 000b 	sub.w	r0, r0, fp
 800c898:	2301      	movs	r3, #1
 800c89a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c89c:	4655      	mov	r5, sl
 800c89e:	4083      	lsls	r3, r0
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	9341      	str	r3, [sp, #260]	@ 0x104
 800c8a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c8a8:	2b78      	cmp	r3, #120	@ 0x78
 800c8aa:	d806      	bhi.n	800c8ba <__ssvfiscanf_r+0xd2>
 800c8ac:	2b57      	cmp	r3, #87	@ 0x57
 800c8ae:	d810      	bhi.n	800c8d2 <__ssvfiscanf_r+0xea>
 800c8b0:	2b25      	cmp	r3, #37	@ 0x25
 800c8b2:	d05c      	beq.n	800c96e <__ssvfiscanf_r+0x186>
 800c8b4:	d856      	bhi.n	800c964 <__ssvfiscanf_r+0x17c>
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d074      	beq.n	800c9a4 <__ssvfiscanf_r+0x1bc>
 800c8ba:	2303      	movs	r3, #3
 800c8bc:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c8be:	230a      	movs	r3, #10
 800c8c0:	9342      	str	r3, [sp, #264]	@ 0x108
 800c8c2:	e087      	b.n	800c9d4 <__ssvfiscanf_r+0x1ec>
 800c8c4:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800c8c6:	4655      	mov	r5, sl
 800c8c8:	fb02 1103 	mla	r1, r2, r3, r1
 800c8cc:	3930      	subs	r1, #48	@ 0x30
 800c8ce:	9143      	str	r1, [sp, #268]	@ 0x10c
 800c8d0:	e7d2      	b.n	800c878 <__ssvfiscanf_r+0x90>
 800c8d2:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800c8d6:	2a20      	cmp	r2, #32
 800c8d8:	d8ef      	bhi.n	800c8ba <__ssvfiscanf_r+0xd2>
 800c8da:	a101      	add	r1, pc, #4	@ (adr r1, 800c8e0 <__ssvfiscanf_r+0xf8>)
 800c8dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c8e0:	0800c9b3 	.word	0x0800c9b3
 800c8e4:	0800c8bb 	.word	0x0800c8bb
 800c8e8:	0800c8bb 	.word	0x0800c8bb
 800c8ec:	0800ca0d 	.word	0x0800ca0d
 800c8f0:	0800c8bb 	.word	0x0800c8bb
 800c8f4:	0800c8bb 	.word	0x0800c8bb
 800c8f8:	0800c8bb 	.word	0x0800c8bb
 800c8fc:	0800c8bb 	.word	0x0800c8bb
 800c900:	0800c8bb 	.word	0x0800c8bb
 800c904:	0800c8bb 	.word	0x0800c8bb
 800c908:	0800c8bb 	.word	0x0800c8bb
 800c90c:	0800ca23 	.word	0x0800ca23
 800c910:	0800ca09 	.word	0x0800ca09
 800c914:	0800c96b 	.word	0x0800c96b
 800c918:	0800c96b 	.word	0x0800c96b
 800c91c:	0800c96b 	.word	0x0800c96b
 800c920:	0800c8bb 	.word	0x0800c8bb
 800c924:	0800c9c5 	.word	0x0800c9c5
 800c928:	0800c8bb 	.word	0x0800c8bb
 800c92c:	0800c8bb 	.word	0x0800c8bb
 800c930:	0800c8bb 	.word	0x0800c8bb
 800c934:	0800c8bb 	.word	0x0800c8bb
 800c938:	0800ca33 	.word	0x0800ca33
 800c93c:	0800c9cd 	.word	0x0800c9cd
 800c940:	0800c9ab 	.word	0x0800c9ab
 800c944:	0800c8bb 	.word	0x0800c8bb
 800c948:	0800c8bb 	.word	0x0800c8bb
 800c94c:	0800ca2f 	.word	0x0800ca2f
 800c950:	0800c8bb 	.word	0x0800c8bb
 800c954:	0800ca09 	.word	0x0800ca09
 800c958:	0800c8bb 	.word	0x0800c8bb
 800c95c:	0800c8bb 	.word	0x0800c8bb
 800c960:	0800c9b3 	.word	0x0800c9b3
 800c964:	3b45      	subs	r3, #69	@ 0x45
 800c966:	2b02      	cmp	r3, #2
 800c968:	d8a7      	bhi.n	800c8ba <__ssvfiscanf_r+0xd2>
 800c96a:	2305      	movs	r3, #5
 800c96c:	e031      	b.n	800c9d2 <__ssvfiscanf_r+0x1ea>
 800c96e:	6863      	ldr	r3, [r4, #4]
 800c970:	2b00      	cmp	r3, #0
 800c972:	dd0d      	ble.n	800c990 <__ssvfiscanf_r+0x1a8>
 800c974:	6823      	ldr	r3, [r4, #0]
 800c976:	781a      	ldrb	r2, [r3, #0]
 800c978:	454a      	cmp	r2, r9
 800c97a:	f040 80a6 	bne.w	800caca <__ssvfiscanf_r+0x2e2>
 800c97e:	3301      	adds	r3, #1
 800c980:	6862      	ldr	r2, [r4, #4]
 800c982:	6023      	str	r3, [r4, #0]
 800c984:	3a01      	subs	r2, #1
 800c986:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800c988:	6062      	str	r2, [r4, #4]
 800c98a:	3301      	adds	r3, #1
 800c98c:	9345      	str	r3, [sp, #276]	@ 0x114
 800c98e:	e752      	b.n	800c836 <__ssvfiscanf_r+0x4e>
 800c990:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c992:	4621      	mov	r1, r4
 800c994:	4630      	mov	r0, r6
 800c996:	4798      	blx	r3
 800c998:	2800      	cmp	r0, #0
 800c99a:	d0eb      	beq.n	800c974 <__ssvfiscanf_r+0x18c>
 800c99c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c99e:	2800      	cmp	r0, #0
 800c9a0:	f040 808b 	bne.w	800caba <__ssvfiscanf_r+0x2d2>
 800c9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800c9a8:	e08b      	b.n	800cac2 <__ssvfiscanf_r+0x2da>
 800c9aa:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c9ac:	f042 0220 	orr.w	r2, r2, #32
 800c9b0:	9241      	str	r2, [sp, #260]	@ 0x104
 800c9b2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c9b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c9b8:	9241      	str	r2, [sp, #260]	@ 0x104
 800c9ba:	2210      	movs	r2, #16
 800c9bc:	2b6e      	cmp	r3, #110	@ 0x6e
 800c9be:	9242      	str	r2, [sp, #264]	@ 0x108
 800c9c0:	d902      	bls.n	800c9c8 <__ssvfiscanf_r+0x1e0>
 800c9c2:	e005      	b.n	800c9d0 <__ssvfiscanf_r+0x1e8>
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	9342      	str	r3, [sp, #264]	@ 0x108
 800c9c8:	2303      	movs	r3, #3
 800c9ca:	e002      	b.n	800c9d2 <__ssvfiscanf_r+0x1ea>
 800c9cc:	2308      	movs	r3, #8
 800c9ce:	9342      	str	r3, [sp, #264]	@ 0x108
 800c9d0:	2304      	movs	r3, #4
 800c9d2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c9d4:	6863      	ldr	r3, [r4, #4]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	dd3a      	ble.n	800ca50 <__ssvfiscanf_r+0x268>
 800c9da:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c9dc:	0659      	lsls	r1, r3, #25
 800c9de:	d404      	bmi.n	800c9ea <__ssvfiscanf_r+0x202>
 800c9e0:	6823      	ldr	r3, [r4, #0]
 800c9e2:	781a      	ldrb	r2, [r3, #0]
 800c9e4:	5cba      	ldrb	r2, [r7, r2]
 800c9e6:	0712      	lsls	r2, r2, #28
 800c9e8:	d439      	bmi.n	800ca5e <__ssvfiscanf_r+0x276>
 800c9ea:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c9ec:	2b02      	cmp	r3, #2
 800c9ee:	dc48      	bgt.n	800ca82 <__ssvfiscanf_r+0x29a>
 800c9f0:	466b      	mov	r3, sp
 800c9f2:	4622      	mov	r2, r4
 800c9f4:	a941      	add	r1, sp, #260	@ 0x104
 800c9f6:	4630      	mov	r0, r6
 800c9f8:	f000 f86c 	bl	800cad4 <_scanf_chars>
 800c9fc:	2801      	cmp	r0, #1
 800c9fe:	d064      	beq.n	800caca <__ssvfiscanf_r+0x2e2>
 800ca00:	2802      	cmp	r0, #2
 800ca02:	f47f af18 	bne.w	800c836 <__ssvfiscanf_r+0x4e>
 800ca06:	e7c9      	b.n	800c99c <__ssvfiscanf_r+0x1b4>
 800ca08:	220a      	movs	r2, #10
 800ca0a:	e7d7      	b.n	800c9bc <__ssvfiscanf_r+0x1d4>
 800ca0c:	4629      	mov	r1, r5
 800ca0e:	4640      	mov	r0, r8
 800ca10:	f000 fa58 	bl	800cec4 <__sccl>
 800ca14:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ca16:	4605      	mov	r5, r0
 800ca18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca1c:	9341      	str	r3, [sp, #260]	@ 0x104
 800ca1e:	2301      	movs	r3, #1
 800ca20:	e7d7      	b.n	800c9d2 <__ssvfiscanf_r+0x1ea>
 800ca22:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ca24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca28:	9341      	str	r3, [sp, #260]	@ 0x104
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	e7d1      	b.n	800c9d2 <__ssvfiscanf_r+0x1ea>
 800ca2e:	2302      	movs	r3, #2
 800ca30:	e7cf      	b.n	800c9d2 <__ssvfiscanf_r+0x1ea>
 800ca32:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800ca34:	06c3      	lsls	r3, r0, #27
 800ca36:	f53f aefe 	bmi.w	800c836 <__ssvfiscanf_r+0x4e>
 800ca3a:	9b00      	ldr	r3, [sp, #0]
 800ca3c:	07c0      	lsls	r0, r0, #31
 800ca3e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ca40:	f103 0104 	add.w	r1, r3, #4
 800ca44:	9100      	str	r1, [sp, #0]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	bf4c      	ite	mi
 800ca4a:	801a      	strhmi	r2, [r3, #0]
 800ca4c:	601a      	strpl	r2, [r3, #0]
 800ca4e:	e6f2      	b.n	800c836 <__ssvfiscanf_r+0x4e>
 800ca50:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ca52:	4621      	mov	r1, r4
 800ca54:	4630      	mov	r0, r6
 800ca56:	4798      	blx	r3
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d0be      	beq.n	800c9da <__ssvfiscanf_r+0x1f2>
 800ca5c:	e79e      	b.n	800c99c <__ssvfiscanf_r+0x1b4>
 800ca5e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800ca60:	3201      	adds	r2, #1
 800ca62:	9245      	str	r2, [sp, #276]	@ 0x114
 800ca64:	6862      	ldr	r2, [r4, #4]
 800ca66:	3a01      	subs	r2, #1
 800ca68:	2a00      	cmp	r2, #0
 800ca6a:	6062      	str	r2, [r4, #4]
 800ca6c:	dd02      	ble.n	800ca74 <__ssvfiscanf_r+0x28c>
 800ca6e:	3301      	adds	r3, #1
 800ca70:	6023      	str	r3, [r4, #0]
 800ca72:	e7b5      	b.n	800c9e0 <__ssvfiscanf_r+0x1f8>
 800ca74:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ca76:	4621      	mov	r1, r4
 800ca78:	4630      	mov	r0, r6
 800ca7a:	4798      	blx	r3
 800ca7c:	2800      	cmp	r0, #0
 800ca7e:	d0af      	beq.n	800c9e0 <__ssvfiscanf_r+0x1f8>
 800ca80:	e78c      	b.n	800c99c <__ssvfiscanf_r+0x1b4>
 800ca82:	2b04      	cmp	r3, #4
 800ca84:	dc0e      	bgt.n	800caa4 <__ssvfiscanf_r+0x2bc>
 800ca86:	466b      	mov	r3, sp
 800ca88:	4622      	mov	r2, r4
 800ca8a:	a941      	add	r1, sp, #260	@ 0x104
 800ca8c:	4630      	mov	r0, r6
 800ca8e:	f000 f87b 	bl	800cb88 <_scanf_i>
 800ca92:	e7b3      	b.n	800c9fc <__ssvfiscanf_r+0x214>
 800ca94:	0800e2b1 	.word	0x0800e2b1
 800ca98:	0800c735 	.word	0x0800c735
 800ca9c:	0800c7af 	.word	0x0800c7af
 800caa0:	0800e099 	.word	0x0800e099
 800caa4:	4b0a      	ldr	r3, [pc, #40]	@ (800cad0 <__ssvfiscanf_r+0x2e8>)
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	f43f aec5 	beq.w	800c836 <__ssvfiscanf_r+0x4e>
 800caac:	466b      	mov	r3, sp
 800caae:	4622      	mov	r2, r4
 800cab0:	a941      	add	r1, sp, #260	@ 0x104
 800cab2:	4630      	mov	r0, r6
 800cab4:	f7fc fde0 	bl	8009678 <_scanf_float>
 800cab8:	e7a0      	b.n	800c9fc <__ssvfiscanf_r+0x214>
 800caba:	89a3      	ldrh	r3, [r4, #12]
 800cabc:	065b      	lsls	r3, r3, #25
 800cabe:	f53f af71 	bmi.w	800c9a4 <__ssvfiscanf_r+0x1bc>
 800cac2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800cac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caca:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800cacc:	e7f9      	b.n	800cac2 <__ssvfiscanf_r+0x2da>
 800cace:	bf00      	nop
 800cad0:	08009679 	.word	0x08009679

0800cad4 <_scanf_chars>:
 800cad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cad8:	4615      	mov	r5, r2
 800cada:	688a      	ldr	r2, [r1, #8]
 800cadc:	4680      	mov	r8, r0
 800cade:	460c      	mov	r4, r1
 800cae0:	b932      	cbnz	r2, 800caf0 <_scanf_chars+0x1c>
 800cae2:	698a      	ldr	r2, [r1, #24]
 800cae4:	2a00      	cmp	r2, #0
 800cae6:	bf14      	ite	ne
 800cae8:	f04f 32ff 	movne.w	r2, #4294967295
 800caec:	2201      	moveq	r2, #1
 800caee:	608a      	str	r2, [r1, #8]
 800caf0:	6822      	ldr	r2, [r4, #0]
 800caf2:	2700      	movs	r7, #0
 800caf4:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 800cb84 <_scanf_chars+0xb0>
 800caf8:	06d1      	lsls	r1, r2, #27
 800cafa:	bf5f      	itttt	pl
 800cafc:	681a      	ldrpl	r2, [r3, #0]
 800cafe:	1d11      	addpl	r1, r2, #4
 800cb00:	6019      	strpl	r1, [r3, #0]
 800cb02:	6816      	ldrpl	r6, [r2, #0]
 800cb04:	69a0      	ldr	r0, [r4, #24]
 800cb06:	b188      	cbz	r0, 800cb2c <_scanf_chars+0x58>
 800cb08:	2801      	cmp	r0, #1
 800cb0a:	d107      	bne.n	800cb1c <_scanf_chars+0x48>
 800cb0c:	682b      	ldr	r3, [r5, #0]
 800cb0e:	781a      	ldrb	r2, [r3, #0]
 800cb10:	6963      	ldr	r3, [r4, #20]
 800cb12:	5c9b      	ldrb	r3, [r3, r2]
 800cb14:	b953      	cbnz	r3, 800cb2c <_scanf_chars+0x58>
 800cb16:	2f00      	cmp	r7, #0
 800cb18:	d031      	beq.n	800cb7e <_scanf_chars+0xaa>
 800cb1a:	e022      	b.n	800cb62 <_scanf_chars+0x8e>
 800cb1c:	2802      	cmp	r0, #2
 800cb1e:	d120      	bne.n	800cb62 <_scanf_chars+0x8e>
 800cb20:	682b      	ldr	r3, [r5, #0]
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	f819 3003 	ldrb.w	r3, [r9, r3]
 800cb28:	071b      	lsls	r3, r3, #28
 800cb2a:	d41a      	bmi.n	800cb62 <_scanf_chars+0x8e>
 800cb2c:	6823      	ldr	r3, [r4, #0]
 800cb2e:	3701      	adds	r7, #1
 800cb30:	06da      	lsls	r2, r3, #27
 800cb32:	bf5e      	ittt	pl
 800cb34:	682b      	ldrpl	r3, [r5, #0]
 800cb36:	781b      	ldrbpl	r3, [r3, #0]
 800cb38:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cb3c:	682a      	ldr	r2, [r5, #0]
 800cb3e:	686b      	ldr	r3, [r5, #4]
 800cb40:	3201      	adds	r2, #1
 800cb42:	3b01      	subs	r3, #1
 800cb44:	602a      	str	r2, [r5, #0]
 800cb46:	68a2      	ldr	r2, [r4, #8]
 800cb48:	606b      	str	r3, [r5, #4]
 800cb4a:	3a01      	subs	r2, #1
 800cb4c:	60a2      	str	r2, [r4, #8]
 800cb4e:	b142      	cbz	r2, 800cb62 <_scanf_chars+0x8e>
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	dcd7      	bgt.n	800cb04 <_scanf_chars+0x30>
 800cb54:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cb58:	4629      	mov	r1, r5
 800cb5a:	4640      	mov	r0, r8
 800cb5c:	4798      	blx	r3
 800cb5e:	2800      	cmp	r0, #0
 800cb60:	d0d0      	beq.n	800cb04 <_scanf_chars+0x30>
 800cb62:	6823      	ldr	r3, [r4, #0]
 800cb64:	f013 0310 	ands.w	r3, r3, #16
 800cb68:	d105      	bne.n	800cb76 <_scanf_chars+0xa2>
 800cb6a:	68e2      	ldr	r2, [r4, #12]
 800cb6c:	3201      	adds	r2, #1
 800cb6e:	60e2      	str	r2, [r4, #12]
 800cb70:	69a2      	ldr	r2, [r4, #24]
 800cb72:	b102      	cbz	r2, 800cb76 <_scanf_chars+0xa2>
 800cb74:	7033      	strb	r3, [r6, #0]
 800cb76:	6923      	ldr	r3, [r4, #16]
 800cb78:	2000      	movs	r0, #0
 800cb7a:	443b      	add	r3, r7
 800cb7c:	6123      	str	r3, [r4, #16]
 800cb7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb82:	bf00      	nop
 800cb84:	0800e2b1 	.word	0x0800e2b1

0800cb88 <_scanf_i>:
 800cb88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb8c:	4698      	mov	r8, r3
 800cb8e:	b087      	sub	sp, #28
 800cb90:	4b72      	ldr	r3, [pc, #456]	@ (800cd5c <_scanf_i+0x1d4>)
 800cb92:	460c      	mov	r4, r1
 800cb94:	4682      	mov	sl, r0
 800cb96:	4616      	mov	r6, r2
 800cb98:	4627      	mov	r7, r4
 800cb9a:	f04f 0b00 	mov.w	fp, #0
 800cb9e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cba2:	ab03      	add	r3, sp, #12
 800cba4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cba8:	4b6d      	ldr	r3, [pc, #436]	@ (800cd60 <_scanf_i+0x1d8>)
 800cbaa:	69a1      	ldr	r1, [r4, #24]
 800cbac:	4a6d      	ldr	r2, [pc, #436]	@ (800cd64 <_scanf_i+0x1dc>)
 800cbae:	2903      	cmp	r1, #3
 800cbb0:	bf08      	it	eq
 800cbb2:	461a      	moveq	r2, r3
 800cbb4:	68a3      	ldr	r3, [r4, #8]
 800cbb6:	9201      	str	r2, [sp, #4]
 800cbb8:	1e5a      	subs	r2, r3, #1
 800cbba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800cbbe:	bf89      	itett	hi
 800cbc0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800cbc4:	f04f 0900 	movls.w	r9, #0
 800cbc8:	eb03 0905 	addhi.w	r9, r3, r5
 800cbcc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800cbd0:	bf88      	it	hi
 800cbd2:	60a3      	strhi	r3, [r4, #8]
 800cbd4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cbd8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800cbdc:	463d      	mov	r5, r7
 800cbde:	6023      	str	r3, [r4, #0]
 800cbe0:	6831      	ldr	r1, [r6, #0]
 800cbe2:	ab03      	add	r3, sp, #12
 800cbe4:	2202      	movs	r2, #2
 800cbe6:	7809      	ldrb	r1, [r1, #0]
 800cbe8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cbec:	f7fd f997 	bl	8009f1e <memchr>
 800cbf0:	b328      	cbz	r0, 800cc3e <_scanf_i+0xb6>
 800cbf2:	f1bb 0f01 	cmp.w	fp, #1
 800cbf6:	d159      	bne.n	800ccac <_scanf_i+0x124>
 800cbf8:	6862      	ldr	r2, [r4, #4]
 800cbfa:	b92a      	cbnz	r2, 800cc08 <_scanf_i+0x80>
 800cbfc:	6822      	ldr	r2, [r4, #0]
 800cbfe:	2108      	movs	r1, #8
 800cc00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cc04:	6061      	str	r1, [r4, #4]
 800cc06:	6022      	str	r2, [r4, #0]
 800cc08:	6822      	ldr	r2, [r4, #0]
 800cc0a:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800cc0e:	6022      	str	r2, [r4, #0]
 800cc10:	68a2      	ldr	r2, [r4, #8]
 800cc12:	1e51      	subs	r1, r2, #1
 800cc14:	60a1      	str	r1, [r4, #8]
 800cc16:	b192      	cbz	r2, 800cc3e <_scanf_i+0xb6>
 800cc18:	6832      	ldr	r2, [r6, #0]
 800cc1a:	1c51      	adds	r1, r2, #1
 800cc1c:	6031      	str	r1, [r6, #0]
 800cc1e:	7812      	ldrb	r2, [r2, #0]
 800cc20:	f805 2b01 	strb.w	r2, [r5], #1
 800cc24:	6872      	ldr	r2, [r6, #4]
 800cc26:	3a01      	subs	r2, #1
 800cc28:	2a00      	cmp	r2, #0
 800cc2a:	6072      	str	r2, [r6, #4]
 800cc2c:	dc07      	bgt.n	800cc3e <_scanf_i+0xb6>
 800cc2e:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800cc32:	4631      	mov	r1, r6
 800cc34:	4650      	mov	r0, sl
 800cc36:	4790      	blx	r2
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	f040 8085 	bne.w	800cd48 <_scanf_i+0x1c0>
 800cc3e:	f10b 0b01 	add.w	fp, fp, #1
 800cc42:	f1bb 0f03 	cmp.w	fp, #3
 800cc46:	d1cb      	bne.n	800cbe0 <_scanf_i+0x58>
 800cc48:	6863      	ldr	r3, [r4, #4]
 800cc4a:	b90b      	cbnz	r3, 800cc50 <_scanf_i+0xc8>
 800cc4c:	230a      	movs	r3, #10
 800cc4e:	6063      	str	r3, [r4, #4]
 800cc50:	6863      	ldr	r3, [r4, #4]
 800cc52:	f04f 0b00 	mov.w	fp, #0
 800cc56:	4944      	ldr	r1, [pc, #272]	@ (800cd68 <_scanf_i+0x1e0>)
 800cc58:	6960      	ldr	r0, [r4, #20]
 800cc5a:	1ac9      	subs	r1, r1, r3
 800cc5c:	f000 f932 	bl	800cec4 <__sccl>
 800cc60:	68a3      	ldr	r3, [r4, #8]
 800cc62:	6822      	ldr	r2, [r4, #0]
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d03d      	beq.n	800cce4 <_scanf_i+0x15c>
 800cc68:	6831      	ldr	r1, [r6, #0]
 800cc6a:	6960      	ldr	r0, [r4, #20]
 800cc6c:	f891 c000 	ldrb.w	ip, [r1]
 800cc70:	f810 000c 	ldrb.w	r0, [r0, ip]
 800cc74:	2800      	cmp	r0, #0
 800cc76:	d035      	beq.n	800cce4 <_scanf_i+0x15c>
 800cc78:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800cc7c:	d124      	bne.n	800ccc8 <_scanf_i+0x140>
 800cc7e:	0510      	lsls	r0, r2, #20
 800cc80:	d522      	bpl.n	800ccc8 <_scanf_i+0x140>
 800cc82:	f10b 0b01 	add.w	fp, fp, #1
 800cc86:	f1b9 0f00 	cmp.w	r9, #0
 800cc8a:	d003      	beq.n	800cc94 <_scanf_i+0x10c>
 800cc8c:	3301      	adds	r3, #1
 800cc8e:	f109 39ff 	add.w	r9, r9, #4294967295
 800cc92:	60a3      	str	r3, [r4, #8]
 800cc94:	6873      	ldr	r3, [r6, #4]
 800cc96:	3b01      	subs	r3, #1
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	6073      	str	r3, [r6, #4]
 800cc9c:	dd1b      	ble.n	800ccd6 <_scanf_i+0x14e>
 800cc9e:	6833      	ldr	r3, [r6, #0]
 800cca0:	3301      	adds	r3, #1
 800cca2:	6033      	str	r3, [r6, #0]
 800cca4:	68a3      	ldr	r3, [r4, #8]
 800cca6:	3b01      	subs	r3, #1
 800cca8:	60a3      	str	r3, [r4, #8]
 800ccaa:	e7d9      	b.n	800cc60 <_scanf_i+0xd8>
 800ccac:	f1bb 0f02 	cmp.w	fp, #2
 800ccb0:	d1ae      	bne.n	800cc10 <_scanf_i+0x88>
 800ccb2:	6822      	ldr	r2, [r4, #0]
 800ccb4:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ccb8:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ccbc:	d1c4      	bne.n	800cc48 <_scanf_i+0xc0>
 800ccbe:	2110      	movs	r1, #16
 800ccc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ccc4:	6061      	str	r1, [r4, #4]
 800ccc6:	e7a2      	b.n	800cc0e <_scanf_i+0x86>
 800ccc8:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800cccc:	6022      	str	r2, [r4, #0]
 800ccce:	780b      	ldrb	r3, [r1, #0]
 800ccd0:	f805 3b01 	strb.w	r3, [r5], #1
 800ccd4:	e7de      	b.n	800cc94 <_scanf_i+0x10c>
 800ccd6:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ccda:	4631      	mov	r1, r6
 800ccdc:	4650      	mov	r0, sl
 800ccde:	4798      	blx	r3
 800cce0:	2800      	cmp	r0, #0
 800cce2:	d0df      	beq.n	800cca4 <_scanf_i+0x11c>
 800cce4:	6823      	ldr	r3, [r4, #0]
 800cce6:	05d9      	lsls	r1, r3, #23
 800cce8:	d50d      	bpl.n	800cd06 <_scanf_i+0x17e>
 800ccea:	42bd      	cmp	r5, r7
 800ccec:	d909      	bls.n	800cd02 <_scanf_i+0x17a>
 800ccee:	f105 39ff 	add.w	r9, r5, #4294967295
 800ccf2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ccf6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccfa:	4632      	mov	r2, r6
 800ccfc:	464d      	mov	r5, r9
 800ccfe:	4650      	mov	r0, sl
 800cd00:	4798      	blx	r3
 800cd02:	42bd      	cmp	r5, r7
 800cd04:	d028      	beq.n	800cd58 <_scanf_i+0x1d0>
 800cd06:	6822      	ldr	r2, [r4, #0]
 800cd08:	f012 0210 	ands.w	r2, r2, #16
 800cd0c:	d113      	bne.n	800cd36 <_scanf_i+0x1ae>
 800cd0e:	702a      	strb	r2, [r5, #0]
 800cd10:	4639      	mov	r1, r7
 800cd12:	6863      	ldr	r3, [r4, #4]
 800cd14:	4650      	mov	r0, sl
 800cd16:	9e01      	ldr	r6, [sp, #4]
 800cd18:	47b0      	blx	r6
 800cd1a:	f8d8 3000 	ldr.w	r3, [r8]
 800cd1e:	6821      	ldr	r1, [r4, #0]
 800cd20:	1d1a      	adds	r2, r3, #4
 800cd22:	f011 0f20 	tst.w	r1, #32
 800cd26:	f8c8 2000 	str.w	r2, [r8]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	d00f      	beq.n	800cd4e <_scanf_i+0x1c6>
 800cd2e:	6018      	str	r0, [r3, #0]
 800cd30:	68e3      	ldr	r3, [r4, #12]
 800cd32:	3301      	adds	r3, #1
 800cd34:	60e3      	str	r3, [r4, #12]
 800cd36:	1bed      	subs	r5, r5, r7
 800cd38:	6923      	ldr	r3, [r4, #16]
 800cd3a:	2000      	movs	r0, #0
 800cd3c:	445d      	add	r5, fp
 800cd3e:	442b      	add	r3, r5
 800cd40:	6123      	str	r3, [r4, #16]
 800cd42:	b007      	add	sp, #28
 800cd44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd48:	f04f 0b00 	mov.w	fp, #0
 800cd4c:	e7ca      	b.n	800cce4 <_scanf_i+0x15c>
 800cd4e:	07ca      	lsls	r2, r1, #31
 800cd50:	bf4c      	ite	mi
 800cd52:	8018      	strhmi	r0, [r3, #0]
 800cd54:	6018      	strpl	r0, [r3, #0]
 800cd56:	e7eb      	b.n	800cd30 <_scanf_i+0x1a8>
 800cd58:	2001      	movs	r0, #1
 800cd5a:	e7f2      	b.n	800cd42 <_scanf_i+0x1ba>
 800cd5c:	0800dee8 	.word	0x0800dee8
 800cd60:	0800c481 	.word	0x0800c481
 800cd64:	0800d855 	.word	0x0800d855
 800cd68:	0800e0b4 	.word	0x0800e0b4

0800cd6c <__sflush_r>:
 800cd6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cd70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd74:	0716      	lsls	r6, r2, #28
 800cd76:	4605      	mov	r5, r0
 800cd78:	460c      	mov	r4, r1
 800cd7a:	d454      	bmi.n	800ce26 <__sflush_r+0xba>
 800cd7c:	684b      	ldr	r3, [r1, #4]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	dc02      	bgt.n	800cd88 <__sflush_r+0x1c>
 800cd82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	dd48      	ble.n	800ce1a <__sflush_r+0xae>
 800cd88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd8a:	2e00      	cmp	r6, #0
 800cd8c:	d045      	beq.n	800ce1a <__sflush_r+0xae>
 800cd8e:	2300      	movs	r3, #0
 800cd90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cd94:	682f      	ldr	r7, [r5, #0]
 800cd96:	6a21      	ldr	r1, [r4, #32]
 800cd98:	602b      	str	r3, [r5, #0]
 800cd9a:	d030      	beq.n	800cdfe <__sflush_r+0x92>
 800cd9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cd9e:	89a3      	ldrh	r3, [r4, #12]
 800cda0:	0759      	lsls	r1, r3, #29
 800cda2:	d505      	bpl.n	800cdb0 <__sflush_r+0x44>
 800cda4:	6863      	ldr	r3, [r4, #4]
 800cda6:	1ad2      	subs	r2, r2, r3
 800cda8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cdaa:	b10b      	cbz	r3, 800cdb0 <__sflush_r+0x44>
 800cdac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cdae:	1ad2      	subs	r2, r2, r3
 800cdb0:	2300      	movs	r3, #0
 800cdb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cdb4:	6a21      	ldr	r1, [r4, #32]
 800cdb6:	4628      	mov	r0, r5
 800cdb8:	47b0      	blx	r6
 800cdba:	1c43      	adds	r3, r0, #1
 800cdbc:	89a3      	ldrh	r3, [r4, #12]
 800cdbe:	d106      	bne.n	800cdce <__sflush_r+0x62>
 800cdc0:	6829      	ldr	r1, [r5, #0]
 800cdc2:	291d      	cmp	r1, #29
 800cdc4:	d82b      	bhi.n	800ce1e <__sflush_r+0xb2>
 800cdc6:	4a2a      	ldr	r2, [pc, #168]	@ (800ce70 <__sflush_r+0x104>)
 800cdc8:	40ca      	lsrs	r2, r1
 800cdca:	07d6      	lsls	r6, r2, #31
 800cdcc:	d527      	bpl.n	800ce1e <__sflush_r+0xb2>
 800cdce:	2200      	movs	r2, #0
 800cdd0:	04d9      	lsls	r1, r3, #19
 800cdd2:	6062      	str	r2, [r4, #4]
 800cdd4:	6922      	ldr	r2, [r4, #16]
 800cdd6:	6022      	str	r2, [r4, #0]
 800cdd8:	d504      	bpl.n	800cde4 <__sflush_r+0x78>
 800cdda:	1c42      	adds	r2, r0, #1
 800cddc:	d101      	bne.n	800cde2 <__sflush_r+0x76>
 800cdde:	682b      	ldr	r3, [r5, #0]
 800cde0:	b903      	cbnz	r3, 800cde4 <__sflush_r+0x78>
 800cde2:	6560      	str	r0, [r4, #84]	@ 0x54
 800cde4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cde6:	602f      	str	r7, [r5, #0]
 800cde8:	b1b9      	cbz	r1, 800ce1a <__sflush_r+0xae>
 800cdea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cdee:	4299      	cmp	r1, r3
 800cdf0:	d002      	beq.n	800cdf8 <__sflush_r+0x8c>
 800cdf2:	4628      	mov	r0, r5
 800cdf4:	f7fd ff0a 	bl	800ac0c <_free_r>
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	6363      	str	r3, [r4, #52]	@ 0x34
 800cdfc:	e00d      	b.n	800ce1a <__sflush_r+0xae>
 800cdfe:	2301      	movs	r3, #1
 800ce00:	4628      	mov	r0, r5
 800ce02:	47b0      	blx	r6
 800ce04:	4602      	mov	r2, r0
 800ce06:	1c50      	adds	r0, r2, #1
 800ce08:	d1c9      	bne.n	800cd9e <__sflush_r+0x32>
 800ce0a:	682b      	ldr	r3, [r5, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d0c6      	beq.n	800cd9e <__sflush_r+0x32>
 800ce10:	2b1d      	cmp	r3, #29
 800ce12:	d001      	beq.n	800ce18 <__sflush_r+0xac>
 800ce14:	2b16      	cmp	r3, #22
 800ce16:	d11d      	bne.n	800ce54 <__sflush_r+0xe8>
 800ce18:	602f      	str	r7, [r5, #0]
 800ce1a:	2000      	movs	r0, #0
 800ce1c:	e021      	b.n	800ce62 <__sflush_r+0xf6>
 800ce1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce22:	b21b      	sxth	r3, r3
 800ce24:	e01a      	b.n	800ce5c <__sflush_r+0xf0>
 800ce26:	690f      	ldr	r7, [r1, #16]
 800ce28:	2f00      	cmp	r7, #0
 800ce2a:	d0f6      	beq.n	800ce1a <__sflush_r+0xae>
 800ce2c:	0793      	lsls	r3, r2, #30
 800ce2e:	680e      	ldr	r6, [r1, #0]
 800ce30:	600f      	str	r7, [r1, #0]
 800ce32:	bf0c      	ite	eq
 800ce34:	694b      	ldreq	r3, [r1, #20]
 800ce36:	2300      	movne	r3, #0
 800ce38:	eba6 0807 	sub.w	r8, r6, r7
 800ce3c:	608b      	str	r3, [r1, #8]
 800ce3e:	f1b8 0f00 	cmp.w	r8, #0
 800ce42:	ddea      	ble.n	800ce1a <__sflush_r+0xae>
 800ce44:	4643      	mov	r3, r8
 800ce46:	463a      	mov	r2, r7
 800ce48:	6a21      	ldr	r1, [r4, #32]
 800ce4a:	4628      	mov	r0, r5
 800ce4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ce4e:	47b0      	blx	r6
 800ce50:	2800      	cmp	r0, #0
 800ce52:	dc08      	bgt.n	800ce66 <__sflush_r+0xfa>
 800ce54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce60:	81a3      	strh	r3, [r4, #12]
 800ce62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce66:	4407      	add	r7, r0
 800ce68:	eba8 0800 	sub.w	r8, r8, r0
 800ce6c:	e7e7      	b.n	800ce3e <__sflush_r+0xd2>
 800ce6e:	bf00      	nop
 800ce70:	20400001 	.word	0x20400001

0800ce74 <_fflush_r>:
 800ce74:	b538      	push	{r3, r4, r5, lr}
 800ce76:	690b      	ldr	r3, [r1, #16]
 800ce78:	4605      	mov	r5, r0
 800ce7a:	460c      	mov	r4, r1
 800ce7c:	b913      	cbnz	r3, 800ce84 <_fflush_r+0x10>
 800ce7e:	2500      	movs	r5, #0
 800ce80:	4628      	mov	r0, r5
 800ce82:	bd38      	pop	{r3, r4, r5, pc}
 800ce84:	b118      	cbz	r0, 800ce8e <_fflush_r+0x1a>
 800ce86:	6a03      	ldr	r3, [r0, #32]
 800ce88:	b90b      	cbnz	r3, 800ce8e <_fflush_r+0x1a>
 800ce8a:	f7fc fe8f 	bl	8009bac <__sinit>
 800ce8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d0f3      	beq.n	800ce7e <_fflush_r+0xa>
 800ce96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ce98:	07d0      	lsls	r0, r2, #31
 800ce9a:	d404      	bmi.n	800cea6 <_fflush_r+0x32>
 800ce9c:	0599      	lsls	r1, r3, #22
 800ce9e:	d402      	bmi.n	800cea6 <_fflush_r+0x32>
 800cea0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cea2:	f7fd f83a 	bl	8009f1a <__retarget_lock_acquire_recursive>
 800cea6:	4628      	mov	r0, r5
 800cea8:	4621      	mov	r1, r4
 800ceaa:	f7ff ff5f 	bl	800cd6c <__sflush_r>
 800ceae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ceb0:	4605      	mov	r5, r0
 800ceb2:	07da      	lsls	r2, r3, #31
 800ceb4:	d4e4      	bmi.n	800ce80 <_fflush_r+0xc>
 800ceb6:	89a3      	ldrh	r3, [r4, #12]
 800ceb8:	059b      	lsls	r3, r3, #22
 800ceba:	d4e1      	bmi.n	800ce80 <_fflush_r+0xc>
 800cebc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cebe:	f7fd f82d 	bl	8009f1c <__retarget_lock_release_recursive>
 800cec2:	e7dd      	b.n	800ce80 <_fflush_r+0xc>

0800cec4 <__sccl>:
 800cec4:	b570      	push	{r4, r5, r6, lr}
 800cec6:	780b      	ldrb	r3, [r1, #0]
 800cec8:	4604      	mov	r4, r0
 800ceca:	3801      	subs	r0, #1
 800cecc:	2b5e      	cmp	r3, #94	@ 0x5e
 800cece:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ced2:	bf13      	iteet	ne
 800ced4:	1c4a      	addne	r2, r1, #1
 800ced6:	1c8a      	addeq	r2, r1, #2
 800ced8:	784b      	ldrbeq	r3, [r1, #1]
 800ceda:	2100      	movne	r1, #0
 800cedc:	bf08      	it	eq
 800cede:	2101      	moveq	r1, #1
 800cee0:	f800 1f01 	strb.w	r1, [r0, #1]!
 800cee4:	42a8      	cmp	r0, r5
 800cee6:	d1fb      	bne.n	800cee0 <__sccl+0x1c>
 800cee8:	b90b      	cbnz	r3, 800ceee <__sccl+0x2a>
 800ceea:	1e50      	subs	r0, r2, #1
 800ceec:	bd70      	pop	{r4, r5, r6, pc}
 800ceee:	f081 0101 	eor.w	r1, r1, #1
 800cef2:	4610      	mov	r0, r2
 800cef4:	54e1      	strb	r1, [r4, r3]
 800cef6:	4602      	mov	r2, r0
 800cef8:	f812 5b01 	ldrb.w	r5, [r2], #1
 800cefc:	2d2d      	cmp	r5, #45	@ 0x2d
 800cefe:	d005      	beq.n	800cf0c <__sccl+0x48>
 800cf00:	2d5d      	cmp	r5, #93	@ 0x5d
 800cf02:	d016      	beq.n	800cf32 <__sccl+0x6e>
 800cf04:	2d00      	cmp	r5, #0
 800cf06:	d0f1      	beq.n	800ceec <__sccl+0x28>
 800cf08:	462b      	mov	r3, r5
 800cf0a:	e7f2      	b.n	800cef2 <__sccl+0x2e>
 800cf0c:	7846      	ldrb	r6, [r0, #1]
 800cf0e:	2e5d      	cmp	r6, #93	@ 0x5d
 800cf10:	d0fa      	beq.n	800cf08 <__sccl+0x44>
 800cf12:	42b3      	cmp	r3, r6
 800cf14:	dcf8      	bgt.n	800cf08 <__sccl+0x44>
 800cf16:	3002      	adds	r0, #2
 800cf18:	461a      	mov	r2, r3
 800cf1a:	3201      	adds	r2, #1
 800cf1c:	4296      	cmp	r6, r2
 800cf1e:	54a1      	strb	r1, [r4, r2]
 800cf20:	dcfb      	bgt.n	800cf1a <__sccl+0x56>
 800cf22:	1af2      	subs	r2, r6, r3
 800cf24:	1c5d      	adds	r5, r3, #1
 800cf26:	3a01      	subs	r2, #1
 800cf28:	42b3      	cmp	r3, r6
 800cf2a:	bfa8      	it	ge
 800cf2c:	2200      	movge	r2, #0
 800cf2e:	18ab      	adds	r3, r5, r2
 800cf30:	e7e1      	b.n	800cef6 <__sccl+0x32>
 800cf32:	4610      	mov	r0, r2
 800cf34:	e7da      	b.n	800ceec <__sccl+0x28>

0800cf36 <__submore>:
 800cf36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf3a:	460c      	mov	r4, r1
 800cf3c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800cf3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf42:	4299      	cmp	r1, r3
 800cf44:	d11a      	bne.n	800cf7c <__submore+0x46>
 800cf46:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800cf4a:	f7fd fed3 	bl	800acf4 <_malloc_r>
 800cf4e:	b918      	cbnz	r0, 800cf58 <__submore+0x22>
 800cf50:	f04f 30ff 	mov.w	r0, #4294967295
 800cf54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf58:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cf5c:	6360      	str	r0, [r4, #52]	@ 0x34
 800cf5e:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800cf62:	63a3      	str	r3, [r4, #56]	@ 0x38
 800cf64:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800cf68:	7083      	strb	r3, [r0, #2]
 800cf6a:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800cf6e:	7043      	strb	r3, [r0, #1]
 800cf70:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800cf74:	7003      	strb	r3, [r0, #0]
 800cf76:	6020      	str	r0, [r4, #0]
 800cf78:	2000      	movs	r0, #0
 800cf7a:	e7eb      	b.n	800cf54 <__submore+0x1e>
 800cf7c:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800cf7e:	0077      	lsls	r7, r6, #1
 800cf80:	463a      	mov	r2, r7
 800cf82:	f000 fbca 	bl	800d71a <_realloc_r>
 800cf86:	4605      	mov	r5, r0
 800cf88:	2800      	cmp	r0, #0
 800cf8a:	d0e1      	beq.n	800cf50 <__submore+0x1a>
 800cf8c:	eb00 0806 	add.w	r8, r0, r6
 800cf90:	4601      	mov	r1, r0
 800cf92:	4632      	mov	r2, r6
 800cf94:	4640      	mov	r0, r8
 800cf96:	f000 f82f 	bl	800cff8 <memcpy>
 800cf9a:	f8c4 8000 	str.w	r8, [r4]
 800cf9e:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800cfa2:	e7e9      	b.n	800cf78 <__submore+0x42>

0800cfa4 <memmove>:
 800cfa4:	4288      	cmp	r0, r1
 800cfa6:	b510      	push	{r4, lr}
 800cfa8:	eb01 0402 	add.w	r4, r1, r2
 800cfac:	d902      	bls.n	800cfb4 <memmove+0x10>
 800cfae:	4284      	cmp	r4, r0
 800cfb0:	4623      	mov	r3, r4
 800cfb2:	d807      	bhi.n	800cfc4 <memmove+0x20>
 800cfb4:	1e43      	subs	r3, r0, #1
 800cfb6:	42a1      	cmp	r1, r4
 800cfb8:	d008      	beq.n	800cfcc <memmove+0x28>
 800cfba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cfbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cfc2:	e7f8      	b.n	800cfb6 <memmove+0x12>
 800cfc4:	4402      	add	r2, r0
 800cfc6:	4601      	mov	r1, r0
 800cfc8:	428a      	cmp	r2, r1
 800cfca:	d100      	bne.n	800cfce <memmove+0x2a>
 800cfcc:	bd10      	pop	{r4, pc}
 800cfce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cfd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cfd6:	e7f7      	b.n	800cfc8 <memmove+0x24>

0800cfd8 <_sbrk_r>:
 800cfd8:	b538      	push	{r3, r4, r5, lr}
 800cfda:	2300      	movs	r3, #0
 800cfdc:	4d05      	ldr	r5, [pc, #20]	@ (800cff4 <_sbrk_r+0x1c>)
 800cfde:	4604      	mov	r4, r0
 800cfe0:	4608      	mov	r0, r1
 800cfe2:	602b      	str	r3, [r5, #0]
 800cfe4:	f7f5 f80a 	bl	8001ffc <_sbrk>
 800cfe8:	1c43      	adds	r3, r0, #1
 800cfea:	d102      	bne.n	800cff2 <_sbrk_r+0x1a>
 800cfec:	682b      	ldr	r3, [r5, #0]
 800cfee:	b103      	cbz	r3, 800cff2 <_sbrk_r+0x1a>
 800cff0:	6023      	str	r3, [r4, #0]
 800cff2:	bd38      	pop	{r3, r4, r5, pc}
 800cff4:	200004ec 	.word	0x200004ec

0800cff8 <memcpy>:
 800cff8:	440a      	add	r2, r1
 800cffa:	1e43      	subs	r3, r0, #1
 800cffc:	4291      	cmp	r1, r2
 800cffe:	d100      	bne.n	800d002 <memcpy+0xa>
 800d000:	4770      	bx	lr
 800d002:	b510      	push	{r4, lr}
 800d004:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d008:	4291      	cmp	r1, r2
 800d00a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d00e:	d1f9      	bne.n	800d004 <memcpy+0xc>
 800d010:	bd10      	pop	{r4, pc}
 800d012:	0000      	movs	r0, r0
 800d014:	0000      	movs	r0, r0
	...

0800d018 <nan>:
 800d018:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d020 <nan+0x8>
 800d01c:	4770      	bx	lr
 800d01e:	bf00      	nop
 800d020:	00000000 	.word	0x00000000
 800d024:	7ff80000 	.word	0x7ff80000

0800d028 <__assert_func>:
 800d028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d02a:	4614      	mov	r4, r2
 800d02c:	461a      	mov	r2, r3
 800d02e:	4b09      	ldr	r3, [pc, #36]	@ (800d054 <__assert_func+0x2c>)
 800d030:	4605      	mov	r5, r0
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	68d8      	ldr	r0, [r3, #12]
 800d036:	b14c      	cbz	r4, 800d04c <__assert_func+0x24>
 800d038:	4b07      	ldr	r3, [pc, #28]	@ (800d058 <__assert_func+0x30>)
 800d03a:	9100      	str	r1, [sp, #0]
 800d03c:	4907      	ldr	r1, [pc, #28]	@ (800d05c <__assert_func+0x34>)
 800d03e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d042:	462b      	mov	r3, r5
 800d044:	f000 fc16 	bl	800d874 <fiprintf>
 800d048:	f000 fc26 	bl	800d898 <abort>
 800d04c:	4b04      	ldr	r3, [pc, #16]	@ (800d060 <__assert_func+0x38>)
 800d04e:	461c      	mov	r4, r3
 800d050:	e7f3      	b.n	800d03a <__assert_func+0x12>
 800d052:	bf00      	nop
 800d054:	2000001c 	.word	0x2000001c
 800d058:	0800e0c7 	.word	0x0800e0c7
 800d05c:	0800e0d4 	.word	0x0800e0d4
 800d060:	0800e102 	.word	0x0800e102

0800d064 <_calloc_r>:
 800d064:	b570      	push	{r4, r5, r6, lr}
 800d066:	fba1 5402 	umull	r5, r4, r1, r2
 800d06a:	b934      	cbnz	r4, 800d07a <_calloc_r+0x16>
 800d06c:	4629      	mov	r1, r5
 800d06e:	f7fd fe41 	bl	800acf4 <_malloc_r>
 800d072:	4606      	mov	r6, r0
 800d074:	b928      	cbnz	r0, 800d082 <_calloc_r+0x1e>
 800d076:	4630      	mov	r0, r6
 800d078:	bd70      	pop	{r4, r5, r6, pc}
 800d07a:	220c      	movs	r2, #12
 800d07c:	2600      	movs	r6, #0
 800d07e:	6002      	str	r2, [r0, #0]
 800d080:	e7f9      	b.n	800d076 <_calloc_r+0x12>
 800d082:	462a      	mov	r2, r5
 800d084:	4621      	mov	r1, r4
 800d086:	f7fc fe90 	bl	8009daa <memset>
 800d08a:	e7f4      	b.n	800d076 <_calloc_r+0x12>

0800d08c <rshift>:
 800d08c:	6903      	ldr	r3, [r0, #16]
 800d08e:	114a      	asrs	r2, r1, #5
 800d090:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d094:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d098:	f100 0414 	add.w	r4, r0, #20
 800d09c:	dd45      	ble.n	800d12a <rshift+0x9e>
 800d09e:	f011 011f 	ands.w	r1, r1, #31
 800d0a2:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d0a6:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d0aa:	d10c      	bne.n	800d0c6 <rshift+0x3a>
 800d0ac:	f100 0710 	add.w	r7, r0, #16
 800d0b0:	4629      	mov	r1, r5
 800d0b2:	42b1      	cmp	r1, r6
 800d0b4:	d334      	bcc.n	800d120 <rshift+0x94>
 800d0b6:	1a9b      	subs	r3, r3, r2
 800d0b8:	1eea      	subs	r2, r5, #3
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4296      	cmp	r6, r2
 800d0be:	bf38      	it	cc
 800d0c0:	2300      	movcc	r3, #0
 800d0c2:	4423      	add	r3, r4
 800d0c4:	e015      	b.n	800d0f2 <rshift+0x66>
 800d0c6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d0ca:	f1c1 0820 	rsb	r8, r1, #32
 800d0ce:	f105 0e04 	add.w	lr, r5, #4
 800d0d2:	46a1      	mov	r9, r4
 800d0d4:	40cf      	lsrs	r7, r1
 800d0d6:	4576      	cmp	r6, lr
 800d0d8:	46f4      	mov	ip, lr
 800d0da:	d815      	bhi.n	800d108 <rshift+0x7c>
 800d0dc:	1a9a      	subs	r2, r3, r2
 800d0de:	3501      	adds	r5, #1
 800d0e0:	0092      	lsls	r2, r2, #2
 800d0e2:	3a04      	subs	r2, #4
 800d0e4:	42ae      	cmp	r6, r5
 800d0e6:	bf38      	it	cc
 800d0e8:	2200      	movcc	r2, #0
 800d0ea:	18a3      	adds	r3, r4, r2
 800d0ec:	50a7      	str	r7, [r4, r2]
 800d0ee:	b107      	cbz	r7, 800d0f2 <rshift+0x66>
 800d0f0:	3304      	adds	r3, #4
 800d0f2:	1b1a      	subs	r2, r3, r4
 800d0f4:	42a3      	cmp	r3, r4
 800d0f6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d0fa:	bf08      	it	eq
 800d0fc:	2300      	moveq	r3, #0
 800d0fe:	6102      	str	r2, [r0, #16]
 800d100:	bf08      	it	eq
 800d102:	6143      	streq	r3, [r0, #20]
 800d104:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d108:	f8dc c000 	ldr.w	ip, [ip]
 800d10c:	fa0c fc08 	lsl.w	ip, ip, r8
 800d110:	ea4c 0707 	orr.w	r7, ip, r7
 800d114:	f849 7b04 	str.w	r7, [r9], #4
 800d118:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d11c:	40cf      	lsrs	r7, r1
 800d11e:	e7da      	b.n	800d0d6 <rshift+0x4a>
 800d120:	f851 cb04 	ldr.w	ip, [r1], #4
 800d124:	f847 cf04 	str.w	ip, [r7, #4]!
 800d128:	e7c3      	b.n	800d0b2 <rshift+0x26>
 800d12a:	4623      	mov	r3, r4
 800d12c:	e7e1      	b.n	800d0f2 <rshift+0x66>

0800d12e <__hexdig_fun>:
 800d12e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d132:	2b09      	cmp	r3, #9
 800d134:	d802      	bhi.n	800d13c <__hexdig_fun+0xe>
 800d136:	3820      	subs	r0, #32
 800d138:	b2c0      	uxtb	r0, r0
 800d13a:	4770      	bx	lr
 800d13c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d140:	2b05      	cmp	r3, #5
 800d142:	d801      	bhi.n	800d148 <__hexdig_fun+0x1a>
 800d144:	3847      	subs	r0, #71	@ 0x47
 800d146:	e7f7      	b.n	800d138 <__hexdig_fun+0xa>
 800d148:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d14c:	2b05      	cmp	r3, #5
 800d14e:	d801      	bhi.n	800d154 <__hexdig_fun+0x26>
 800d150:	3827      	subs	r0, #39	@ 0x27
 800d152:	e7f1      	b.n	800d138 <__hexdig_fun+0xa>
 800d154:	2000      	movs	r0, #0
 800d156:	4770      	bx	lr

0800d158 <__gethex>:
 800d158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d15c:	b085      	sub	sp, #20
 800d15e:	468a      	mov	sl, r1
 800d160:	4690      	mov	r8, r2
 800d162:	9302      	str	r3, [sp, #8]
 800d164:	680b      	ldr	r3, [r1, #0]
 800d166:	9001      	str	r0, [sp, #4]
 800d168:	1c9c      	adds	r4, r3, #2
 800d16a:	46a1      	mov	r9, r4
 800d16c:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d170:	2830      	cmp	r0, #48	@ 0x30
 800d172:	d0fa      	beq.n	800d16a <__gethex+0x12>
 800d174:	eba9 0303 	sub.w	r3, r9, r3
 800d178:	f1a3 0b02 	sub.w	fp, r3, #2
 800d17c:	f7ff ffd7 	bl	800d12e <__hexdig_fun>
 800d180:	4605      	mov	r5, r0
 800d182:	2800      	cmp	r0, #0
 800d184:	d166      	bne.n	800d254 <__gethex+0xfc>
 800d186:	2201      	movs	r2, #1
 800d188:	499e      	ldr	r1, [pc, #632]	@ (800d404 <__gethex+0x2ac>)
 800d18a:	4648      	mov	r0, r9
 800d18c:	f7fc fe15 	bl	8009dba <strncmp>
 800d190:	4607      	mov	r7, r0
 800d192:	2800      	cmp	r0, #0
 800d194:	d165      	bne.n	800d262 <__gethex+0x10a>
 800d196:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d19a:	4626      	mov	r6, r4
 800d19c:	f7ff ffc7 	bl	800d12e <__hexdig_fun>
 800d1a0:	2800      	cmp	r0, #0
 800d1a2:	d060      	beq.n	800d266 <__gethex+0x10e>
 800d1a4:	4623      	mov	r3, r4
 800d1a6:	7818      	ldrb	r0, [r3, #0]
 800d1a8:	4699      	mov	r9, r3
 800d1aa:	3301      	adds	r3, #1
 800d1ac:	2830      	cmp	r0, #48	@ 0x30
 800d1ae:	d0fa      	beq.n	800d1a6 <__gethex+0x4e>
 800d1b0:	f7ff ffbd 	bl	800d12e <__hexdig_fun>
 800d1b4:	fab0 f580 	clz	r5, r0
 800d1b8:	f04f 0b01 	mov.w	fp, #1
 800d1bc:	096d      	lsrs	r5, r5, #5
 800d1be:	464a      	mov	r2, r9
 800d1c0:	4616      	mov	r6, r2
 800d1c2:	3201      	adds	r2, #1
 800d1c4:	7830      	ldrb	r0, [r6, #0]
 800d1c6:	f7ff ffb2 	bl	800d12e <__hexdig_fun>
 800d1ca:	2800      	cmp	r0, #0
 800d1cc:	d1f8      	bne.n	800d1c0 <__gethex+0x68>
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	498c      	ldr	r1, [pc, #560]	@ (800d404 <__gethex+0x2ac>)
 800d1d2:	4630      	mov	r0, r6
 800d1d4:	f7fc fdf1 	bl	8009dba <strncmp>
 800d1d8:	2800      	cmp	r0, #0
 800d1da:	d13e      	bne.n	800d25a <__gethex+0x102>
 800d1dc:	b944      	cbnz	r4, 800d1f0 <__gethex+0x98>
 800d1de:	1c74      	adds	r4, r6, #1
 800d1e0:	4622      	mov	r2, r4
 800d1e2:	4616      	mov	r6, r2
 800d1e4:	3201      	adds	r2, #1
 800d1e6:	7830      	ldrb	r0, [r6, #0]
 800d1e8:	f7ff ffa1 	bl	800d12e <__hexdig_fun>
 800d1ec:	2800      	cmp	r0, #0
 800d1ee:	d1f8      	bne.n	800d1e2 <__gethex+0x8a>
 800d1f0:	1ba4      	subs	r4, r4, r6
 800d1f2:	00a7      	lsls	r7, r4, #2
 800d1f4:	7833      	ldrb	r3, [r6, #0]
 800d1f6:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d1fa:	2b50      	cmp	r3, #80	@ 0x50
 800d1fc:	d13d      	bne.n	800d27a <__gethex+0x122>
 800d1fe:	7873      	ldrb	r3, [r6, #1]
 800d200:	2b2b      	cmp	r3, #43	@ 0x2b
 800d202:	d032      	beq.n	800d26a <__gethex+0x112>
 800d204:	2b2d      	cmp	r3, #45	@ 0x2d
 800d206:	d033      	beq.n	800d270 <__gethex+0x118>
 800d208:	1c71      	adds	r1, r6, #1
 800d20a:	2400      	movs	r4, #0
 800d20c:	7808      	ldrb	r0, [r1, #0]
 800d20e:	f7ff ff8e 	bl	800d12e <__hexdig_fun>
 800d212:	1e43      	subs	r3, r0, #1
 800d214:	b2db      	uxtb	r3, r3
 800d216:	2b18      	cmp	r3, #24
 800d218:	d82f      	bhi.n	800d27a <__gethex+0x122>
 800d21a:	f1a0 0210 	sub.w	r2, r0, #16
 800d21e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d222:	f7ff ff84 	bl	800d12e <__hexdig_fun>
 800d226:	f100 3cff 	add.w	ip, r0, #4294967295
 800d22a:	230a      	movs	r3, #10
 800d22c:	fa5f fc8c 	uxtb.w	ip, ip
 800d230:	f1bc 0f18 	cmp.w	ip, #24
 800d234:	d91e      	bls.n	800d274 <__gethex+0x11c>
 800d236:	b104      	cbz	r4, 800d23a <__gethex+0xe2>
 800d238:	4252      	negs	r2, r2
 800d23a:	4417      	add	r7, r2
 800d23c:	f8ca 1000 	str.w	r1, [sl]
 800d240:	b1ed      	cbz	r5, 800d27e <__gethex+0x126>
 800d242:	f1bb 0f00 	cmp.w	fp, #0
 800d246:	bf0c      	ite	eq
 800d248:	2506      	moveq	r5, #6
 800d24a:	2500      	movne	r5, #0
 800d24c:	4628      	mov	r0, r5
 800d24e:	b005      	add	sp, #20
 800d250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d254:	2500      	movs	r5, #0
 800d256:	462c      	mov	r4, r5
 800d258:	e7b1      	b.n	800d1be <__gethex+0x66>
 800d25a:	2c00      	cmp	r4, #0
 800d25c:	d1c8      	bne.n	800d1f0 <__gethex+0x98>
 800d25e:	4627      	mov	r7, r4
 800d260:	e7c8      	b.n	800d1f4 <__gethex+0x9c>
 800d262:	464e      	mov	r6, r9
 800d264:	462f      	mov	r7, r5
 800d266:	2501      	movs	r5, #1
 800d268:	e7c4      	b.n	800d1f4 <__gethex+0x9c>
 800d26a:	2400      	movs	r4, #0
 800d26c:	1cb1      	adds	r1, r6, #2
 800d26e:	e7cd      	b.n	800d20c <__gethex+0xb4>
 800d270:	2401      	movs	r4, #1
 800d272:	e7fb      	b.n	800d26c <__gethex+0x114>
 800d274:	fb03 0002 	mla	r0, r3, r2, r0
 800d278:	e7cf      	b.n	800d21a <__gethex+0xc2>
 800d27a:	4631      	mov	r1, r6
 800d27c:	e7de      	b.n	800d23c <__gethex+0xe4>
 800d27e:	eba6 0309 	sub.w	r3, r6, r9
 800d282:	4629      	mov	r1, r5
 800d284:	3b01      	subs	r3, #1
 800d286:	2b07      	cmp	r3, #7
 800d288:	dc0a      	bgt.n	800d2a0 <__gethex+0x148>
 800d28a:	9801      	ldr	r0, [sp, #4]
 800d28c:	f7fd fdbe 	bl	800ae0c <_Balloc>
 800d290:	4604      	mov	r4, r0
 800d292:	b940      	cbnz	r0, 800d2a6 <__gethex+0x14e>
 800d294:	4b5c      	ldr	r3, [pc, #368]	@ (800d408 <__gethex+0x2b0>)
 800d296:	4602      	mov	r2, r0
 800d298:	21e4      	movs	r1, #228	@ 0xe4
 800d29a:	485c      	ldr	r0, [pc, #368]	@ (800d40c <__gethex+0x2b4>)
 800d29c:	f7ff fec4 	bl	800d028 <__assert_func>
 800d2a0:	3101      	adds	r1, #1
 800d2a2:	105b      	asrs	r3, r3, #1
 800d2a4:	e7ef      	b.n	800d286 <__gethex+0x12e>
 800d2a6:	f100 0a14 	add.w	sl, r0, #20
 800d2aa:	2300      	movs	r3, #0
 800d2ac:	4655      	mov	r5, sl
 800d2ae:	469b      	mov	fp, r3
 800d2b0:	45b1      	cmp	r9, r6
 800d2b2:	d337      	bcc.n	800d324 <__gethex+0x1cc>
 800d2b4:	f845 bb04 	str.w	fp, [r5], #4
 800d2b8:	eba5 050a 	sub.w	r5, r5, sl
 800d2bc:	4658      	mov	r0, fp
 800d2be:	10ad      	asrs	r5, r5, #2
 800d2c0:	6125      	str	r5, [r4, #16]
 800d2c2:	016d      	lsls	r5, r5, #5
 800d2c4:	f7fd fe96 	bl	800aff4 <__hi0bits>
 800d2c8:	f8d8 6000 	ldr.w	r6, [r8]
 800d2cc:	1a2d      	subs	r5, r5, r0
 800d2ce:	42b5      	cmp	r5, r6
 800d2d0:	dd54      	ble.n	800d37c <__gethex+0x224>
 800d2d2:	1bad      	subs	r5, r5, r6
 800d2d4:	4620      	mov	r0, r4
 800d2d6:	4629      	mov	r1, r5
 800d2d8:	f7fe fa2d 	bl	800b736 <__any_on>
 800d2dc:	4681      	mov	r9, r0
 800d2de:	b178      	cbz	r0, 800d300 <__gethex+0x1a8>
 800d2e0:	1e6b      	subs	r3, r5, #1
 800d2e2:	f04f 0901 	mov.w	r9, #1
 800d2e6:	1159      	asrs	r1, r3, #5
 800d2e8:	f003 021f 	and.w	r2, r3, #31
 800d2ec:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d2f0:	fa09 f202 	lsl.w	r2, r9, r2
 800d2f4:	420a      	tst	r2, r1
 800d2f6:	d003      	beq.n	800d300 <__gethex+0x1a8>
 800d2f8:	454b      	cmp	r3, r9
 800d2fa:	dc36      	bgt.n	800d36a <__gethex+0x212>
 800d2fc:	f04f 0902 	mov.w	r9, #2
 800d300:	442f      	add	r7, r5
 800d302:	4629      	mov	r1, r5
 800d304:	4620      	mov	r0, r4
 800d306:	f7ff fec1 	bl	800d08c <rshift>
 800d30a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d30e:	42bb      	cmp	r3, r7
 800d310:	da42      	bge.n	800d398 <__gethex+0x240>
 800d312:	4621      	mov	r1, r4
 800d314:	9801      	ldr	r0, [sp, #4]
 800d316:	f7fd fdb9 	bl	800ae8c <_Bfree>
 800d31a:	2300      	movs	r3, #0
 800d31c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d31e:	25a3      	movs	r5, #163	@ 0xa3
 800d320:	6013      	str	r3, [r2, #0]
 800d322:	e793      	b.n	800d24c <__gethex+0xf4>
 800d324:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d328:	2a2e      	cmp	r2, #46	@ 0x2e
 800d32a:	d012      	beq.n	800d352 <__gethex+0x1fa>
 800d32c:	2b20      	cmp	r3, #32
 800d32e:	d104      	bne.n	800d33a <__gethex+0x1e2>
 800d330:	f845 bb04 	str.w	fp, [r5], #4
 800d334:	f04f 0b00 	mov.w	fp, #0
 800d338:	465b      	mov	r3, fp
 800d33a:	7830      	ldrb	r0, [r6, #0]
 800d33c:	9303      	str	r3, [sp, #12]
 800d33e:	f7ff fef6 	bl	800d12e <__hexdig_fun>
 800d342:	9b03      	ldr	r3, [sp, #12]
 800d344:	f000 000f 	and.w	r0, r0, #15
 800d348:	4098      	lsls	r0, r3
 800d34a:	3304      	adds	r3, #4
 800d34c:	ea4b 0b00 	orr.w	fp, fp, r0
 800d350:	e7ae      	b.n	800d2b0 <__gethex+0x158>
 800d352:	45b1      	cmp	r9, r6
 800d354:	d8ea      	bhi.n	800d32c <__gethex+0x1d4>
 800d356:	2201      	movs	r2, #1
 800d358:	492a      	ldr	r1, [pc, #168]	@ (800d404 <__gethex+0x2ac>)
 800d35a:	4630      	mov	r0, r6
 800d35c:	9303      	str	r3, [sp, #12]
 800d35e:	f7fc fd2c 	bl	8009dba <strncmp>
 800d362:	9b03      	ldr	r3, [sp, #12]
 800d364:	2800      	cmp	r0, #0
 800d366:	d1e1      	bne.n	800d32c <__gethex+0x1d4>
 800d368:	e7a2      	b.n	800d2b0 <__gethex+0x158>
 800d36a:	1ea9      	subs	r1, r5, #2
 800d36c:	4620      	mov	r0, r4
 800d36e:	f7fe f9e2 	bl	800b736 <__any_on>
 800d372:	2800      	cmp	r0, #0
 800d374:	d0c2      	beq.n	800d2fc <__gethex+0x1a4>
 800d376:	f04f 0903 	mov.w	r9, #3
 800d37a:	e7c1      	b.n	800d300 <__gethex+0x1a8>
 800d37c:	da09      	bge.n	800d392 <__gethex+0x23a>
 800d37e:	1b75      	subs	r5, r6, r5
 800d380:	4621      	mov	r1, r4
 800d382:	9801      	ldr	r0, [sp, #4]
 800d384:	462a      	mov	r2, r5
 800d386:	1b7f      	subs	r7, r7, r5
 800d388:	f7fd ff94 	bl	800b2b4 <__lshift>
 800d38c:	4604      	mov	r4, r0
 800d38e:	f100 0a14 	add.w	sl, r0, #20
 800d392:	f04f 0900 	mov.w	r9, #0
 800d396:	e7b8      	b.n	800d30a <__gethex+0x1b2>
 800d398:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d39c:	42bd      	cmp	r5, r7
 800d39e:	dd6f      	ble.n	800d480 <__gethex+0x328>
 800d3a0:	1bed      	subs	r5, r5, r7
 800d3a2:	42ae      	cmp	r6, r5
 800d3a4:	dc34      	bgt.n	800d410 <__gethex+0x2b8>
 800d3a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d3aa:	2b02      	cmp	r3, #2
 800d3ac:	d022      	beq.n	800d3f4 <__gethex+0x29c>
 800d3ae:	2b03      	cmp	r3, #3
 800d3b0:	d024      	beq.n	800d3fc <__gethex+0x2a4>
 800d3b2:	2b01      	cmp	r3, #1
 800d3b4:	d115      	bne.n	800d3e2 <__gethex+0x28a>
 800d3b6:	42ae      	cmp	r6, r5
 800d3b8:	d113      	bne.n	800d3e2 <__gethex+0x28a>
 800d3ba:	2e01      	cmp	r6, #1
 800d3bc:	d10b      	bne.n	800d3d6 <__gethex+0x27e>
 800d3be:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d3c2:	2562      	movs	r5, #98	@ 0x62
 800d3c4:	9a02      	ldr	r2, [sp, #8]
 800d3c6:	6013      	str	r3, [r2, #0]
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	6123      	str	r3, [r4, #16]
 800d3cc:	f8ca 3000 	str.w	r3, [sl]
 800d3d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d3d2:	601c      	str	r4, [r3, #0]
 800d3d4:	e73a      	b.n	800d24c <__gethex+0xf4>
 800d3d6:	1e71      	subs	r1, r6, #1
 800d3d8:	4620      	mov	r0, r4
 800d3da:	f7fe f9ac 	bl	800b736 <__any_on>
 800d3de:	2800      	cmp	r0, #0
 800d3e0:	d1ed      	bne.n	800d3be <__gethex+0x266>
 800d3e2:	4621      	mov	r1, r4
 800d3e4:	9801      	ldr	r0, [sp, #4]
 800d3e6:	f7fd fd51 	bl	800ae8c <_Bfree>
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d3ee:	2550      	movs	r5, #80	@ 0x50
 800d3f0:	6013      	str	r3, [r2, #0]
 800d3f2:	e72b      	b.n	800d24c <__gethex+0xf4>
 800d3f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d1f3      	bne.n	800d3e2 <__gethex+0x28a>
 800d3fa:	e7e0      	b.n	800d3be <__gethex+0x266>
 800d3fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d1dd      	bne.n	800d3be <__gethex+0x266>
 800d402:	e7ee      	b.n	800d3e2 <__gethex+0x28a>
 800d404:	0800e091 	.word	0x0800e091
 800d408:	0800e027 	.word	0x0800e027
 800d40c:	0800e103 	.word	0x0800e103
 800d410:	1e6f      	subs	r7, r5, #1
 800d412:	f1b9 0f00 	cmp.w	r9, #0
 800d416:	d130      	bne.n	800d47a <__gethex+0x322>
 800d418:	b127      	cbz	r7, 800d424 <__gethex+0x2cc>
 800d41a:	4639      	mov	r1, r7
 800d41c:	4620      	mov	r0, r4
 800d41e:	f7fe f98a 	bl	800b736 <__any_on>
 800d422:	4681      	mov	r9, r0
 800d424:	117a      	asrs	r2, r7, #5
 800d426:	2301      	movs	r3, #1
 800d428:	f007 071f 	and.w	r7, r7, #31
 800d42c:	4629      	mov	r1, r5
 800d42e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d432:	4620      	mov	r0, r4
 800d434:	40bb      	lsls	r3, r7
 800d436:	1b76      	subs	r6, r6, r5
 800d438:	2502      	movs	r5, #2
 800d43a:	4213      	tst	r3, r2
 800d43c:	bf18      	it	ne
 800d43e:	f049 0902 	orrne.w	r9, r9, #2
 800d442:	f7ff fe23 	bl	800d08c <rshift>
 800d446:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d44a:	f1b9 0f00 	cmp.w	r9, #0
 800d44e:	d047      	beq.n	800d4e0 <__gethex+0x388>
 800d450:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d454:	2b02      	cmp	r3, #2
 800d456:	d015      	beq.n	800d484 <__gethex+0x32c>
 800d458:	2b03      	cmp	r3, #3
 800d45a:	d017      	beq.n	800d48c <__gethex+0x334>
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d109      	bne.n	800d474 <__gethex+0x31c>
 800d460:	f019 0f02 	tst.w	r9, #2
 800d464:	d006      	beq.n	800d474 <__gethex+0x31c>
 800d466:	f8da 3000 	ldr.w	r3, [sl]
 800d46a:	ea49 0903 	orr.w	r9, r9, r3
 800d46e:	f019 0f01 	tst.w	r9, #1
 800d472:	d10e      	bne.n	800d492 <__gethex+0x33a>
 800d474:	f045 0510 	orr.w	r5, r5, #16
 800d478:	e032      	b.n	800d4e0 <__gethex+0x388>
 800d47a:	f04f 0901 	mov.w	r9, #1
 800d47e:	e7d1      	b.n	800d424 <__gethex+0x2cc>
 800d480:	2501      	movs	r5, #1
 800d482:	e7e2      	b.n	800d44a <__gethex+0x2f2>
 800d484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d486:	f1c3 0301 	rsb	r3, r3, #1
 800d48a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d48c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d0f0      	beq.n	800d474 <__gethex+0x31c>
 800d492:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d496:	f104 0314 	add.w	r3, r4, #20
 800d49a:	f04f 0c00 	mov.w	ip, #0
 800d49e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d4a2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d4b0:	d01b      	beq.n	800d4ea <__gethex+0x392>
 800d4b2:	3201      	adds	r2, #1
 800d4b4:	6002      	str	r2, [r0, #0]
 800d4b6:	2d02      	cmp	r5, #2
 800d4b8:	f104 0314 	add.w	r3, r4, #20
 800d4bc:	d13c      	bne.n	800d538 <__gethex+0x3e0>
 800d4be:	f8d8 2000 	ldr.w	r2, [r8]
 800d4c2:	3a01      	subs	r2, #1
 800d4c4:	42b2      	cmp	r2, r6
 800d4c6:	d109      	bne.n	800d4dc <__gethex+0x384>
 800d4c8:	1171      	asrs	r1, r6, #5
 800d4ca:	2201      	movs	r2, #1
 800d4cc:	f006 061f 	and.w	r6, r6, #31
 800d4d0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d4d4:	fa02 f606 	lsl.w	r6, r2, r6
 800d4d8:	421e      	tst	r6, r3
 800d4da:	d13a      	bne.n	800d552 <__gethex+0x3fa>
 800d4dc:	f045 0520 	orr.w	r5, r5, #32
 800d4e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d4e2:	601c      	str	r4, [r3, #0]
 800d4e4:	9b02      	ldr	r3, [sp, #8]
 800d4e6:	601f      	str	r7, [r3, #0]
 800d4e8:	e6b0      	b.n	800d24c <__gethex+0xf4>
 800d4ea:	4299      	cmp	r1, r3
 800d4ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800d4f0:	d8d9      	bhi.n	800d4a6 <__gethex+0x34e>
 800d4f2:	68a3      	ldr	r3, [r4, #8]
 800d4f4:	459b      	cmp	fp, r3
 800d4f6:	db17      	blt.n	800d528 <__gethex+0x3d0>
 800d4f8:	6861      	ldr	r1, [r4, #4]
 800d4fa:	9801      	ldr	r0, [sp, #4]
 800d4fc:	3101      	adds	r1, #1
 800d4fe:	f7fd fc85 	bl	800ae0c <_Balloc>
 800d502:	4681      	mov	r9, r0
 800d504:	b918      	cbnz	r0, 800d50e <__gethex+0x3b6>
 800d506:	4b1a      	ldr	r3, [pc, #104]	@ (800d570 <__gethex+0x418>)
 800d508:	4602      	mov	r2, r0
 800d50a:	2184      	movs	r1, #132	@ 0x84
 800d50c:	e6c5      	b.n	800d29a <__gethex+0x142>
 800d50e:	6922      	ldr	r2, [r4, #16]
 800d510:	f104 010c 	add.w	r1, r4, #12
 800d514:	300c      	adds	r0, #12
 800d516:	3202      	adds	r2, #2
 800d518:	0092      	lsls	r2, r2, #2
 800d51a:	f7ff fd6d 	bl	800cff8 <memcpy>
 800d51e:	4621      	mov	r1, r4
 800d520:	464c      	mov	r4, r9
 800d522:	9801      	ldr	r0, [sp, #4]
 800d524:	f7fd fcb2 	bl	800ae8c <_Bfree>
 800d528:	6923      	ldr	r3, [r4, #16]
 800d52a:	1c5a      	adds	r2, r3, #1
 800d52c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d530:	6122      	str	r2, [r4, #16]
 800d532:	2201      	movs	r2, #1
 800d534:	615a      	str	r2, [r3, #20]
 800d536:	e7be      	b.n	800d4b6 <__gethex+0x35e>
 800d538:	6922      	ldr	r2, [r4, #16]
 800d53a:	455a      	cmp	r2, fp
 800d53c:	dd0b      	ble.n	800d556 <__gethex+0x3fe>
 800d53e:	2101      	movs	r1, #1
 800d540:	4620      	mov	r0, r4
 800d542:	f7ff fda3 	bl	800d08c <rshift>
 800d546:	3701      	adds	r7, #1
 800d548:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d54c:	42bb      	cmp	r3, r7
 800d54e:	f6ff aee0 	blt.w	800d312 <__gethex+0x1ba>
 800d552:	2501      	movs	r5, #1
 800d554:	e7c2      	b.n	800d4dc <__gethex+0x384>
 800d556:	f016 061f 	ands.w	r6, r6, #31
 800d55a:	d0fa      	beq.n	800d552 <__gethex+0x3fa>
 800d55c:	4453      	add	r3, sl
 800d55e:	f1c6 0620 	rsb	r6, r6, #32
 800d562:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d566:	f7fd fd45 	bl	800aff4 <__hi0bits>
 800d56a:	42b0      	cmp	r0, r6
 800d56c:	dbe7      	blt.n	800d53e <__gethex+0x3e6>
 800d56e:	e7f0      	b.n	800d552 <__gethex+0x3fa>
 800d570:	0800e027 	.word	0x0800e027

0800d574 <L_shift>:
 800d574:	f1c2 0208 	rsb	r2, r2, #8
 800d578:	0092      	lsls	r2, r2, #2
 800d57a:	b570      	push	{r4, r5, r6, lr}
 800d57c:	f1c2 0620 	rsb	r6, r2, #32
 800d580:	6843      	ldr	r3, [r0, #4]
 800d582:	6804      	ldr	r4, [r0, #0]
 800d584:	fa03 f506 	lsl.w	r5, r3, r6
 800d588:	40d3      	lsrs	r3, r2
 800d58a:	432c      	orrs	r4, r5
 800d58c:	6004      	str	r4, [r0, #0]
 800d58e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d592:	4288      	cmp	r0, r1
 800d594:	d3f4      	bcc.n	800d580 <L_shift+0xc>
 800d596:	bd70      	pop	{r4, r5, r6, pc}

0800d598 <__match>:
 800d598:	6803      	ldr	r3, [r0, #0]
 800d59a:	3301      	adds	r3, #1
 800d59c:	b530      	push	{r4, r5, lr}
 800d59e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d5a2:	b914      	cbnz	r4, 800d5aa <__match+0x12>
 800d5a4:	6003      	str	r3, [r0, #0]
 800d5a6:	2001      	movs	r0, #1
 800d5a8:	bd30      	pop	{r4, r5, pc}
 800d5aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d5ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d5b2:	2d19      	cmp	r5, #25
 800d5b4:	bf98      	it	ls
 800d5b6:	3220      	addls	r2, #32
 800d5b8:	42a2      	cmp	r2, r4
 800d5ba:	d0f0      	beq.n	800d59e <__match+0x6>
 800d5bc:	2000      	movs	r0, #0
 800d5be:	e7f3      	b.n	800d5a8 <__match+0x10>

0800d5c0 <__hexnan>:
 800d5c0:	680b      	ldr	r3, [r1, #0]
 800d5c2:	6801      	ldr	r1, [r0, #0]
 800d5c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5c8:	115e      	asrs	r6, r3, #5
 800d5ca:	f013 031f 	ands.w	r3, r3, #31
 800d5ce:	f04f 0500 	mov.w	r5, #0
 800d5d2:	b087      	sub	sp, #28
 800d5d4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d5d8:	4682      	mov	sl, r0
 800d5da:	4690      	mov	r8, r2
 800d5dc:	46ab      	mov	fp, r5
 800d5de:	bf18      	it	ne
 800d5e0:	3604      	addne	r6, #4
 800d5e2:	9301      	str	r3, [sp, #4]
 800d5e4:	9502      	str	r5, [sp, #8]
 800d5e6:	1f37      	subs	r7, r6, #4
 800d5e8:	f846 5c04 	str.w	r5, [r6, #-4]
 800d5ec:	46b9      	mov	r9, r7
 800d5ee:	463c      	mov	r4, r7
 800d5f0:	1c4b      	adds	r3, r1, #1
 800d5f2:	784a      	ldrb	r2, [r1, #1]
 800d5f4:	9303      	str	r3, [sp, #12]
 800d5f6:	b342      	cbz	r2, 800d64a <__hexnan+0x8a>
 800d5f8:	4610      	mov	r0, r2
 800d5fa:	9105      	str	r1, [sp, #20]
 800d5fc:	9204      	str	r2, [sp, #16]
 800d5fe:	f7ff fd96 	bl	800d12e <__hexdig_fun>
 800d602:	2800      	cmp	r0, #0
 800d604:	d151      	bne.n	800d6aa <__hexnan+0xea>
 800d606:	9a04      	ldr	r2, [sp, #16]
 800d608:	9905      	ldr	r1, [sp, #20]
 800d60a:	2a20      	cmp	r2, #32
 800d60c:	d818      	bhi.n	800d640 <__hexnan+0x80>
 800d60e:	9b02      	ldr	r3, [sp, #8]
 800d610:	459b      	cmp	fp, r3
 800d612:	dd13      	ble.n	800d63c <__hexnan+0x7c>
 800d614:	454c      	cmp	r4, r9
 800d616:	d206      	bcs.n	800d626 <__hexnan+0x66>
 800d618:	2d07      	cmp	r5, #7
 800d61a:	dc04      	bgt.n	800d626 <__hexnan+0x66>
 800d61c:	462a      	mov	r2, r5
 800d61e:	4649      	mov	r1, r9
 800d620:	4620      	mov	r0, r4
 800d622:	f7ff ffa7 	bl	800d574 <L_shift>
 800d626:	4544      	cmp	r4, r8
 800d628:	d951      	bls.n	800d6ce <__hexnan+0x10e>
 800d62a:	2300      	movs	r3, #0
 800d62c:	f1a4 0904 	sub.w	r9, r4, #4
 800d630:	f8cd b008 	str.w	fp, [sp, #8]
 800d634:	f844 3c04 	str.w	r3, [r4, #-4]
 800d638:	461d      	mov	r5, r3
 800d63a:	464c      	mov	r4, r9
 800d63c:	9903      	ldr	r1, [sp, #12]
 800d63e:	e7d7      	b.n	800d5f0 <__hexnan+0x30>
 800d640:	2a29      	cmp	r2, #41	@ 0x29
 800d642:	d156      	bne.n	800d6f2 <__hexnan+0x132>
 800d644:	3102      	adds	r1, #2
 800d646:	f8ca 1000 	str.w	r1, [sl]
 800d64a:	f1bb 0f00 	cmp.w	fp, #0
 800d64e:	d050      	beq.n	800d6f2 <__hexnan+0x132>
 800d650:	454c      	cmp	r4, r9
 800d652:	d206      	bcs.n	800d662 <__hexnan+0xa2>
 800d654:	2d07      	cmp	r5, #7
 800d656:	dc04      	bgt.n	800d662 <__hexnan+0xa2>
 800d658:	462a      	mov	r2, r5
 800d65a:	4649      	mov	r1, r9
 800d65c:	4620      	mov	r0, r4
 800d65e:	f7ff ff89 	bl	800d574 <L_shift>
 800d662:	4544      	cmp	r4, r8
 800d664:	d935      	bls.n	800d6d2 <__hexnan+0x112>
 800d666:	f1a8 0204 	sub.w	r2, r8, #4
 800d66a:	4623      	mov	r3, r4
 800d66c:	f853 1b04 	ldr.w	r1, [r3], #4
 800d670:	429f      	cmp	r7, r3
 800d672:	f842 1f04 	str.w	r1, [r2, #4]!
 800d676:	d2f9      	bcs.n	800d66c <__hexnan+0xac>
 800d678:	1b3b      	subs	r3, r7, r4
 800d67a:	3e03      	subs	r6, #3
 800d67c:	3401      	adds	r4, #1
 800d67e:	2200      	movs	r2, #0
 800d680:	f023 0303 	bic.w	r3, r3, #3
 800d684:	3304      	adds	r3, #4
 800d686:	42b4      	cmp	r4, r6
 800d688:	bf88      	it	hi
 800d68a:	2304      	movhi	r3, #4
 800d68c:	4443      	add	r3, r8
 800d68e:	f843 2b04 	str.w	r2, [r3], #4
 800d692:	429f      	cmp	r7, r3
 800d694:	d2fb      	bcs.n	800d68e <__hexnan+0xce>
 800d696:	683b      	ldr	r3, [r7, #0]
 800d698:	b91b      	cbnz	r3, 800d6a2 <__hexnan+0xe2>
 800d69a:	4547      	cmp	r7, r8
 800d69c:	d127      	bne.n	800d6ee <__hexnan+0x12e>
 800d69e:	2301      	movs	r3, #1
 800d6a0:	603b      	str	r3, [r7, #0]
 800d6a2:	2005      	movs	r0, #5
 800d6a4:	b007      	add	sp, #28
 800d6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6aa:	3501      	adds	r5, #1
 800d6ac:	f10b 0b01 	add.w	fp, fp, #1
 800d6b0:	2d08      	cmp	r5, #8
 800d6b2:	dd05      	ble.n	800d6c0 <__hexnan+0x100>
 800d6b4:	4544      	cmp	r4, r8
 800d6b6:	d9c1      	bls.n	800d63c <__hexnan+0x7c>
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	3c04      	subs	r4, #4
 800d6bc:	2501      	movs	r5, #1
 800d6be:	6023      	str	r3, [r4, #0]
 800d6c0:	6822      	ldr	r2, [r4, #0]
 800d6c2:	f000 000f 	and.w	r0, r0, #15
 800d6c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d6ca:	6020      	str	r0, [r4, #0]
 800d6cc:	e7b6      	b.n	800d63c <__hexnan+0x7c>
 800d6ce:	2508      	movs	r5, #8
 800d6d0:	e7b4      	b.n	800d63c <__hexnan+0x7c>
 800d6d2:	9b01      	ldr	r3, [sp, #4]
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d0de      	beq.n	800d696 <__hexnan+0xd6>
 800d6d8:	f1c3 0320 	rsb	r3, r3, #32
 800d6dc:	f04f 32ff 	mov.w	r2, #4294967295
 800d6e0:	40da      	lsrs	r2, r3
 800d6e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d6e6:	4013      	ands	r3, r2
 800d6e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800d6ec:	e7d3      	b.n	800d696 <__hexnan+0xd6>
 800d6ee:	3f04      	subs	r7, #4
 800d6f0:	e7d1      	b.n	800d696 <__hexnan+0xd6>
 800d6f2:	2004      	movs	r0, #4
 800d6f4:	e7d6      	b.n	800d6a4 <__hexnan+0xe4>

0800d6f6 <__ascii_mbtowc>:
 800d6f6:	b082      	sub	sp, #8
 800d6f8:	b901      	cbnz	r1, 800d6fc <__ascii_mbtowc+0x6>
 800d6fa:	a901      	add	r1, sp, #4
 800d6fc:	b142      	cbz	r2, 800d710 <__ascii_mbtowc+0x1a>
 800d6fe:	b14b      	cbz	r3, 800d714 <__ascii_mbtowc+0x1e>
 800d700:	7813      	ldrb	r3, [r2, #0]
 800d702:	600b      	str	r3, [r1, #0]
 800d704:	7812      	ldrb	r2, [r2, #0]
 800d706:	1e10      	subs	r0, r2, #0
 800d708:	bf18      	it	ne
 800d70a:	2001      	movne	r0, #1
 800d70c:	b002      	add	sp, #8
 800d70e:	4770      	bx	lr
 800d710:	4610      	mov	r0, r2
 800d712:	e7fb      	b.n	800d70c <__ascii_mbtowc+0x16>
 800d714:	f06f 0001 	mvn.w	r0, #1
 800d718:	e7f8      	b.n	800d70c <__ascii_mbtowc+0x16>

0800d71a <_realloc_r>:
 800d71a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d71e:	4607      	mov	r7, r0
 800d720:	4614      	mov	r4, r2
 800d722:	460d      	mov	r5, r1
 800d724:	b921      	cbnz	r1, 800d730 <_realloc_r+0x16>
 800d726:	4611      	mov	r1, r2
 800d728:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d72c:	f7fd bae2 	b.w	800acf4 <_malloc_r>
 800d730:	b92a      	cbnz	r2, 800d73e <_realloc_r+0x24>
 800d732:	4625      	mov	r5, r4
 800d734:	f7fd fa6a 	bl	800ac0c <_free_r>
 800d738:	4628      	mov	r0, r5
 800d73a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d73e:	f000 f8b2 	bl	800d8a6 <_malloc_usable_size_r>
 800d742:	4284      	cmp	r4, r0
 800d744:	4606      	mov	r6, r0
 800d746:	d802      	bhi.n	800d74e <_realloc_r+0x34>
 800d748:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d74c:	d8f4      	bhi.n	800d738 <_realloc_r+0x1e>
 800d74e:	4621      	mov	r1, r4
 800d750:	4638      	mov	r0, r7
 800d752:	f7fd facf 	bl	800acf4 <_malloc_r>
 800d756:	4680      	mov	r8, r0
 800d758:	b908      	cbnz	r0, 800d75e <_realloc_r+0x44>
 800d75a:	4645      	mov	r5, r8
 800d75c:	e7ec      	b.n	800d738 <_realloc_r+0x1e>
 800d75e:	42b4      	cmp	r4, r6
 800d760:	4622      	mov	r2, r4
 800d762:	4629      	mov	r1, r5
 800d764:	bf28      	it	cs
 800d766:	4632      	movcs	r2, r6
 800d768:	f7ff fc46 	bl	800cff8 <memcpy>
 800d76c:	4629      	mov	r1, r5
 800d76e:	4638      	mov	r0, r7
 800d770:	f7fd fa4c 	bl	800ac0c <_free_r>
 800d774:	e7f1      	b.n	800d75a <_realloc_r+0x40>
	...

0800d778 <_strtoul_l.isra.0>:
 800d778:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d77c:	4686      	mov	lr, r0
 800d77e:	460d      	mov	r5, r1
 800d780:	4e33      	ldr	r6, [pc, #204]	@ (800d850 <_strtoul_l.isra.0+0xd8>)
 800d782:	4628      	mov	r0, r5
 800d784:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d788:	5d37      	ldrb	r7, [r6, r4]
 800d78a:	f017 0708 	ands.w	r7, r7, #8
 800d78e:	d1f8      	bne.n	800d782 <_strtoul_l.isra.0+0xa>
 800d790:	2c2d      	cmp	r4, #45	@ 0x2d
 800d792:	d110      	bne.n	800d7b6 <_strtoul_l.isra.0+0x3e>
 800d794:	782c      	ldrb	r4, [r5, #0]
 800d796:	2701      	movs	r7, #1
 800d798:	1c85      	adds	r5, r0, #2
 800d79a:	f033 0010 	bics.w	r0, r3, #16
 800d79e:	d115      	bne.n	800d7cc <_strtoul_l.isra.0+0x54>
 800d7a0:	2c30      	cmp	r4, #48	@ 0x30
 800d7a2:	d10d      	bne.n	800d7c0 <_strtoul_l.isra.0+0x48>
 800d7a4:	7828      	ldrb	r0, [r5, #0]
 800d7a6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d7aa:	2858      	cmp	r0, #88	@ 0x58
 800d7ac:	d108      	bne.n	800d7c0 <_strtoul_l.isra.0+0x48>
 800d7ae:	786c      	ldrb	r4, [r5, #1]
 800d7b0:	3502      	adds	r5, #2
 800d7b2:	2310      	movs	r3, #16
 800d7b4:	e00a      	b.n	800d7cc <_strtoul_l.isra.0+0x54>
 800d7b6:	2c2b      	cmp	r4, #43	@ 0x2b
 800d7b8:	bf04      	itt	eq
 800d7ba:	782c      	ldrbeq	r4, [r5, #0]
 800d7bc:	1c85      	addeq	r5, r0, #2
 800d7be:	e7ec      	b.n	800d79a <_strtoul_l.isra.0+0x22>
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d1f6      	bne.n	800d7b2 <_strtoul_l.isra.0+0x3a>
 800d7c4:	2c30      	cmp	r4, #48	@ 0x30
 800d7c6:	bf14      	ite	ne
 800d7c8:	230a      	movne	r3, #10
 800d7ca:	2308      	moveq	r3, #8
 800d7cc:	f04f 38ff 	mov.w	r8, #4294967295
 800d7d0:	2600      	movs	r6, #0
 800d7d2:	fbb8 f8f3 	udiv	r8, r8, r3
 800d7d6:	fb03 f908 	mul.w	r9, r3, r8
 800d7da:	4630      	mov	r0, r6
 800d7dc:	ea6f 0909 	mvn.w	r9, r9
 800d7e0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d7e4:	f1bc 0f09 	cmp.w	ip, #9
 800d7e8:	d810      	bhi.n	800d80c <_strtoul_l.isra.0+0x94>
 800d7ea:	4664      	mov	r4, ip
 800d7ec:	42a3      	cmp	r3, r4
 800d7ee:	dd1e      	ble.n	800d82e <_strtoul_l.isra.0+0xb6>
 800d7f0:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d7f4:	d007      	beq.n	800d806 <_strtoul_l.isra.0+0x8e>
 800d7f6:	4580      	cmp	r8, r0
 800d7f8:	d316      	bcc.n	800d828 <_strtoul_l.isra.0+0xb0>
 800d7fa:	d101      	bne.n	800d800 <_strtoul_l.isra.0+0x88>
 800d7fc:	45a1      	cmp	r9, r4
 800d7fe:	db13      	blt.n	800d828 <_strtoul_l.isra.0+0xb0>
 800d800:	fb00 4003 	mla	r0, r0, r3, r4
 800d804:	2601      	movs	r6, #1
 800d806:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d80a:	e7e9      	b.n	800d7e0 <_strtoul_l.isra.0+0x68>
 800d80c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d810:	f1bc 0f19 	cmp.w	ip, #25
 800d814:	d801      	bhi.n	800d81a <_strtoul_l.isra.0+0xa2>
 800d816:	3c37      	subs	r4, #55	@ 0x37
 800d818:	e7e8      	b.n	800d7ec <_strtoul_l.isra.0+0x74>
 800d81a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d81e:	f1bc 0f19 	cmp.w	ip, #25
 800d822:	d804      	bhi.n	800d82e <_strtoul_l.isra.0+0xb6>
 800d824:	3c57      	subs	r4, #87	@ 0x57
 800d826:	e7e1      	b.n	800d7ec <_strtoul_l.isra.0+0x74>
 800d828:	f04f 36ff 	mov.w	r6, #4294967295
 800d82c:	e7eb      	b.n	800d806 <_strtoul_l.isra.0+0x8e>
 800d82e:	1c73      	adds	r3, r6, #1
 800d830:	d106      	bne.n	800d840 <_strtoul_l.isra.0+0xc8>
 800d832:	2322      	movs	r3, #34	@ 0x22
 800d834:	4630      	mov	r0, r6
 800d836:	f8ce 3000 	str.w	r3, [lr]
 800d83a:	b932      	cbnz	r2, 800d84a <_strtoul_l.isra.0+0xd2>
 800d83c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d840:	b107      	cbz	r7, 800d844 <_strtoul_l.isra.0+0xcc>
 800d842:	4240      	negs	r0, r0
 800d844:	2a00      	cmp	r2, #0
 800d846:	d0f9      	beq.n	800d83c <_strtoul_l.isra.0+0xc4>
 800d848:	b106      	cbz	r6, 800d84c <_strtoul_l.isra.0+0xd4>
 800d84a:	1e69      	subs	r1, r5, #1
 800d84c:	6011      	str	r1, [r2, #0]
 800d84e:	e7f5      	b.n	800d83c <_strtoul_l.isra.0+0xc4>
 800d850:	0800e2b1 	.word	0x0800e2b1

0800d854 <_strtoul_r>:
 800d854:	f7ff bf90 	b.w	800d778 <_strtoul_l.isra.0>

0800d858 <__ascii_wctomb>:
 800d858:	4603      	mov	r3, r0
 800d85a:	4608      	mov	r0, r1
 800d85c:	b141      	cbz	r1, 800d870 <__ascii_wctomb+0x18>
 800d85e:	2aff      	cmp	r2, #255	@ 0xff
 800d860:	d904      	bls.n	800d86c <__ascii_wctomb+0x14>
 800d862:	228a      	movs	r2, #138	@ 0x8a
 800d864:	f04f 30ff 	mov.w	r0, #4294967295
 800d868:	601a      	str	r2, [r3, #0]
 800d86a:	4770      	bx	lr
 800d86c:	2001      	movs	r0, #1
 800d86e:	700a      	strb	r2, [r1, #0]
 800d870:	4770      	bx	lr
	...

0800d874 <fiprintf>:
 800d874:	b40e      	push	{r1, r2, r3}
 800d876:	b503      	push	{r0, r1, lr}
 800d878:	ab03      	add	r3, sp, #12
 800d87a:	4601      	mov	r1, r0
 800d87c:	4805      	ldr	r0, [pc, #20]	@ (800d894 <fiprintf+0x20>)
 800d87e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d882:	6800      	ldr	r0, [r0, #0]
 800d884:	9301      	str	r3, [sp, #4]
 800d886:	f000 f83f 	bl	800d908 <_vfiprintf_r>
 800d88a:	b002      	add	sp, #8
 800d88c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d890:	b003      	add	sp, #12
 800d892:	4770      	bx	lr
 800d894:	2000001c 	.word	0x2000001c

0800d898 <abort>:
 800d898:	2006      	movs	r0, #6
 800d89a:	b508      	push	{r3, lr}
 800d89c:	f000 fa08 	bl	800dcb0 <raise>
 800d8a0:	2001      	movs	r0, #1
 800d8a2:	f7f4 fb33 	bl	8001f0c <_exit>

0800d8a6 <_malloc_usable_size_r>:
 800d8a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d8aa:	1f18      	subs	r0, r3, #4
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	bfbc      	itt	lt
 800d8b0:	580b      	ldrlt	r3, [r1, r0]
 800d8b2:	18c0      	addlt	r0, r0, r3
 800d8b4:	4770      	bx	lr

0800d8b6 <__sfputc_r>:
 800d8b6:	6893      	ldr	r3, [r2, #8]
 800d8b8:	3b01      	subs	r3, #1
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	b410      	push	{r4}
 800d8be:	6093      	str	r3, [r2, #8]
 800d8c0:	da08      	bge.n	800d8d4 <__sfputc_r+0x1e>
 800d8c2:	6994      	ldr	r4, [r2, #24]
 800d8c4:	42a3      	cmp	r3, r4
 800d8c6:	db01      	blt.n	800d8cc <__sfputc_r+0x16>
 800d8c8:	290a      	cmp	r1, #10
 800d8ca:	d103      	bne.n	800d8d4 <__sfputc_r+0x1e>
 800d8cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8d0:	f000 b932 	b.w	800db38 <__swbuf_r>
 800d8d4:	6813      	ldr	r3, [r2, #0]
 800d8d6:	1c58      	adds	r0, r3, #1
 800d8d8:	6010      	str	r0, [r2, #0]
 800d8da:	4608      	mov	r0, r1
 800d8dc:	7019      	strb	r1, [r3, #0]
 800d8de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d8e2:	4770      	bx	lr

0800d8e4 <__sfputs_r>:
 800d8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8e6:	4606      	mov	r6, r0
 800d8e8:	460f      	mov	r7, r1
 800d8ea:	4614      	mov	r4, r2
 800d8ec:	18d5      	adds	r5, r2, r3
 800d8ee:	42ac      	cmp	r4, r5
 800d8f0:	d101      	bne.n	800d8f6 <__sfputs_r+0x12>
 800d8f2:	2000      	movs	r0, #0
 800d8f4:	e007      	b.n	800d906 <__sfputs_r+0x22>
 800d8f6:	463a      	mov	r2, r7
 800d8f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8fc:	4630      	mov	r0, r6
 800d8fe:	f7ff ffda 	bl	800d8b6 <__sfputc_r>
 800d902:	1c43      	adds	r3, r0, #1
 800d904:	d1f3      	bne.n	800d8ee <__sfputs_r+0xa>
 800d906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d908 <_vfiprintf_r>:
 800d908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d90c:	460d      	mov	r5, r1
 800d90e:	b09d      	sub	sp, #116	@ 0x74
 800d910:	4614      	mov	r4, r2
 800d912:	4698      	mov	r8, r3
 800d914:	4606      	mov	r6, r0
 800d916:	b118      	cbz	r0, 800d920 <_vfiprintf_r+0x18>
 800d918:	6a03      	ldr	r3, [r0, #32]
 800d91a:	b90b      	cbnz	r3, 800d920 <_vfiprintf_r+0x18>
 800d91c:	f7fc f946 	bl	8009bac <__sinit>
 800d920:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d922:	07d9      	lsls	r1, r3, #31
 800d924:	d405      	bmi.n	800d932 <_vfiprintf_r+0x2a>
 800d926:	89ab      	ldrh	r3, [r5, #12]
 800d928:	059a      	lsls	r2, r3, #22
 800d92a:	d402      	bmi.n	800d932 <_vfiprintf_r+0x2a>
 800d92c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d92e:	f7fc faf4 	bl	8009f1a <__retarget_lock_acquire_recursive>
 800d932:	89ab      	ldrh	r3, [r5, #12]
 800d934:	071b      	lsls	r3, r3, #28
 800d936:	d501      	bpl.n	800d93c <_vfiprintf_r+0x34>
 800d938:	692b      	ldr	r3, [r5, #16]
 800d93a:	b99b      	cbnz	r3, 800d964 <_vfiprintf_r+0x5c>
 800d93c:	4629      	mov	r1, r5
 800d93e:	4630      	mov	r0, r6
 800d940:	f000 f938 	bl	800dbb4 <__swsetup_r>
 800d944:	b170      	cbz	r0, 800d964 <_vfiprintf_r+0x5c>
 800d946:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d948:	07dc      	lsls	r4, r3, #31
 800d94a:	d504      	bpl.n	800d956 <_vfiprintf_r+0x4e>
 800d94c:	f04f 30ff 	mov.w	r0, #4294967295
 800d950:	b01d      	add	sp, #116	@ 0x74
 800d952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d956:	89ab      	ldrh	r3, [r5, #12]
 800d958:	0598      	lsls	r0, r3, #22
 800d95a:	d4f7      	bmi.n	800d94c <_vfiprintf_r+0x44>
 800d95c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d95e:	f7fc fadd 	bl	8009f1c <__retarget_lock_release_recursive>
 800d962:	e7f3      	b.n	800d94c <_vfiprintf_r+0x44>
 800d964:	2300      	movs	r3, #0
 800d966:	f8cd 800c 	str.w	r8, [sp, #12]
 800d96a:	f04f 0901 	mov.w	r9, #1
 800d96e:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 800db24 <_vfiprintf_r+0x21c>
 800d972:	9309      	str	r3, [sp, #36]	@ 0x24
 800d974:	2320      	movs	r3, #32
 800d976:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d97a:	2330      	movs	r3, #48	@ 0x30
 800d97c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d980:	4623      	mov	r3, r4
 800d982:	469a      	mov	sl, r3
 800d984:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d988:	b10a      	cbz	r2, 800d98e <_vfiprintf_r+0x86>
 800d98a:	2a25      	cmp	r2, #37	@ 0x25
 800d98c:	d1f9      	bne.n	800d982 <_vfiprintf_r+0x7a>
 800d98e:	ebba 0b04 	subs.w	fp, sl, r4
 800d992:	d00b      	beq.n	800d9ac <_vfiprintf_r+0xa4>
 800d994:	465b      	mov	r3, fp
 800d996:	4622      	mov	r2, r4
 800d998:	4629      	mov	r1, r5
 800d99a:	4630      	mov	r0, r6
 800d99c:	f7ff ffa2 	bl	800d8e4 <__sfputs_r>
 800d9a0:	3001      	adds	r0, #1
 800d9a2:	f000 80a7 	beq.w	800daf4 <_vfiprintf_r+0x1ec>
 800d9a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d9a8:	445a      	add	r2, fp
 800d9aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800d9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	f000 809f 	beq.w	800daf4 <_vfiprintf_r+0x1ec>
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f04f 32ff 	mov.w	r2, #4294967295
 800d9bc:	f10a 0a01 	add.w	sl, sl, #1
 800d9c0:	9304      	str	r3, [sp, #16]
 800d9c2:	9307      	str	r3, [sp, #28]
 800d9c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d9c8:	931a      	str	r3, [sp, #104]	@ 0x68
 800d9ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9ce:	4654      	mov	r4, sl
 800d9d0:	2205      	movs	r2, #5
 800d9d2:	4854      	ldr	r0, [pc, #336]	@ (800db24 <_vfiprintf_r+0x21c>)
 800d9d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9d8:	f7fc faa1 	bl	8009f1e <memchr>
 800d9dc:	9a04      	ldr	r2, [sp, #16]
 800d9de:	b9d8      	cbnz	r0, 800da18 <_vfiprintf_r+0x110>
 800d9e0:	06d1      	lsls	r1, r2, #27
 800d9e2:	bf44      	itt	mi
 800d9e4:	2320      	movmi	r3, #32
 800d9e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9ea:	0713      	lsls	r3, r2, #28
 800d9ec:	bf44      	itt	mi
 800d9ee:	232b      	movmi	r3, #43	@ 0x2b
 800d9f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d9f4:	f89a 3000 	ldrb.w	r3, [sl]
 800d9f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d9fa:	d015      	beq.n	800da28 <_vfiprintf_r+0x120>
 800d9fc:	9a07      	ldr	r2, [sp, #28]
 800d9fe:	4654      	mov	r4, sl
 800da00:	2000      	movs	r0, #0
 800da02:	f04f 0c0a 	mov.w	ip, #10
 800da06:	4621      	mov	r1, r4
 800da08:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da0c:	3b30      	subs	r3, #48	@ 0x30
 800da0e:	2b09      	cmp	r3, #9
 800da10:	d94b      	bls.n	800daaa <_vfiprintf_r+0x1a2>
 800da12:	b1b0      	cbz	r0, 800da42 <_vfiprintf_r+0x13a>
 800da14:	9207      	str	r2, [sp, #28]
 800da16:	e014      	b.n	800da42 <_vfiprintf_r+0x13a>
 800da18:	eba0 0308 	sub.w	r3, r0, r8
 800da1c:	46a2      	mov	sl, r4
 800da1e:	fa09 f303 	lsl.w	r3, r9, r3
 800da22:	4313      	orrs	r3, r2
 800da24:	9304      	str	r3, [sp, #16]
 800da26:	e7d2      	b.n	800d9ce <_vfiprintf_r+0xc6>
 800da28:	9b03      	ldr	r3, [sp, #12]
 800da2a:	1d19      	adds	r1, r3, #4
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	2b00      	cmp	r3, #0
 800da30:	9103      	str	r1, [sp, #12]
 800da32:	bfbb      	ittet	lt
 800da34:	425b      	neglt	r3, r3
 800da36:	f042 0202 	orrlt.w	r2, r2, #2
 800da3a:	9307      	strge	r3, [sp, #28]
 800da3c:	9307      	strlt	r3, [sp, #28]
 800da3e:	bfb8      	it	lt
 800da40:	9204      	strlt	r2, [sp, #16]
 800da42:	7823      	ldrb	r3, [r4, #0]
 800da44:	2b2e      	cmp	r3, #46	@ 0x2e
 800da46:	d10a      	bne.n	800da5e <_vfiprintf_r+0x156>
 800da48:	7863      	ldrb	r3, [r4, #1]
 800da4a:	2b2a      	cmp	r3, #42	@ 0x2a
 800da4c:	d132      	bne.n	800dab4 <_vfiprintf_r+0x1ac>
 800da4e:	9b03      	ldr	r3, [sp, #12]
 800da50:	3402      	adds	r4, #2
 800da52:	1d1a      	adds	r2, r3, #4
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800da5a:	9203      	str	r2, [sp, #12]
 800da5c:	9305      	str	r3, [sp, #20]
 800da5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800db34 <_vfiprintf_r+0x22c>
 800da62:	2203      	movs	r2, #3
 800da64:	7821      	ldrb	r1, [r4, #0]
 800da66:	4650      	mov	r0, sl
 800da68:	f7fc fa59 	bl	8009f1e <memchr>
 800da6c:	b138      	cbz	r0, 800da7e <_vfiprintf_r+0x176>
 800da6e:	eba0 000a 	sub.w	r0, r0, sl
 800da72:	2240      	movs	r2, #64	@ 0x40
 800da74:	9b04      	ldr	r3, [sp, #16]
 800da76:	3401      	adds	r4, #1
 800da78:	4082      	lsls	r2, r0
 800da7a:	4313      	orrs	r3, r2
 800da7c:	9304      	str	r3, [sp, #16]
 800da7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da82:	2206      	movs	r2, #6
 800da84:	4828      	ldr	r0, [pc, #160]	@ (800db28 <_vfiprintf_r+0x220>)
 800da86:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800da8a:	f7fc fa48 	bl	8009f1e <memchr>
 800da8e:	2800      	cmp	r0, #0
 800da90:	d03f      	beq.n	800db12 <_vfiprintf_r+0x20a>
 800da92:	4b26      	ldr	r3, [pc, #152]	@ (800db2c <_vfiprintf_r+0x224>)
 800da94:	bb1b      	cbnz	r3, 800dade <_vfiprintf_r+0x1d6>
 800da96:	9b03      	ldr	r3, [sp, #12]
 800da98:	3307      	adds	r3, #7
 800da9a:	f023 0307 	bic.w	r3, r3, #7
 800da9e:	3308      	adds	r3, #8
 800daa0:	9303      	str	r3, [sp, #12]
 800daa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daa4:	443b      	add	r3, r7
 800daa6:	9309      	str	r3, [sp, #36]	@ 0x24
 800daa8:	e76a      	b.n	800d980 <_vfiprintf_r+0x78>
 800daaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800daae:	460c      	mov	r4, r1
 800dab0:	2001      	movs	r0, #1
 800dab2:	e7a8      	b.n	800da06 <_vfiprintf_r+0xfe>
 800dab4:	2300      	movs	r3, #0
 800dab6:	3401      	adds	r4, #1
 800dab8:	f04f 0c0a 	mov.w	ip, #10
 800dabc:	4619      	mov	r1, r3
 800dabe:	9305      	str	r3, [sp, #20]
 800dac0:	4620      	mov	r0, r4
 800dac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dac6:	3a30      	subs	r2, #48	@ 0x30
 800dac8:	2a09      	cmp	r2, #9
 800daca:	d903      	bls.n	800dad4 <_vfiprintf_r+0x1cc>
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d0c6      	beq.n	800da5e <_vfiprintf_r+0x156>
 800dad0:	9105      	str	r1, [sp, #20]
 800dad2:	e7c4      	b.n	800da5e <_vfiprintf_r+0x156>
 800dad4:	fb0c 2101 	mla	r1, ip, r1, r2
 800dad8:	4604      	mov	r4, r0
 800dada:	2301      	movs	r3, #1
 800dadc:	e7f0      	b.n	800dac0 <_vfiprintf_r+0x1b8>
 800dade:	ab03      	add	r3, sp, #12
 800dae0:	462a      	mov	r2, r5
 800dae2:	a904      	add	r1, sp, #16
 800dae4:	4630      	mov	r0, r6
 800dae6:	9300      	str	r3, [sp, #0]
 800dae8:	4b11      	ldr	r3, [pc, #68]	@ (800db30 <_vfiprintf_r+0x228>)
 800daea:	f7fb fa0b 	bl	8008f04 <_printf_float>
 800daee:	4607      	mov	r7, r0
 800daf0:	1c78      	adds	r0, r7, #1
 800daf2:	d1d6      	bne.n	800daa2 <_vfiprintf_r+0x19a>
 800daf4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800daf6:	07d9      	lsls	r1, r3, #31
 800daf8:	d405      	bmi.n	800db06 <_vfiprintf_r+0x1fe>
 800dafa:	89ab      	ldrh	r3, [r5, #12]
 800dafc:	059a      	lsls	r2, r3, #22
 800dafe:	d402      	bmi.n	800db06 <_vfiprintf_r+0x1fe>
 800db00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800db02:	f7fc fa0b 	bl	8009f1c <__retarget_lock_release_recursive>
 800db06:	89ab      	ldrh	r3, [r5, #12]
 800db08:	065b      	lsls	r3, r3, #25
 800db0a:	f53f af1f 	bmi.w	800d94c <_vfiprintf_r+0x44>
 800db0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800db10:	e71e      	b.n	800d950 <_vfiprintf_r+0x48>
 800db12:	ab03      	add	r3, sp, #12
 800db14:	462a      	mov	r2, r5
 800db16:	a904      	add	r1, sp, #16
 800db18:	4630      	mov	r0, r6
 800db1a:	9300      	str	r3, [sp, #0]
 800db1c:	4b04      	ldr	r3, [pc, #16]	@ (800db30 <_vfiprintf_r+0x228>)
 800db1e:	f7fb fc8d 	bl	800943c <_printf_i>
 800db22:	e7e4      	b.n	800daee <_vfiprintf_r+0x1e6>
 800db24:	0800e093 	.word	0x0800e093
 800db28:	0800e09d 	.word	0x0800e09d
 800db2c:	08008f05 	.word	0x08008f05
 800db30:	0800d8e5 	.word	0x0800d8e5
 800db34:	0800e099 	.word	0x0800e099

0800db38 <__swbuf_r>:
 800db38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db3a:	460e      	mov	r6, r1
 800db3c:	4614      	mov	r4, r2
 800db3e:	4605      	mov	r5, r0
 800db40:	b118      	cbz	r0, 800db4a <__swbuf_r+0x12>
 800db42:	6a03      	ldr	r3, [r0, #32]
 800db44:	b90b      	cbnz	r3, 800db4a <__swbuf_r+0x12>
 800db46:	f7fc f831 	bl	8009bac <__sinit>
 800db4a:	69a3      	ldr	r3, [r4, #24]
 800db4c:	60a3      	str	r3, [r4, #8]
 800db4e:	89a3      	ldrh	r3, [r4, #12]
 800db50:	071a      	lsls	r2, r3, #28
 800db52:	d501      	bpl.n	800db58 <__swbuf_r+0x20>
 800db54:	6923      	ldr	r3, [r4, #16]
 800db56:	b943      	cbnz	r3, 800db6a <__swbuf_r+0x32>
 800db58:	4621      	mov	r1, r4
 800db5a:	4628      	mov	r0, r5
 800db5c:	f000 f82a 	bl	800dbb4 <__swsetup_r>
 800db60:	b118      	cbz	r0, 800db6a <__swbuf_r+0x32>
 800db62:	f04f 37ff 	mov.w	r7, #4294967295
 800db66:	4638      	mov	r0, r7
 800db68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db6a:	6823      	ldr	r3, [r4, #0]
 800db6c:	b2f6      	uxtb	r6, r6
 800db6e:	6922      	ldr	r2, [r4, #16]
 800db70:	4637      	mov	r7, r6
 800db72:	1a98      	subs	r0, r3, r2
 800db74:	6963      	ldr	r3, [r4, #20]
 800db76:	4283      	cmp	r3, r0
 800db78:	dc05      	bgt.n	800db86 <__swbuf_r+0x4e>
 800db7a:	4621      	mov	r1, r4
 800db7c:	4628      	mov	r0, r5
 800db7e:	f7ff f979 	bl	800ce74 <_fflush_r>
 800db82:	2800      	cmp	r0, #0
 800db84:	d1ed      	bne.n	800db62 <__swbuf_r+0x2a>
 800db86:	68a3      	ldr	r3, [r4, #8]
 800db88:	3b01      	subs	r3, #1
 800db8a:	60a3      	str	r3, [r4, #8]
 800db8c:	6823      	ldr	r3, [r4, #0]
 800db8e:	1c5a      	adds	r2, r3, #1
 800db90:	6022      	str	r2, [r4, #0]
 800db92:	701e      	strb	r6, [r3, #0]
 800db94:	1c43      	adds	r3, r0, #1
 800db96:	6962      	ldr	r2, [r4, #20]
 800db98:	429a      	cmp	r2, r3
 800db9a:	d004      	beq.n	800dba6 <__swbuf_r+0x6e>
 800db9c:	89a3      	ldrh	r3, [r4, #12]
 800db9e:	07db      	lsls	r3, r3, #31
 800dba0:	d5e1      	bpl.n	800db66 <__swbuf_r+0x2e>
 800dba2:	2e0a      	cmp	r6, #10
 800dba4:	d1df      	bne.n	800db66 <__swbuf_r+0x2e>
 800dba6:	4621      	mov	r1, r4
 800dba8:	4628      	mov	r0, r5
 800dbaa:	f7ff f963 	bl	800ce74 <_fflush_r>
 800dbae:	2800      	cmp	r0, #0
 800dbb0:	d0d9      	beq.n	800db66 <__swbuf_r+0x2e>
 800dbb2:	e7d6      	b.n	800db62 <__swbuf_r+0x2a>

0800dbb4 <__swsetup_r>:
 800dbb4:	b538      	push	{r3, r4, r5, lr}
 800dbb6:	4b29      	ldr	r3, [pc, #164]	@ (800dc5c <__swsetup_r+0xa8>)
 800dbb8:	4605      	mov	r5, r0
 800dbba:	460c      	mov	r4, r1
 800dbbc:	6818      	ldr	r0, [r3, #0]
 800dbbe:	b118      	cbz	r0, 800dbc8 <__swsetup_r+0x14>
 800dbc0:	6a03      	ldr	r3, [r0, #32]
 800dbc2:	b90b      	cbnz	r3, 800dbc8 <__swsetup_r+0x14>
 800dbc4:	f7fb fff2 	bl	8009bac <__sinit>
 800dbc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbcc:	0719      	lsls	r1, r3, #28
 800dbce:	d422      	bmi.n	800dc16 <__swsetup_r+0x62>
 800dbd0:	06da      	lsls	r2, r3, #27
 800dbd2:	d407      	bmi.n	800dbe4 <__swsetup_r+0x30>
 800dbd4:	2209      	movs	r2, #9
 800dbd6:	602a      	str	r2, [r5, #0]
 800dbd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe0:	81a3      	strh	r3, [r4, #12]
 800dbe2:	e033      	b.n	800dc4c <__swsetup_r+0x98>
 800dbe4:	0758      	lsls	r0, r3, #29
 800dbe6:	d512      	bpl.n	800dc0e <__swsetup_r+0x5a>
 800dbe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dbea:	b141      	cbz	r1, 800dbfe <__swsetup_r+0x4a>
 800dbec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dbf0:	4299      	cmp	r1, r3
 800dbf2:	d002      	beq.n	800dbfa <__swsetup_r+0x46>
 800dbf4:	4628      	mov	r0, r5
 800dbf6:	f7fd f809 	bl	800ac0c <_free_r>
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	6363      	str	r3, [r4, #52]	@ 0x34
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dc04:	81a3      	strh	r3, [r4, #12]
 800dc06:	2300      	movs	r3, #0
 800dc08:	6063      	str	r3, [r4, #4]
 800dc0a:	6923      	ldr	r3, [r4, #16]
 800dc0c:	6023      	str	r3, [r4, #0]
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	f043 0308 	orr.w	r3, r3, #8
 800dc14:	81a3      	strh	r3, [r4, #12]
 800dc16:	6923      	ldr	r3, [r4, #16]
 800dc18:	b94b      	cbnz	r3, 800dc2e <__swsetup_r+0x7a>
 800dc1a:	89a3      	ldrh	r3, [r4, #12]
 800dc1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc24:	d003      	beq.n	800dc2e <__swsetup_r+0x7a>
 800dc26:	4621      	mov	r1, r4
 800dc28:	4628      	mov	r0, r5
 800dc2a:	f000 f882 	bl	800dd32 <__smakebuf_r>
 800dc2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc32:	f013 0201 	ands.w	r2, r3, #1
 800dc36:	d00a      	beq.n	800dc4e <__swsetup_r+0x9a>
 800dc38:	2200      	movs	r2, #0
 800dc3a:	60a2      	str	r2, [r4, #8]
 800dc3c:	6962      	ldr	r2, [r4, #20]
 800dc3e:	4252      	negs	r2, r2
 800dc40:	61a2      	str	r2, [r4, #24]
 800dc42:	6922      	ldr	r2, [r4, #16]
 800dc44:	b942      	cbnz	r2, 800dc58 <__swsetup_r+0xa4>
 800dc46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc4a:	d1c5      	bne.n	800dbd8 <__swsetup_r+0x24>
 800dc4c:	bd38      	pop	{r3, r4, r5, pc}
 800dc4e:	0799      	lsls	r1, r3, #30
 800dc50:	bf58      	it	pl
 800dc52:	6962      	ldrpl	r2, [r4, #20]
 800dc54:	60a2      	str	r2, [r4, #8]
 800dc56:	e7f4      	b.n	800dc42 <__swsetup_r+0x8e>
 800dc58:	2000      	movs	r0, #0
 800dc5a:	e7f7      	b.n	800dc4c <__swsetup_r+0x98>
 800dc5c:	2000001c 	.word	0x2000001c

0800dc60 <_raise_r>:
 800dc60:	291f      	cmp	r1, #31
 800dc62:	b538      	push	{r3, r4, r5, lr}
 800dc64:	4605      	mov	r5, r0
 800dc66:	460c      	mov	r4, r1
 800dc68:	d904      	bls.n	800dc74 <_raise_r+0x14>
 800dc6a:	2316      	movs	r3, #22
 800dc6c:	6003      	str	r3, [r0, #0]
 800dc6e:	f04f 30ff 	mov.w	r0, #4294967295
 800dc72:	bd38      	pop	{r3, r4, r5, pc}
 800dc74:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dc76:	b112      	cbz	r2, 800dc7e <_raise_r+0x1e>
 800dc78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dc7c:	b94b      	cbnz	r3, 800dc92 <_raise_r+0x32>
 800dc7e:	4628      	mov	r0, r5
 800dc80:	f000 f830 	bl	800dce4 <_getpid_r>
 800dc84:	4622      	mov	r2, r4
 800dc86:	4601      	mov	r1, r0
 800dc88:	4628      	mov	r0, r5
 800dc8a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc8e:	f000 b817 	b.w	800dcc0 <_kill_r>
 800dc92:	2b01      	cmp	r3, #1
 800dc94:	d00a      	beq.n	800dcac <_raise_r+0x4c>
 800dc96:	1c59      	adds	r1, r3, #1
 800dc98:	d103      	bne.n	800dca2 <_raise_r+0x42>
 800dc9a:	2316      	movs	r3, #22
 800dc9c:	6003      	str	r3, [r0, #0]
 800dc9e:	2001      	movs	r0, #1
 800dca0:	e7e7      	b.n	800dc72 <_raise_r+0x12>
 800dca2:	2100      	movs	r1, #0
 800dca4:	4620      	mov	r0, r4
 800dca6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dcaa:	4798      	blx	r3
 800dcac:	2000      	movs	r0, #0
 800dcae:	e7e0      	b.n	800dc72 <_raise_r+0x12>

0800dcb0 <raise>:
 800dcb0:	4b02      	ldr	r3, [pc, #8]	@ (800dcbc <raise+0xc>)
 800dcb2:	4601      	mov	r1, r0
 800dcb4:	6818      	ldr	r0, [r3, #0]
 800dcb6:	f7ff bfd3 	b.w	800dc60 <_raise_r>
 800dcba:	bf00      	nop
 800dcbc:	2000001c 	.word	0x2000001c

0800dcc0 <_kill_r>:
 800dcc0:	b538      	push	{r3, r4, r5, lr}
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	4d06      	ldr	r5, [pc, #24]	@ (800dce0 <_kill_r+0x20>)
 800dcc6:	4604      	mov	r4, r0
 800dcc8:	4608      	mov	r0, r1
 800dcca:	4611      	mov	r1, r2
 800dccc:	602b      	str	r3, [r5, #0]
 800dcce:	f7f4 f90d 	bl	8001eec <_kill>
 800dcd2:	1c43      	adds	r3, r0, #1
 800dcd4:	d102      	bne.n	800dcdc <_kill_r+0x1c>
 800dcd6:	682b      	ldr	r3, [r5, #0]
 800dcd8:	b103      	cbz	r3, 800dcdc <_kill_r+0x1c>
 800dcda:	6023      	str	r3, [r4, #0]
 800dcdc:	bd38      	pop	{r3, r4, r5, pc}
 800dcde:	bf00      	nop
 800dce0:	200004ec 	.word	0x200004ec

0800dce4 <_getpid_r>:
 800dce4:	f7f4 b8fa 	b.w	8001edc <_getpid>

0800dce8 <__swhatbuf_r>:
 800dce8:	b570      	push	{r4, r5, r6, lr}
 800dcea:	460c      	mov	r4, r1
 800dcec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcf0:	b096      	sub	sp, #88	@ 0x58
 800dcf2:	4615      	mov	r5, r2
 800dcf4:	2900      	cmp	r1, #0
 800dcf6:	461e      	mov	r6, r3
 800dcf8:	da0c      	bge.n	800dd14 <__swhatbuf_r+0x2c>
 800dcfa:	89a3      	ldrh	r3, [r4, #12]
 800dcfc:	2100      	movs	r1, #0
 800dcfe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dd02:	bf14      	ite	ne
 800dd04:	2340      	movne	r3, #64	@ 0x40
 800dd06:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800dd0a:	2000      	movs	r0, #0
 800dd0c:	6031      	str	r1, [r6, #0]
 800dd0e:	602b      	str	r3, [r5, #0]
 800dd10:	b016      	add	sp, #88	@ 0x58
 800dd12:	bd70      	pop	{r4, r5, r6, pc}
 800dd14:	466a      	mov	r2, sp
 800dd16:	f000 f849 	bl	800ddac <_fstat_r>
 800dd1a:	2800      	cmp	r0, #0
 800dd1c:	dbed      	blt.n	800dcfa <__swhatbuf_r+0x12>
 800dd1e:	9901      	ldr	r1, [sp, #4]
 800dd20:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dd24:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dd28:	4259      	negs	r1, r3
 800dd2a:	4159      	adcs	r1, r3
 800dd2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dd30:	e7eb      	b.n	800dd0a <__swhatbuf_r+0x22>

0800dd32 <__smakebuf_r>:
 800dd32:	898b      	ldrh	r3, [r1, #12]
 800dd34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dd36:	079d      	lsls	r5, r3, #30
 800dd38:	4606      	mov	r6, r0
 800dd3a:	460c      	mov	r4, r1
 800dd3c:	d507      	bpl.n	800dd4e <__smakebuf_r+0x1c>
 800dd3e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800dd42:	6023      	str	r3, [r4, #0]
 800dd44:	6123      	str	r3, [r4, #16]
 800dd46:	2301      	movs	r3, #1
 800dd48:	6163      	str	r3, [r4, #20]
 800dd4a:	b003      	add	sp, #12
 800dd4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dd4e:	ab01      	add	r3, sp, #4
 800dd50:	466a      	mov	r2, sp
 800dd52:	f7ff ffc9 	bl	800dce8 <__swhatbuf_r>
 800dd56:	9f00      	ldr	r7, [sp, #0]
 800dd58:	4605      	mov	r5, r0
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	4639      	mov	r1, r7
 800dd5e:	f7fc ffc9 	bl	800acf4 <_malloc_r>
 800dd62:	b948      	cbnz	r0, 800dd78 <__smakebuf_r+0x46>
 800dd64:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd68:	059a      	lsls	r2, r3, #22
 800dd6a:	d4ee      	bmi.n	800dd4a <__smakebuf_r+0x18>
 800dd6c:	f023 0303 	bic.w	r3, r3, #3
 800dd70:	f043 0302 	orr.w	r3, r3, #2
 800dd74:	81a3      	strh	r3, [r4, #12]
 800dd76:	e7e2      	b.n	800dd3e <__smakebuf_r+0xc>
 800dd78:	89a3      	ldrh	r3, [r4, #12]
 800dd7a:	6020      	str	r0, [r4, #0]
 800dd7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dd80:	81a3      	strh	r3, [r4, #12]
 800dd82:	9b01      	ldr	r3, [sp, #4]
 800dd84:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dd88:	b15b      	cbz	r3, 800dda2 <__smakebuf_r+0x70>
 800dd8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd8e:	4630      	mov	r0, r6
 800dd90:	f000 f81e 	bl	800ddd0 <_isatty_r>
 800dd94:	b128      	cbz	r0, 800dda2 <__smakebuf_r+0x70>
 800dd96:	89a3      	ldrh	r3, [r4, #12]
 800dd98:	f023 0303 	bic.w	r3, r3, #3
 800dd9c:	f043 0301 	orr.w	r3, r3, #1
 800dda0:	81a3      	strh	r3, [r4, #12]
 800dda2:	89a3      	ldrh	r3, [r4, #12]
 800dda4:	431d      	orrs	r5, r3
 800dda6:	81a5      	strh	r5, [r4, #12]
 800dda8:	e7cf      	b.n	800dd4a <__smakebuf_r+0x18>
	...

0800ddac <_fstat_r>:
 800ddac:	b538      	push	{r3, r4, r5, lr}
 800ddae:	2300      	movs	r3, #0
 800ddb0:	4d06      	ldr	r5, [pc, #24]	@ (800ddcc <_fstat_r+0x20>)
 800ddb2:	4604      	mov	r4, r0
 800ddb4:	4608      	mov	r0, r1
 800ddb6:	4611      	mov	r1, r2
 800ddb8:	602b      	str	r3, [r5, #0]
 800ddba:	f7f4 f8f7 	bl	8001fac <_fstat>
 800ddbe:	1c43      	adds	r3, r0, #1
 800ddc0:	d102      	bne.n	800ddc8 <_fstat_r+0x1c>
 800ddc2:	682b      	ldr	r3, [r5, #0]
 800ddc4:	b103      	cbz	r3, 800ddc8 <_fstat_r+0x1c>
 800ddc6:	6023      	str	r3, [r4, #0]
 800ddc8:	bd38      	pop	{r3, r4, r5, pc}
 800ddca:	bf00      	nop
 800ddcc:	200004ec 	.word	0x200004ec

0800ddd0 <_isatty_r>:
 800ddd0:	b538      	push	{r3, r4, r5, lr}
 800ddd2:	2300      	movs	r3, #0
 800ddd4:	4d05      	ldr	r5, [pc, #20]	@ (800ddec <_isatty_r+0x1c>)
 800ddd6:	4604      	mov	r4, r0
 800ddd8:	4608      	mov	r0, r1
 800ddda:	602b      	str	r3, [r5, #0]
 800dddc:	f7f4 f8f6 	bl	8001fcc <_isatty>
 800dde0:	1c43      	adds	r3, r0, #1
 800dde2:	d102      	bne.n	800ddea <_isatty_r+0x1a>
 800dde4:	682b      	ldr	r3, [r5, #0]
 800dde6:	b103      	cbz	r3, 800ddea <_isatty_r+0x1a>
 800dde8:	6023      	str	r3, [r4, #0]
 800ddea:	bd38      	pop	{r3, r4, r5, pc}
 800ddec:	200004ec 	.word	0x200004ec

0800ddf0 <_init>:
 800ddf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddf2:	bf00      	nop
 800ddf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddf6:	bc08      	pop	{r3}
 800ddf8:	469e      	mov	lr, r3
 800ddfa:	4770      	bx	lr

0800ddfc <_fini>:
 800ddfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddfe:	bf00      	nop
 800de00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de02:	bc08      	pop	{r3}
 800de04:	469e      	mov	lr, r3
 800de06:	4770      	bx	lr
