// Seed: 1757882440
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd36
) (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri id_8,
    output logic id_9,
    input tri id_10,
    input supply1 _id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14
);
  parameter id_16 = 1;
  assign id_5 = 1;
  parameter id_17 = id_16;
  logic [1 : id_11] id_18;
  ;
  always @(id_14 or posedge id_18 - id_2) begin : LABEL_0
    if (id_17) begin : LABEL_1
      id_9 = -1;
    end
  end
  module_0 modCall_1 (
      id_18,
      id_18,
      id_16,
      id_18,
      id_17
  );
endmodule
