
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.48

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: gray_out[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.65    0.01    0.09    0.09 ^ gray_out[2]$_SDFFE_PN0P_/Q (DFF_X1)
                                         gray_out[2] (net)
                  0.01    0.00    0.09 ^ _099_/A2 (NOR2_X1)
     1    2.64    0.01    0.01    0.10 v _099_/ZN (NOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.10 v _100_/C1 (AOI221_X2)
     1    1.14    0.02    0.02    0.12 ^ _100_/ZN (AOI221_X2)
                                         _007_ (net)
                  0.02    0.00    0.12 ^ gray_out[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gray_out[2]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6   17.26    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ _103_/B (HA_X1)
     3    5.50    0.04    0.06    0.26 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.04    0.00    0.26 ^ _072_/A1 (NAND3_X1)
     3    5.73    0.02    0.04    0.30 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.02    0.00    0.30 v _075_/A3 (AND4_X2)
     2    3.05    0.01    0.04    0.34 v _075_/ZN (AND4_X2)
                                         _023_ (net)
                  0.01    0.00    0.34 v _076_/A4 (OR4_X2)
     1    1.57    0.02    0.10    0.45 v _076_/ZN (OR4_X2)
                                         _024_ (net)
                  0.02    0.00    0.45 v _080_/A2 (AND4_X2)
     1    1.06    0.01    0.03    0.48 v _080_/ZN (AND4_X2)
                                         _004_ (net)
                  0.01    0.00    0.48 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.48   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: direction (input port clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     6   17.26    0.00    0.00    0.20 ^ direction (in)
                                         direction (net)
                  0.00    0.00    0.20 ^ _103_/B (HA_X1)
     3    5.50    0.04    0.06    0.26 ^ _103_/S (HA_X1)
                                         _056_ (net)
                  0.04    0.00    0.26 ^ _072_/A1 (NAND3_X1)
     3    5.73    0.02    0.04    0.30 v _072_/ZN (NAND3_X1)
                                         _020_ (net)
                  0.02    0.00    0.30 v _075_/A3 (AND4_X2)
     2    3.05    0.01    0.04    0.34 v _075_/ZN (AND4_X2)
                                         _023_ (net)
                  0.01    0.00    0.34 v _076_/A4 (OR4_X2)
     1    1.57    0.02    0.10    0.45 v _076_/ZN (OR4_X2)
                                         _024_ (net)
                  0.02    0.00    0.45 v _080_/A2 (AND4_X2)
     1    1.06    0.01    0.03    0.48 v _080_/ZN (AND4_X2)
                                         _004_ (net)
                  0.01    0.00    0.48 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.48   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.52e-05   3.45e-06   5.51e-07   4.92e-05  44.9%
Combinational          3.87e-05   2.01e-05   1.68e-06   6.05e-05  55.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.39e-05   2.35e-05   2.23e-06   1.10e-04 100.0%
                          76.5%      21.4%       2.0%
