// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="decoder_decoder,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.811812,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3420,HLS_SYN_LUT=2988,HLS_VERSION=2021_1}" *)

module decoder (
// synthesis translate_off
    kernel_block,
// synthesis translate_on
        ap_clk,
        ap_rst_n,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TKEEP,
        data_in_TSTRB,
        data_in_TLAST,
        data_out_TDATA,
        data_out_TVALID,
        data_out_TREADY,
        data_out_TKEEP,
        data_out_TSTRB,
        data_out_TLAST
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

// synthesis translate_off
output kernel_block;
// synthesis translate_on
input   ap_clk;
input   ap_rst_n;
input  [63:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input  [7:0] data_in_TKEEP;
input  [7:0] data_in_TSTRB;
input  [0:0] data_in_TLAST;
output  [63:0] data_out_TDATA;
output   data_out_TVALID;
input   data_out_TREADY;
output  [7:0] data_out_TKEEP;
output  [7:0] data_out_TSTRB;
output  [0:0] data_out_TLAST;

 reg    ap_rst_n_inv;
reg   [3:0] output_pixl_temp_V;
reg   [31:0] count;
reg    data_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln63_fu_526_p2;
reg    data_out_TDATA_blk_n;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln96_fu_642_p2;
wire    ap_CS_fsm_state18;
reg   [0:0] trunc_ln63_reg_693;
reg   [0:0] icmp_ln96_reg_740;
wire   [31:0] shl_ln_fu_507_p3;
reg   [31:0] shl_ln_reg_688;
wire    ap_CS_fsm_state4;
wire   [0:0] trunc_ln63_fu_522_p1;
wire   [30:0] i_8_fu_531_p2;
reg   [30:0] i_8_reg_700;
reg   [0:0] p_Result_9_reg_705;
reg   [0:0] p_Result_10_reg_710;
reg   [7:0] tmp_14_reg_715;
reg   [7:0] tmp_15_reg_720;
reg   [0:0] tmp_16_reg_725;
reg   [0:0] p_Result_3_reg_730;
reg   [0:0] p_Result_4_reg_735;
wire   [63:0] zext_ln217_fu_648_p1;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_idle;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_ready;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY;
wire   [63:0] grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID;
wire   [7:0] grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP;
wire   [7:0] grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB;
wire   [0:0] grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST;
wire   [29:0] grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out;
wire    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out_ap_vld;
wire    grp_decoder_bit_fu_316_y0300_read;
wire    grp_decoder_bit_fu_316_y1301_read;
wire   [0:0] grp_decoder_bit_fu_316_output302_din;
wire    grp_decoder_bit_fu_316_output302_write;
wire    grp_decoder_bit_fu_316_ap_start;
wire    grp_decoder_bit_fu_316_ap_done;
wire    grp_decoder_bit_fu_316_ap_ready;
wire    grp_decoder_bit_fu_316_ap_idle;
reg    grp_decoder_bit_fu_316_ap_continue;
reg    grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [29:0] DATA_LEN_1_loc_fu_234;
reg    grp_decoder_bit_fu_316_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_sync_grp_decoder_bit_fu_316_ap_ready;
wire    ap_sync_grp_decoder_bit_fu_316_ap_done;
reg    ap_block_state7_on_subcall_done;
reg    ap_sync_reg_grp_decoder_bit_fu_316_ap_ready;
reg    ap_sync_reg_grp_decoder_bit_fu_316_ap_done;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    ap_block_state10_on_subcall_done;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
reg    ap_block_state13_on_subcall_done;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    ap_block_state16_on_subcall_done;
wire   [0:0] y0_dout;
wire    y0_empty_n;
reg    y0_read;
wire   [0:0] y1_dout;
wire    y1_empty_n;
reg    y1_read;
wire    output_full_n;
reg    output_write;
wire   [3:0] p_Result_12_fu_620_p4;
wire   [0:0] output_dout;
wire    output_empty_n;
reg    output_read;
reg    ap_block_state17;
reg    ap_block_state17_io;
wire   [3:0] p_Result_2_fu_604_p4;
wire    ap_CS_fsm_state14;
reg   [0:0] y0_din;
wire    y0_full_n;
reg    y0_write;
reg   [0:0] y1_din;
wire    y1_full_n;
reg    y1_write;
reg    ap_block_state14;
wire   [3:0] p_Result_11_fu_588_p4;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Result_8_fu_572_p4;
wire    ap_CS_fsm_state8;
reg    ap_block_state8;
wire   [31:0] grp_fu_489_p2;
reg    ap_predicate_op61_write_state5;
reg    ap_predicate_op63_write_state5;
reg    ap_predicate_op73_write_state5;
reg    ap_predicate_op75_write_state5;
wire    regslice_both_data_out_V_data_V_U_apdone_blk;
reg    ap_block_state5;
reg   [30:0] i_fu_230;
reg    ap_predicate_op115_write_state18;
reg    ap_block_state18;
reg    ap_block_state18_io;
wire    ap_CS_fsm_state1;
wire   [0:0] p_Result_6_fu_544_p1;
wire   [0:0] p_Result_s_fu_567_p1;
wire   [31:0] zext_ln63_fu_518_p1;
reg   [17:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    regslice_both_data_in_V_data_V_U_apdone_blk;
wire   [63:0] data_in_TDATA_int_regslice;
wire    data_in_TVALID_int_regslice;
reg    data_in_TREADY_int_regslice;
wire    regslice_both_data_in_V_data_V_U_ack_in;
wire    regslice_both_data_in_V_keep_V_U_apdone_blk;
wire   [7:0] data_in_TKEEP_int_regslice;
wire    regslice_both_data_in_V_keep_V_U_vld_out;
wire    regslice_both_data_in_V_keep_V_U_ack_in;
wire    regslice_both_data_in_V_strb_V_U_apdone_blk;
wire   [7:0] data_in_TSTRB_int_regslice;
wire    regslice_both_data_in_V_strb_V_U_vld_out;
wire    regslice_both_data_in_V_strb_V_U_ack_in;
wire    regslice_both_data_in_V_last_V_U_apdone_blk;
wire   [0:0] data_in_TLAST_int_regslice;
wire    regslice_both_data_in_V_last_V_U_vld_out;
wire    regslice_both_data_in_V_last_V_U_ack_in;
reg   [63:0] data_out_TDATA_int_regslice;
reg    data_out_TVALID_int_regslice;
wire    data_out_TREADY_int_regslice;
wire    regslice_both_data_out_V_data_V_U_vld_out;
wire    regslice_both_data_out_V_keep_V_U_apdone_blk;
reg   [7:0] data_out_TKEEP_int_regslice;
wire    regslice_both_data_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_keep_V_U_vld_out;
wire    regslice_both_data_out_V_strb_V_U_apdone_blk;
reg   [7:0] data_out_TSTRB_int_regslice;
wire    regslice_both_data_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_strb_V_U_vld_out;
wire    regslice_both_data_out_V_last_V_U_apdone_blk;
reg   [0:0] data_out_TLAST_int_regslice;
wire    regslice_both_data_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 output_pixl_temp_V = 4'd0;
#0 count = 32'd0;
#0 ap_CS_fsm = 18'd1;
#0 grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg = 1'b0;
#0 grp_decoder_bit_fu_316_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_decoder_bit_fu_316_ap_ready = 1'b0;
#0 ap_sync_reg_grp_decoder_bit_fu_316_ap_done = 1'b0;
end

decoder_decoder_Pipeline_VITIS_LOOP_27_1 grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start),
    .ap_done(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done),
    .ap_idle(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_idle),
    .ap_ready(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .data_out_TREADY(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_out_TDATA(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA),
    .data_out_TVALID(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID),
    .data_out_TKEEP(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP),
    .data_out_TSTRB(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB),
    .data_out_TLAST(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST),
    .DATA_LEN_1_out(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out),
    .DATA_LEN_1_out_ap_vld(grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out_ap_vld)
);

decoder_decoder_bit grp_decoder_bit_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .y0300_dout(y0_dout),
    .y0300_empty_n(y0_empty_n),
    .y0300_read(grp_decoder_bit_fu_316_y0300_read),
    .y1301_dout(y1_dout),
    .y1301_empty_n(y1_empty_n),
    .y1301_read(grp_decoder_bit_fu_316_y1301_read),
    .output302_din(grp_decoder_bit_fu_316_output302_din),
    .output302_full_n(output_full_n),
    .output302_write(grp_decoder_bit_fu_316_output302_write),
    .ap_start(grp_decoder_bit_fu_316_ap_start),
    .ap_done(grp_decoder_bit_fu_316_ap_done),
    .ap_ready(grp_decoder_bit_fu_316_ap_ready),
    .ap_idle(grp_decoder_bit_fu_316_ap_idle),
    .ap_continue(grp_decoder_bit_fu_316_ap_continue)
);

decoder_fifo_w1_d2_S_x y0_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(y0_din),
    .if_full_n(y0_full_n),
    .if_write(y0_write),
    .if_dout(y0_dout),
    .if_empty_n(y0_empty_n),
    .if_read(y0_read)
);

decoder_fifo_w1_d2_S_x y1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(y1_din),
    .if_full_n(y1_full_n),
    .if_write(y1_write),
    .if_dout(y1_dout),
    .if_empty_n(y1_empty_n),
    .if_read(y1_read)
);

decoder_fifo_w1_d2_S_x output_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_decoder_bit_fu_316_output302_din),
    .if_full_n(output_full_n),
    .if_write(output_write),
    .if_dout(output_dout),
    .if_empty_n(output_empty_n),
    .if_read(output_read)
);

decoder_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDATA),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_data_V_U_ack_in),
    .data_out(data_in_TDATA_int_regslice),
    .vld_out(data_in_TVALID_int_regslice),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_data_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TKEEP),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_keep_V_U_ack_in),
    .data_out(data_in_TKEEP_int_regslice),
    .vld_out(regslice_both_data_in_V_keep_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_keep_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TSTRB),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_strb_V_U_ack_in),
    .data_out(data_in_TSTRB_int_regslice),
    .vld_out(regslice_both_data_in_V_strb_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_strb_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TLAST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_last_V_U_ack_in),
    .data_out(data_in_TLAST_int_regslice),
    .vld_out(regslice_both_data_in_V_last_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_last_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDATA_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(data_out_TREADY_int_regslice),
    .data_out(data_out_TDATA),
    .vld_out(regslice_both_data_out_V_data_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_data_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TKEEP_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_keep_V_U_ack_in_dummy),
    .data_out(data_out_TKEEP),
    .vld_out(regslice_both_data_out_V_keep_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_keep_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TSTRB_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_strb_V_U_ack_in_dummy),
    .data_out(data_out_TSTRB),
    .vld_out(regslice_both_data_out_V_strb_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_strb_V_U_apdone_blk)
);

decoder_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TLAST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_last_V_U_ack_in_dummy),
    .data_out(data_out_TLAST),
    .vld_out(regslice_both_data_out_V_last_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_decoder_bit_fu_316_ap_done <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done)))) begin
            ap_sync_reg_grp_decoder_bit_fu_316_ap_done <= 1'b0;
        end else if ((grp_decoder_bit_fu_316_ap_done == 1'b1)) begin
            ap_sync_reg_grp_decoder_bit_fu_316_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_decoder_bit_fu_316_ap_ready <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done)))) begin
            ap_sync_reg_grp_decoder_bit_fu_316_ap_ready <= 1'b0;
        end else if ((grp_decoder_bit_fu_316_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_decoder_bit_fu_316_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_ready == 1'b1)) begin
            grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_decoder_bit_fu_316_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | ((1'b1 == ap_CS_fsm_state16) & (ap_sync_grp_decoder_bit_fu_316_ap_ready == 1'b0)) | ((1'b1 == ap_CS_fsm_state13) & (ap_sync_grp_decoder_bit_fu_316_ap_ready == 1'b0)) | ((1'b1 == ap_CS_fsm_state10) & (ap_sync_grp_decoder_bit_fu_316_ap_ready == 1'b0)) | ((1'b1 == ap_CS_fsm_state7) & (ap_sync_grp_decoder_bit_fu_316_ap_ready == 1'b0)))) begin
            grp_decoder_bit_fu_316_ap_start_reg <= 1'b1;
        end else if ((grp_decoder_bit_fu_316_ap_ready == 1'b1)) begin
            grp_decoder_bit_fu_316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        i_fu_230 <= 31'd0;
    end else if ((~((1'b1 == ap_block_state18_io) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state18 == 1'b1))) & (1'b1 == ap_CS_fsm_state18))) begin
        i_fu_230 <= i_8_reg_700;
    end
end

always @ (posedge ap_clk) begin
    if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        output_pixl_temp_V <= p_Result_8_fu_572_p4;
    end else if (((output_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        output_pixl_temp_V <= p_Result_11_fu_588_p4;
    end else if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        output_pixl_temp_V <= p_Result_2_fu_604_p4;
    end else if ((~((1'b1 == ap_block_state17_io) | (output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17))) begin
        output_pixl_temp_V <= p_Result_12_fu_620_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out_ap_vld == 1'b1))) begin
        DATA_LEN_1_loc_fu_234 <= grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_DATA_LEN_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b1 == ap_block_state17_io) | (output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17)) | (~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (trunc_ln63_fu_522_p1 == 1'd0) & (icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        count <= grp_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i_8_reg_700 <= i_8_fu_531_p2;
        trunc_ln63_reg_693 <= trunc_ln63_fu_522_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln96_reg_740 <= icmp_ln96_fu_642_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln63_fu_522_p1 == 1'd0) & (icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_Result_10_reg_710 <= data_in_TDATA_int_regslice[32'd3];
        p_Result_9_reg_705 <= data_in_TDATA_int_regslice[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln63_fu_522_p1 == 1'd1) & (icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_Result_3_reg_730 <= data_in_TDATA_int_regslice[32'd2];
        p_Result_4_reg_735 <= data_in_TDATA_int_regslice[32'd3];
        tmp_14_reg_715 <= data_in_TKEEP_int_regslice;
        tmp_15_reg_720 <= data_in_TSTRB_int_regslice;
        tmp_16_reg_725 <= data_in_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        shl_ln_reg_688[31 : 2] <= shl_ln_fu_507_p3[31 : 2];
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((output_empty_n == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state13_on_subcall_done)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if (((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0))) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state16_on_subcall_done)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state17_io) | (output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1)))) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state18_io) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state18 == 1'b1)))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0)))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state7_on_subcall_done)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0))) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_in_TDATA_blk_n = data_in_TVALID_int_regslice;
    end else begin
        data_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        data_in_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_in_TREADY_int_regslice = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_in_TREADY;
    end else begin
        data_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln96_reg_740 == 1'd1) & (trunc_ln63_reg_693 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((icmp_ln96_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        data_out_TDATA_blk_n = data_out_TREADY_int_regslice;
    end else begin
        data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (icmp_ln96_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        data_out_TDATA_int_regslice = zext_ln217_fu_648_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID == 1'b1))) begin
        data_out_TDATA_int_regslice = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TDATA;
    end else begin
        data_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (icmp_ln96_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        data_out_TKEEP_int_regslice = tmp_14_reg_715;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID == 1'b1))) begin
        data_out_TKEEP_int_regslice = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TKEEP;
    end else begin
        data_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (icmp_ln96_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        data_out_TLAST_int_regslice = tmp_16_reg_725;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID == 1'b1))) begin
        data_out_TLAST_int_regslice = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TLAST;
    end else begin
        data_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (icmp_ln96_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        data_out_TSTRB_int_regslice = tmp_15_reg_720;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID == 1'b1))) begin
        data_out_TSTRB_int_regslice = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TSTRB;
    end else begin
        data_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state17_io) | (output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (icmp_ln96_fu_642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        data_out_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_out_TVALID_int_regslice = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TVALID;
    end else begin
        data_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done)))) begin
        grp_decoder_bit_fu_316_ap_continue = 1'b1;
    end else begin
        grp_decoder_bit_fu_316_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b1 == ap_block_state17_io) | (output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17)) | ((output_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | (~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)))) begin
        output_read = 1'b1;
    end else begin
        output_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        output_write = grp_decoder_bit_fu_316_output302_write;
    end else begin
        output_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        y0_din = p_Result_3_reg_730;
    end else if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        y0_din = p_Result_9_reg_705;
    end else if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op73_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        y0_din = p_Result_s_fu_567_p1;
    end else if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op61_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        y0_din = p_Result_6_fu_544_p1;
    end else begin
        y0_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        y0_read = grp_decoder_bit_fu_316_y0300_read;
    end else begin
        y0_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op73_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op61_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)))) begin
        y0_write = 1'b1;
    end else begin
        y0_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        y1_din = p_Result_4_reg_735;
    end else if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
        y1_din = p_Result_10_reg_710;
    end else if (((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op75_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op63_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        y1_din = data_in_TDATA_int_regslice[32'd1];
    end else begin
        y1_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        y1_read = grp_decoder_bit_fu_316_y1301_read;
    end else begin
        y1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op75_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (ap_predicate_op63_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | (~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8)) | (~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)))) begin
        y1_write = 1'b1;
    end else begin
        y1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (icmp_ln63_fu_526_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (trunc_ln63_fu_522_p1 == 1'd1) & (icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0))) & (trunc_ln63_fu_522_p1 == 1'd0) & (icmp_ln63_fu_526_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((output_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (1'b0 == ap_block_state13_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (1'b0 == ap_block_state16_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if ((~((1'b1 == ap_block_state17_io) | (output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1))) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if ((~((1'b1 == ap_block_state18_io) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state18 == 1'b1))) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((ap_sync_grp_decoder_bit_fu_316_ap_ready & ap_sync_grp_decoder_bit_fu_316_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state13_on_subcall_done = ((ap_sync_grp_decoder_bit_fu_316_ap_ready & ap_sync_grp_decoder_bit_fu_316_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state14 = ((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state16_on_subcall_done = ((ap_sync_grp_decoder_bit_fu_316_ap_ready & ap_sync_grp_decoder_bit_fu_316_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state17 = ((output_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1)));
end

always @ (*) begin
    ap_block_state17_io = ((data_out_TREADY_int_regslice == 1'b0) & (icmp_ln96_fu_642_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state18 = ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state18 == 1'b1));
end

always @ (*) begin
    ap_block_state18_io = ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op115_write_state18 == 1'b1));
end

always @ (*) begin
    ap_block_state5 = ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1) | ((data_in_TVALID_int_regslice == 1'b0) & (icmp_ln63_fu_526_p2 == 1'd1)) | ((ap_predicate_op75_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op73_write_state5 == 1'b1) & (y0_full_n == 1'b0)) | ((ap_predicate_op63_write_state5 == 1'b1) & (y1_full_n == 1'b0)) | ((ap_predicate_op61_write_state5 == 1'b1) & (y0_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_on_subcall_done = ((ap_sync_grp_decoder_bit_fu_316_ap_ready & ap_sync_grp_decoder_bit_fu_316_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state8 = ((y1_full_n == 1'b0) | (y0_full_n == 1'b0) | (output_empty_n == 1'b0));
end

always @ (*) begin
    ap_predicate_op115_write_state18 = ((icmp_ln96_reg_740 == 1'd1) & (trunc_ln63_reg_693 == 1'd1));
end

always @ (*) begin
    ap_predicate_op61_write_state5 = ((trunc_ln63_fu_522_p1 == 1'd0) & (icmp_ln63_fu_526_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op63_write_state5 = ((trunc_ln63_fu_522_p1 == 1'd0) & (icmp_ln63_fu_526_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op73_write_state5 = ((trunc_ln63_fu_522_p1 == 1'd1) & (icmp_ln63_fu_526_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op75_write_state5 = ((trunc_ln63_fu_522_p1 == 1'd1) & (icmp_ln63_fu_526_p2 == 1'd1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_decoder_bit_fu_316_ap_done = (grp_decoder_bit_fu_316_ap_done | ap_sync_reg_grp_decoder_bit_fu_316_ap_done);

assign ap_sync_grp_decoder_bit_fu_316_ap_ready = (grp_decoder_bit_fu_316_ap_ready | ap_sync_reg_grp_decoder_bit_fu_316_ap_ready);

assign data_in_TREADY = regslice_both_data_in_V_data_V_U_ack_in;

assign data_out_TVALID = regslice_both_data_out_V_data_V_U_vld_out;

assign grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start = grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_ap_start_reg;

assign grp_decoder_Pipeline_VITIS_LOOP_27_1_fu_295_data_out_TREADY = (data_out_TREADY_int_regslice & ap_CS_fsm_state3);

assign grp_decoder_bit_fu_316_ap_start = grp_decoder_bit_fu_316_ap_start_reg;

assign grp_fu_489_p2 = (count + 32'd2);

assign i_8_fu_531_p2 = (i_fu_230 + 31'd1);

assign icmp_ln63_fu_526_p2 = (($signed(zext_ln63_fu_518_p1) < $signed(shl_ln_reg_688)) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_642_p2 = (($signed(grp_fu_489_p2) > $signed(32'd32)) ? 1'b1 : 1'b0);

assign p_Result_11_fu_588_p4 = {output_pixl_temp_V[4 - 1:2], |(output_dout), output_pixl_temp_V[0:0]};

assign p_Result_12_fu_620_p4 = {|(output_dout), output_pixl_temp_V[3 - 1:0]};

assign p_Result_2_fu_604_p4 = {output_pixl_temp_V[4 - 1:3], |(output_dout), output_pixl_temp_V[1:0]};

assign p_Result_6_fu_544_p1 = data_in_TDATA_int_regslice[0:0];

assign p_Result_8_fu_572_p4 = {output_pixl_temp_V[4-1:1], |(output_dout)};

assign p_Result_s_fu_567_p1 = data_in_TDATA_int_regslice[0:0];

assign shl_ln_fu_507_p3 = {{DATA_LEN_1_loc_fu_234}, {2'd0}};

assign trunc_ln63_fu_522_p1 = i_fu_230[0:0];

assign zext_ln217_fu_648_p1 = p_Result_12_fu_620_p4;

assign zext_ln63_fu_518_p1 = i_fu_230;

always @ (posedge ap_clk) begin
    shl_ln_reg_688[1:0] <= 2'b00;
end


// synthesis translate_off
`include "decoder_hls_deadlock_detector.vh"
`include "decoder_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //decoder

