#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Nov 14 15:34:04 2020
# Process ID: 31700
# Current directory: C:/minsys1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28888 C:\minsys1\minisys1.xpr
# Log file: C:/minsys1/vivado.log
# Journal file: C:/minsys1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/minsys1/minisys1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 802.715 ; gain = 182.918
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/minisys1_classfiles/minisys/sim/exe_sim.v
update_compile_order -fileset sim_1
set_property top exe_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'exe_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/minsys1/minisys1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/minsys1/minisys1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj exe_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minsys1/minisys1.srcs/sources_1/imports/minisys/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/minisys1_classfiles/minisys/sim/exe_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0d53f2660cb40449f945c053a11515d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot exe_sim_behav xil_defaultlib.exe_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Executs32
Compiling module xil_defaultlib.exe_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot exe_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/minsys1/minisys1.sim/sim_1/behav/xsim/xsim.dir/exe_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 83.352 ; gain = 1.281
INFO: [Common 17-206] Exiting Webtalk at Sat Nov 14 15:46:20 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 815.684 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "exe_sim_behav -key {Behavioral:sim_1:Functional:exe_sim} -tclbatch {exe_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source exe_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exe_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 861.227 ; gain = 45.543
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 861.227 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'exe_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/minsys1/minisys1.sim/sim_1/behav/xsim/prgrom.mif'
INFO: [SIM-utils-43] Exported 'C:/minsys1/minisys1.sim/sim_1/behav/xsim/prgmip32.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj exe_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c0d53f2660cb40449f945c053a11515d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot exe_sim_behav xil_defaultlib.exe_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/minsys1/minisys1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "exe_sim_behav -key {Behavioral:sim_1:Functional:exe_sim} -tclbatch {exe_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source exe_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'exe_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 861.227 ; gain = 0.000
run 10 us
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ram -dir c:/minsys1/minisys1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ram} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips ram]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ram' to 'ram' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ram'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ram'...
catch { config_ip_cache -export [get_ips -all ram] }
export_ip_user_files -of_objects [get_files c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci]
launch_runs -jobs 4 ram_synth_1
[Sat Nov 14 15:55:55 2020] Launched ram_synth_1...
Run output will be captured here: C:/minsys1/minisys1.runs/ram_synth_1/runme.log
export_simulation -of_objects [get_files c:/minsys1/minisys1.srcs/sources_1/ip/ram/ram.xci] -directory C:/minsys1/minisys1.ip_user_files/sim_scripts -ip_user_files_dir C:/minsys1/minisys1.ip_user_files -ipstatic_source_dir C:/minsys1/minisys1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/minsys1/minisys1.cache/compile_simlib/modelsim} {questa=C:/minsys1/minisys1.cache/compile_simlib/questa} {riviera=C:/minsys1/minisys1.cache/compile_simlib/riviera} {activehdl=C:/minsys1/minisys1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/minsys1/minisys1.srcs/sources_1/ip/ram/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../minisys1.srcs/sources_1/ip/ram/dmem32.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/minsys1/minisys1.srcs/sources_1/ip/ram/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../minisys1.srcs/sources_1/ip/ram/dmem32.coe'
reset_run ram_synth_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 14 15:58:21 2020...
