# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ECE216BNew.srcs/sources_1/new/EntityLib.v" \
"../../../../ECE216BNew.srcs/sources_1/new/ArrayTop.v" \
"../../../../ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" \
"../../../../ECE216BNew.srcs/sources_1/new/output_mapper.v" \
"../../../../ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" \
"../../../../ECE216BNew.srcs/sources_1/new/output_mapper_2.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_LAYER_2_VALID_MUX_1/sim/MEMDesign_LAYER_2_VALID_MUX_1.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0/sim/MEMDesign_LAYER_2_INPUT_DATA_MEMCONTROL_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_LAYER_2_BLOCKRAM_0/sim/MEMDesign_LAYER_2_BLOCKRAM_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_2/sim/MEMDesign_HA_1BM_0_2.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CONFIG_BLOCKRAM_0/sim/MEMDesign_CONFIG_BLOCKRAM_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CONFIG_MEMCONTROL_0/sim/MEMDesign_CONFIG_MEMCONTROL_0.v" \
"../../../../ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" \
"../../../../ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" \
"../../../../ECE216BNew.srcs/sim_1/new/tb2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
