cocci_test_suite() {
	struct pp_smu_funcs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 911 */;
	struct clock_source **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 905 */;
	const struct resource_create_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 891 */;
	struct dce_hwseq cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 877 */;
	struct dce_hwseq *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 874 */;
	const struct dce_hwseq_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 870 */;
	const struct dce_hwseq_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 866 */;
	const struct dce_hwseq_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 862 */;
	struct dcn10_stream_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 851 */;
	struct dcn10_stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 850 */;
	enum engine_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 847 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 840 */;
	struct audio *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 839 */;
	struct resource_straps *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 833 */;
	struct dce110_clk_src cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 815 */;
	struct dce110_clk_src *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 814 */;
	const struct dce110_clk_src_regs *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 811 */;
	enum clock_source_id cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 810 */;
	struct dc_bios *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 809 */;
	struct clock_source *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 807 */;
	struct dcn10_link_encoder cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 786 */;
	struct dcn10_link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 785 */;
	const struct encoder_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 783 */;
	struct link_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 782 */;
	const struct encoder_feature_support cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 771 */;
	struct optc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 754 */;
	struct optc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 753 */;
	struct timing_generator *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 749 */;
	struct dcn10_hubbub cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 735 */;
	struct dcn10_hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 735 */;
	struct hubbub *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 733 */;
	struct dcn10_mpc cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 718 */;
	struct dcn10_mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 718 */;
	struct mpc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 716 */;
	struct dce_i2c_hw cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 706 */;
	struct dce_i2c_hw *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 701 */;
	const struct _vcs_dpi_ip_params_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 70 */;
	const struct dce_i2c_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 697 */;
	const struct dce_i2c_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 693 */;
	const struct dce_i2c_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 684 */[];
	struct aux_engine_dce110 cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 668 */;
	struct aux_engine_dce110 *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 667 */;
	struct dce_aux *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 663 */;
	struct dcn10_opp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 651 */;
	struct dcn10_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 650 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 647 */;
	struct dcn10_ipp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 634 */;
	struct dcn10_ipp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 633 */;
	struct input_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 630 */;
	struct dcn10_dpp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 620 */;
	struct dcn10_dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 619 */;
	struct dpp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 615 */;
	struct dpp **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 609 */;
	const struct dc_debug_options cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 598 */;
	const struct dc_plane_cap cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 544 */;
	const struct resource_caps cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 524 */;
	const struct dce110_clk_src_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 520 */;
	const struct dce110_clk_src_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 516 */;
	const struct dce110_clk_src_regs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 509 */[];
	enum transmitter cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 483 */;
	const struct dcn_hubbub_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 478 */;
	const struct dcn_hubbub_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 474 */;
	const struct dcn_hubbub_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 470 */;
	const struct dcn_mi_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 466 */;
	const struct dcn_mi_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 462 */;
	const struct dcn_mi_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 455 */[];
	const struct bios_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 445 */;
	const struct dcn_optc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 441 */;
	const struct dcn_optc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 437 */;
	const struct dcn_optc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 430 */[];
	const struct dcn_mpc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 423 */;
	const struct dcn_mpc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 419 */;
	const struct dcn_mpc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 408 */;
	const struct dcn_dpp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 403 */;
	const struct dcn_dpp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 397 */;
	const struct dcn_dpp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 390 */[];
	const struct dce110_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 376 */[];
	const struct dcn10_opp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 366 */;
	const struct dcn10_opp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 362 */;
	const struct dcn10_opp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 355 */[];
	const struct dcn10_ipp_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 346 */;
	const struct dcn10_ipp_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 342 */;
	const struct dcn10_ipp_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 335 */[];
	const struct dce110_aux_registers_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 326 */;
	const struct dce110_aux_registers_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 322 */;
	const struct dcn10_link_enc_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 318 */;
	const struct dcn10_link_enc_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 314 */;
	const struct dcn10_link_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 307 */[];
	const struct dcn10_link_enc_hpd_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 294 */[];
	const struct dcn10_link_enc_aux_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 282 */[];
	const struct dce_audio_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 273 */;
	const struct dce_audio_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 269 */;
	const struct dce_audio_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 257 */[];
	const struct dcn10_stream_encoder_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 248 */;
	const struct dcn10_stream_encoder_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 244 */;
	const struct dcn10_stream_enc_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 237 */[];
	const struct dce_abm_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 228 */;
	const struct dce_abm_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 224 */;
	const struct dce_abm_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 220 */;
	const struct dce_dmcu_mask cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 216 */;
	const struct dce_dmcu_shift cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 212 */;
	const struct dce_dmcu_registers cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 208 */;
	struct dcn10_resource_pool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1605 */;
	const struct dc_init_data *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1601 */;
	struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1600 */;
	enum dcn10_clk_src_array_id{DCN10_CLK_SRC_PLL0, DCN10_CLK_SRC_PLL1, DCN10_CLK_SRC_PLL2, DCN10_CLK_SRC_PLL3, DCN10_CLK_SRC_TOTAL, DCN101_CLK_SRC_TOTAL=DCN10_CLK_SRC_PLL3,} cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 150 */;
	struct irq_service_init_data cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1476 */;
	struct display_mode_lib *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1428 */;
	struct dcn_ip_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1427 */;
	struct dcn_soc_bounding_box *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1426 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1316 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1315 */;
	int cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1313 */;
	struct dcn10_resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1311 */;
	struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1310 */;
	uint8_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1309 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1308 */;
	const struct resource_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1288 */;
	const struct dc_cap_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1284 */;
	struct dc_link *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1259 */;
	struct stream_encoder *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1252 */;
	enum swizzle_mode_values cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1241 */;
	enum surface_pixel_format cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1238 */;
	struct dc_plane_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1234 */;
	const struct dc_plane_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1174 */;
	struct dc_caps *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1174 */;
	struct resource_pool **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1165 */;
	struct dc_surface_dcc_cap *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1157 */;
	const struct dc_dcc_surface_param *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1156 */;
	struct resource_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1130 */;
	const struct resource_pool *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1127 */;
	const struct _vcs_dpi_soc_bounding_box_st cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 110 */;
	struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1079 */;
	struct dc_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1076 */;
	const struct dc *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1075 */;
	enum dc_status cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1074 */;
	struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1050 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1050 */;
	const struct dc_stream_state *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1026 */;
	struct pixel_clk_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1024 */;
	const struct pipe_ctx *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1023 */;
	struct dcn10_hubp cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1012 */;
	struct dcn10_hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1011 */;
	struct hubp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.c 1007 */;
}
