// Seed: 2694350853
macromodule module_0 (
    id_1
);
  input wire id_1;
  wire id_2, id_3 = id_2, id_4;
  assign module_1.id_1 = 0;
  wire id_5;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  always_latch disable id_6;
endmodule
module module_1;
  parameter id_1 = id_1;
  assign id_2 = -1'b0;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
program module_3 (
    input wor id_0
);
  wire id_2 = 1'b0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
