# Testbench-Development-and-Verification-of-a-Universal-Shift-Register-Using-SystemVerilog

![image](https://github.com/user-attachments/assets/cc0d16a9-82e3-4b08-9179-c554836a643c)


![image](https://github.com/user-attachments/assets/ac4cc536-a37b-424f-b836-af1bbe8313a2)


![image](https://github.com/user-attachments/assets/0c244116-6c9e-4ee7-9132-ee5a8c6cb3dc)
