{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1569441183288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1569441183289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 22:53:00 2019 " "Processing started: Wed Sep 25 22:53:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1569441183289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1569441183289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sync_general -c sync_general " "Command: quartus_map --read_settings_files=on --write_settings_files=off sync_general -c sync_general" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1569441183289 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1569441183578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/labs/components/lab3/lab2sync/receive/sync_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/labs/components/lab3/lab2sync/receive/sync_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_receive " "Found entity 1: sync_receive" {  } { { "../receive/sync_receive.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/receive/sync_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569441183627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569441183627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/labs/components/lab3/lab2sync/transmit/sync_transmit.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/labs/components/lab3/lab2sync/transmit/sync_transmit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_transmit " "Found entity 1: sync_transmit" {  } { { "../transmit/sync_transmit.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/transmit/sync_transmit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569441183629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569441183629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_general.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_general.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_general " "Found entity 1: sync_general" {  } { { "sync_general.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/general/sync_general.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569441183633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569441183633 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sync_general " "Elaborating entity \"sync_general\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1569441183659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_transmit sync_transmit:transmitter " "Elaborating entity \"sync_transmit\" for hierarchy \"sync_transmit:transmitter\"" {  } { { "sync_general.v" "transmitter" { Text "E:/study/Labs/Components/lab3/lab2sync/general/sync_general.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569441183668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sync_transmit.v(32) " "Verilog HDL assignment warning at sync_transmit.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../transmit/sync_transmit.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/transmit/sync_transmit.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1569441183669 "|sync_general|sync_transmit:transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_transmit.v(38) " "Verilog HDL assignment warning at sync_transmit.v(38): truncated value with size 32 to match size of target (3)" {  } { { "../transmit/sync_transmit.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/transmit/sync_transmit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1569441183669 "|sync_general|sync_transmit:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_receive sync_receive:receiver " "Elaborating entity \"sync_receive\" for hierarchy \"sync_receive:receiver\"" {  } { { "sync_general.v" "receiver" { Text "E:/study/Labs/Components/lab3/lab2sync/general/sync_general.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1569441183671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sync_receive.v(33) " "Verilog HDL assignment warning at sync_receive.v(33): truncated value with size 32 to match size of target (6)" {  } { { "../receive/sync_receive.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/receive/sync_receive.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1569441183677 "|sync_general|sync_receive:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 sync_receive.v(35) " "Verilog HDL assignment warning at sync_receive.v(35): truncated value with size 32 to match size of target (6)" {  } { { "../receive/sync_receive.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/receive/sync_receive.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1569441183677 "|sync_general|sync_receive:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sync_receive.v(44) " "Verilog HDL assignment warning at sync_receive.v(44): truncated value with size 32 to match size of target (3)" {  } { { "../receive/sync_receive.v" "" { Text "E:/study/Labs/Components/lab3/lab2sync/receive/sync_receive.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1569441183677 "|sync_general|sync_receive:receiver"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1569441184423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1569441184697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1569441184697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1569441184717 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1569441184717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1569441184717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1569441184717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1569441184731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 22:53:04 2019 " "Processing ended: Wed Sep 25 22:53:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1569441184731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1569441184731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1569441184731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569441184731 ""}
