{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_eq_solver_hps.qsys soc_eq_solver_hps.BAK.qsys " "Backing up file \"soc_eq_solver_hps.qsys\" to \"soc_eq_solver_hps.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1555609515004 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd soc_eq_solver_hps.BAK.vhd " "Backing up file \"soc_eq_solver_hps/synthesis/soc_eq_solver_hps.vhd\" to \"soc_eq_solver_hps.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1555609515039 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_eq_solver_hps.qsys " "Started upgrading IP component Qsys with file \"soc_eq_solver_hps.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1555609515039 ""}
{ "Info" "" "" "2019.04.18.19:45:41 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2019.04.18.19:45:41 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1555609542004 ""}
{ "Info" "" "" "2019.04.18.19:45:42 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2019.04.18.19:45:42 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1555609542016 ""}
{ "Info" "soc_eq_solver_hps_generation.rpt" "" "2019.04.18.19:46:06 Info: Saving generation log to D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps" {  } {  } 0 0 "2019.04.18.19:46:06 Info: Saving generation log to D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps" 0 0 "Shell" 0 -1 1555609566617 ""}
{ "Info" "" "" "2019.04.18.19:46:06 Info: Starting: Create simulation model" {  } {  } 0 0 "2019.04.18.19:46:06 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1555609566619 ""}
{ "Info" "" "" "2019.04.18.19:46:06 Info: qsys-generate \"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps.qsys\" --simulation=VHDL --allow-mixed-language-simulation --output-directory=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.04.18.19:46:06 Info: qsys-generate \"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps.qsys\" --simulation=VHDL --allow-mixed-language-simulation --output-directory=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\simulation\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1555609566625 ""}
{ "Info" "soc_eq_solver_hps.qsys" "" "2019.04.18.19:46:06 Info: Loading soc_eq_solver_parallel" {  } {  } 0 0 "2019.04.18.19:46:06 Info: Loading soc_eq_solver_parallel" 0 0 "Shell" 0 -1 1555609566673 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Reading input file" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Reading input file" 0 0 "Shell" 0 -1 1555609567071 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1555609567073 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1555609567076 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1555609567081 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1555609567082 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1555609567082 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1555609567086 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1555609567086 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1555609567086 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1555609567087 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing module fifo_HPS_to_FPGA" 0 0 "Shell" 0 -1 1555609567088 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Adding ready \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Adding ready \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1555609567088 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing module ready" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing module ready" 0 0 "Shell" 0 -1 1555609567088 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Building connections" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Building connections" 0 0 "Shell" 0 -1 1555609567089 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1555609567090 ""}
{ "Info" "" "" "2019.04.18.19:46:07 Info: Validating" {  } {  } 0 0 "2019.04.18.19:46:07 Info: Validating" 0 0 "Shell" 0 -1 1555609567091 ""}
{ "Info" "" "" "2019.04.18.19:46:14 Info: Done reading input file" {  } {  } 0 0 "2019.04.18.19:46:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1555609574267 ""}
{ "Info" "" "" "2019.04.18.19:46:17 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.18.19:46:17 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555609577390 ""}
{ "Info" "" "" "2019.04.18.19:46:17 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.18.19:46:17 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555609577390 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1555609577392 ""}
{ "Warning" "" "" "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555609577392 ""}
{ "Warning" "" "" "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555609577392 ""}
{ "Info" "" "" "2019.04.18.19:46:17 Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.04.18.19:46:17 Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1555609577393 ""}
{ "Warning" "" "" "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1555609577396 ""}
{ "Warning" "" "" "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1555609577396 ""}
{ "Warning" "" "" "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 0 "2019.04.18.19:46:17 Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" 0 0 "Shell" 0 -1 1555609577396 ""}
{ "Info" "" "" "2019.04.18.19:46:19 Info: soc_eq_solver_hps: Generating soc_eq_solver_hps \"soc_eq_solver_hps\" for SIM_VHDL" {  } {  } 0 0 "2019.04.18.19:46:19 Info: soc_eq_solver_hps: Generating soc_eq_solver_hps \"soc_eq_solver_hps\" for SIM_VHDL" 0 0 "Shell" 0 -1 1555609579210 ""}
{ "Info" "" "" "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1555609586692 ""}
{ "Info" "" "" "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 0 "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1555609586711 ""}
{ "Info" "" "" "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1555609586711 ""}
{ "Info" "" "" "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2019.04.18.19:46:26 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1555609586711 ""}
{ "Warning" "" "" "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1555609587354 ""}
{ "Warning" "" "" "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1555609587354 ""}
{ "Warning" "" "" "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555609587362 ""}
{ "Warning" "" "" "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.18.19:46:27 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555609587363 ""}
{ "Info" "" "" "2019.04.18.19:46:32 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2019.04.18.19:46:32 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1555609592761 ""}
{ "Info" "" "" "2019.04.18.19:46:33 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.18.19:46:33 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555609593387 ""}
{ "Info" "" "" "2019.04.18.19:46:33 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.18.19:46:33 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555609593804 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.18.19:46:33 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.04.18.19:46:33 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1555609593809 ""}
{ "Warning" "" "" "2019.04.18.19:46:33 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.18.19:46:33 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555609593809 ""}
{ "Warning" "" "" "2019.04.18.19:46:33 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.18.19:46:33 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555609593810 ""}
{ "Info" "" "" "2019.04.18.19:46:36 Info: ARM_A9_HPS: \"soc_eq_solver_hps\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2019.04.18.19:46:36 Info: ARM_A9_HPS: \"soc_eq_solver_hps\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1555609596230 ""}
{ "Info" "" "" "2019.04.18.19:46:36 Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" {  } {  } 0 0 "2019.04.18.19:46:36 Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" 0 0 "Shell" 0 -1 1555609596256 ""}
{ "Info" "  ]" "" "2019.04.18.19:46:36 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0002_Onchip_SRAM_gen//soc_eq_solver_hps_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0002_Onchip_SRAM_gen" {  } {  } 0 0 "2019.04.18.19:46:36 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0002_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0002_Onchip_SRAM_gen//soc_eq_solver_hps_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0002_Onchip_SRAM_gen" 0 0 "Shell" 0 -1 1555609596256 ""}
{ "Info" "" "" "2019.04.18.19:46:38 Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" {  } {  } 0 0 "2019.04.18.19:46:38 Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" 0 0 "Shell" 0 -1 1555609598434 ""}
{ "Info" "" "" "2019.04.18.19:46:38 Info: Onchip_SRAM: \"soc_eq_solver_hps\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2019.04.18.19:46:38 Info: Onchip_SRAM: \"soc_eq_solver_hps\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1555609598452 ""}
{ "Info" "" "" "2019.04.18.19:46:39 Info: System_PLL: \"soc_eq_solver_hps\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2019.04.18.19:46:39 Info: System_PLL: \"soc_eq_solver_hps\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1555609599729 ""}
{ "Info" "" "" "2019.04.18.19:46:39 Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" {  } {  } 0 0 "2019.04.18.19:46:39 Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" 0 0 "Shell" 0 -1 1555609599784 ""}
{ "Info" "  ]" "" "2019.04.18.19:46:39 Info: fifo_HPS_to_FPGA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0003_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0003_fifo_HPS_to_FPGA_gen//soc_eq_solver_hps_fifo_HPS_to_FPGA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0003_fifo_HPS_to_FPGA_gen" {  } {  } 0 0 "2019.04.18.19:46:39 Info: fifo_HPS_to_FPGA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0003_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0003_fifo_HPS_to_FPGA_gen//soc_eq_solver_hps_fifo_HPS_to_FPGA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0003_fifo_HPS_to_FPGA_gen" 0 0 "Shell" 0 -1 1555609599784 ""}
{ "Info" "" "" "2019.04.18.19:46:40 Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" {  } {  } 0 0 "2019.04.18.19:46:40 Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" 0 0 "Shell" 0 -1 1555609600912 ""}
{ "Info" "" "" "2019.04.18.19:46:40 Info: fifo_HPS_to_FPGA: \"soc_eq_solver_hps\" instantiated altera_avalon_fifo \"fifo_HPS_to_FPGA\"" {  } {  } 0 0 "2019.04.18.19:46:40 Info: fifo_HPS_to_FPGA: \"soc_eq_solver_hps\" instantiated altera_avalon_fifo \"fifo_HPS_to_FPGA\"" 0 0 "Shell" 0 -1 1555609600935 ""}
{ "Info" "" "" "2019.04.18.19:46:40 Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'" {  } {  } 0 0 "2019.04.18.19:46:40 Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'" 0 0 "Shell" 0 -1 1555609600964 ""}
{ "Info" "  ]" "" "2019.04.18.19:46:40 Info: ready:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0004_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0004_ready_gen//soc_eq_solver_hps_ready_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0004_ready_gen" {  } {  } 0 0 "2019.04.18.19:46:40 Info: ready:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0004_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0004_ready_gen//soc_eq_solver_hps_ready_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0004_ready_gen" 0 0 "Shell" 0 -1 1555609600964 ""}
{ "Info" "" "" "2019.04.18.19:46:41 Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'" {  } {  } 0 0 "2019.04.18.19:46:41 Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'" 0 0 "Shell" 0 -1 1555609601693 ""}
{ "Info" "" "" "2019.04.18.19:46:41 Info: ready: \"soc_eq_solver_hps\" instantiated altera_avalon_pio \"ready\"" {  } {  } 0 0 "2019.04.18.19:46:41 Info: ready: \"soc_eq_solver_hps\" instantiated altera_avalon_pio \"ready\"" 0 0 "Shell" 0 -1 1555609601709 ""}
{ "Info" "" "" "2019.04.18.19:46:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:46:43 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609603328 ""}
{ "Info" "" "" "2019.04.18.19:46:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:46:43 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609603686 ""}
{ "Info" "" "" "2019.04.18.19:46:44 Info: mm_interconnect_0: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.04.18.19:46:44 Info: mm_interconnect_0: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1555609604826 ""}
{ "Info" "" "" "2019.04.18.19:46:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:46:46 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609606229 ""}
{ "Info" "" "" "2019.04.18.19:46:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:46:46 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609606586 ""}
{ "Info" "" "" "2019.04.18.19:46:47 Info: mm_interconnect_1: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.04.18.19:46:47 Info: mm_interconnect_1: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1555609607679 ""}
{ "Info" "" "" "2019.04.18.19:46:47 Info: irq_mapper: \"soc_eq_solver_hps\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.04.18.19:46:47 Info: irq_mapper: \"soc_eq_solver_hps\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1555609607705 ""}
{ "Info" "" "" "2019.04.18.19:46:47 Info: rst_controller: \"soc_eq_solver_hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.04.18.19:46:47 Info: rst_controller: \"soc_eq_solver_hps\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1555609607741 ""}
{ "Info" "" "" "2019.04.18.19:46:47 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.04.18.19:46:47 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1555609607976 ""}
{ "Info" "" "" "2019.04.18.19:46:48 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.04.18.19:46:48 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1555609608781 ""}
{ "Info" "" "" "2019.04.18.19:46:48 Info: sys_pll: Generating simgen model" {  } {  } 0 0 "2019.04.18.19:46:48 Info: sys_pll: Generating simgen model" 0 0 "Shell" 0 -1 1555609608844 ""}
{ "Info" "soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "2"\n    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"\n    Info (12134): Parameter "phase_shift1" = "-3000 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4820 megabytes\n    Info: Processing ended: Thu Apr 18 19:47:10 2019\n    Info: Elapsed time: 00:00:16\n    Info: Total CPU time (on all processors): 00:00:02\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4739 megabytes\n    Info: Processing ended: Thu Apr 18 19:47:10 2019\n    Info: Elapsed time: 00:00:19\n    Info: Total CPU time (on all processors): 00:00:03" "" "2019.04.18.19:47:12 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Apr 18 19:46:51 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Apr 18 19:46:54 2019\nInfo: Command: quartus_map soc_eq_solver_hps_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps_system_pll_sys_pll.v\n    Info (12023): Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"soc_eq_solver_hps_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen" {  } {  } 0 0 "2019.04.18.19:47:12 Info: sys_pll: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Apr 18 19:46:51 2019\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Thu Apr 18 19:46:54 2019\nInfo: Command: quartus_map soc_eq_solver_hps_System_PLL_sys_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_eq_solver_hps_system_pll_sys_pll.v\n    Info (12023): Found entity 1: soc_eq_solver_hps_System_PLL_sys_pll File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 2\nInfo (12127): Elaborating entity \"soc_eq_solver_hps_System_PLL_sys_pll\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen/soc_eq_solver_hps_System_PLL_sys_pll.v Line: 88\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0008_sys_pll_gen" 0 0 "Shell" 0 -1 1555609632630 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: sys_pll: Simgen was successful" {  } {  } 0 0 "2019.04.18.19:47:12 Info: sys_pll: Simgen was successful" 0 0 "Shell" 0 -1 1555609632638 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1555609632772 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1555609632795 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" 0 0 "Shell" 0 -1 1555609632817 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1555609632851 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" 0 0 "Shell" 0 -1 1555609632894 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1555609632932 ""}
{ "Info" "" "" "2019.04.18.19:47:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.18.19:47:12 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1555609632992 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1555609633034 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1555609633075 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609633101 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" 0 0 "Shell" 0 -1 1555609633214 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609633295 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609633302 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1555609633322 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1555609633389 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1555609633421 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1555609633452 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609633460 ""}
{ "Info" "" "" "2019.04.18.19:47:13 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" {  } {  } 0 0 "2019.04.18.19:47:13 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1555609633481 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609633492 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:13 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609633493 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1555609634177 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1555609634228 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1555609634284 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1555609634317 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1555609634352 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634364 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1555609634379 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1555609634401 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1555609634433 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634441 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: crosser: \"mm_interconnect_1\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: crosser: \"mm_interconnect_1\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1555609634484 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634501 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1555609634683 ""}
{ "Info" "verbosity_pkg.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634684 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634685 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634687 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634689 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634690 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634691 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation/submodules" 0 0 "Shell" 0 -1 1555609634692 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.04.18.19:47:14 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1555609634745 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: soc_eq_solver_hps: Done \"soc_eq_solver_hps\" with 38 modules, 71 files" {  } {  } 0 0 "2019.04.18.19:47:14 Info: soc_eq_solver_hps: Done \"soc_eq_solver_hps\" with 38 modules, 71 files" 0 0 "Shell" 0 -1 1555609634751 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.18.19:47:14 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1555609634814 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: Finished: Create simulation model" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1555609634814 ""}
{ "Info" "" "" "2019.04.18.19:47:14 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2019.04.18.19:47:14 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1555609634814 ""}
{ "Info" "" --use-relative-paths=true" "" "2019.04.18.19:47:14 Info: sim-script-gen --spd=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\soc_eq_solver_hps.spd\" --output-directory=\"D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:14 Info: sim-script-gen --spd=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\soc_eq_solver_hps.spd\" --output-directory=\"D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609634814 ""}
{ "Info" " --use-relative-paths=true" "" "2019.04.18.19:47:14 Info: Doing: ip-make-simscript --spd=D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\soc_eq_solver_hps.spd --output-directory=D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:14 Info: Doing: ip-make-simscript --spd=D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\soc_eq_solver_hps.spd --output-directory=D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609634818 ""}
{ "Info" " directory:" "" "2019.04.18.19:47:17 Info: Generating the following file(s) for MODELSIM simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Generating the following file(s) for MODELSIM simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609637481 ""}
{ "Info" "msim_setup.tcl" "" "2019.04.18.19:47:17 Info:     mentor" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     mentor" 0 0 "Shell" 0 -1 1555609637514 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2019.04.18.19:47:17 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1555609637517 ""}
{ "Info" " directory:" "" "2019.04.18.19:47:17 Info: Generating the following file(s) for VCSMX simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Generating the following file(s) for VCSMX simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609637523 ""}
{ "Info" "synopsys_sim.setup" "" "2019.04.18.19:47:17 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1555609637530 ""}
{ "Info" "vcsmx_setup.sh" "" "2019.04.18.19:47:17 Info:     synopsys/vcsmx" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1555609637559 ""}
{ "Info" " directory:" "" "2019.04.18.19:47:17 Info: Generating the following file(s) for NCSIM simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Generating the following file(s) for NCSIM simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609637581 ""}
{ "Info" "cds.lib" "" "2019.04.18.19:47:17 Info:     cadence" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     cadence" 0 0 "Shell" 0 -1 1555609637587 ""}
{ "Info" "hdl.var" "" "2019.04.18.19:47:17 Info:     cadence" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     cadence" 0 0 "Shell" 0 -1 1555609637731 ""}
{ "Info" "ncsim_setup.sh" "" "2019.04.18.19:47:17 Info:     cadence" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     cadence" 0 0 "Shell" 0 -1 1555609637772 ""}
{ "Info" " directory" "" "2019.04.18.19:47:17 Info:     32 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     32 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1555609637773 ""}
{ "Info" " directory:" "" "2019.04.18.19:47:17 Info: Generating the following file(s) for RIVIERA simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Generating the following file(s) for RIVIERA simulator in D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609637777 ""}
{ "Info" "rivierapro_setup.tcl" "" "2019.04.18.19:47:17 Info:     aldec" {  } {  } 0 0 "2019.04.18.19:47:17 Info:     aldec" 0 0 "Shell" 0 -1 1555609637809 ""}
{ "Info" "." "" "2019.04.18.19:47:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" {  } {  } 0 0 "2019.04.18.19:47:17 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/simulation" 0 0 "Shell" 0 -1 1555609637810 ""}
{ "Info" "" "" "2019.04.18.19:47:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2019.04.18.19:47:17 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1555609637810 ""}
{ "Info" "" "" "2019.04.18.19:47:17 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2019.04.18.19:47:17 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1555609637810 ""}
{ "Info" "" "" "2019.04.18.19:47:17 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1555609637810 ""}
{ "Info" "" "" "2019.04.18.19:47:17 Info: qsys-generate \"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps.qsys\" --block-symbol-file --output-directory=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.04.18.19:47:17 Info: qsys-generate \"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps.qsys\" --block-symbol-file --output-directory=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1555609637810 ""}
{ "Info" "soc_eq_solver_hps.qsys" "" "2019.04.18.19:47:17 Info: Loading soc_eq_solver_parallel" {  } {  } 0 0 "2019.04.18.19:47:17 Info: Loading soc_eq_solver_parallel" 0 0 "Shell" 0 -1 1555609637812 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Reading input file" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Reading input file" 0 0 "Shell" 0 -1 1555609638164 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1555609638165 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1555609638167 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1555609638168 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1555609638170 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1555609638170 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1555609638170 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1555609638170 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1555609638170 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1555609638170 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing module fifo_HPS_to_FPGA" 0 0 "Shell" 0 -1 1555609638171 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Adding ready \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Adding ready \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1555609638171 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing module ready" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing module ready" 0 0 "Shell" 0 -1 1555609638171 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Building connections" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Building connections" 0 0 "Shell" 0 -1 1555609638171 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1555609638172 ""}
{ "Info" "" "" "2019.04.18.19:47:18 Info: Validating" {  } {  } 0 0 "2019.04.18.19:47:18 Info: Validating" 0 0 "Shell" 0 -1 1555609638172 ""}
{ "Info" "" "" "2019.04.18.19:47:31 Info: Done reading input file" {  } {  } 0 0 "2019.04.18.19:47:31 Info: Done reading input file" 0 0 "Shell" 0 -1 1555609651484 ""}
{ "Info" "" "" "2019.04.18.19:47:37 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.18.19:47:37 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555609657889 ""}
{ "Info" "" "" "2019.04.18.19:47:37 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.18.19:47:37 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555609657889 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1555609657889 ""}
{ "Warning" "" "" "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555609657889 ""}
{ "Warning" "" "" "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555609657889 ""}
{ "Info" "" "" "2019.04.18.19:47:37 Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.04.18.19:47:37 Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1555609657892 ""}
{ "Warning" "" "" "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1555609657892 ""}
{ "Warning" "" "" "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1555609657892 ""}
{ "Warning" "" "" "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 0 "2019.04.18.19:47:37 Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" 0 0 "Shell" 0 -1 1555609657892 ""}
{ "Info" "" "" "2019.04.18.19:47:39 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.18.19:47:39 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1555609659996 ""}
{ "Info" "" "" "2019.04.18.19:47:39 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2019.04.18.19:47:39 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1555609659996 ""}
{ "Info" "" "" "2019.04.18.19:47:39 Info:" {  } {  } 0 0 "2019.04.18.19:47:39 Info:" 0 0 "Shell" 0 -1 1555609659996 ""}
{ "Info" "" "" "2019.04.18.19:47:39 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2019.04.18.19:47:39 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1555609659996 ""}
{ "Info" "" "" "2019.04.18.19:47:39 Info: qsys-generate \"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps.qsys\" --synthesis=VHDL --output-directory=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" {  } {  } 0 0 "2019.04.18.19:47:39 Info: qsys-generate \"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps.qsys\" --synthesis=VHDL --output-directory=\"D:\\personal\\report\\master thesis\\design_files\\soc_eq_solver_parallel\\soc_eq_solver_hps\\synthesis\" --family=\"Cyclone V\" --part=5CSEMA5F31C6" 0 0 "Shell" 0 -1 1555609659996 ""}
{ "Info" "soc_eq_solver_hps.qsys" "" "2019.04.18.19:47:40 Info: Loading soc_eq_solver_parallel" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Loading soc_eq_solver_parallel" 0 0 "Shell" 0 -1 1555609660000 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Reading input file" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Reading input file" 0 0 "Shell" 0 -1 1555609660691 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Adding ARM_A9_HPS \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1555609660691 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing module ARM_A9_HPS" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing module ARM_A9_HPS" 0 0 "Shell" 0 -1 1555609660698 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Adding Onchip_SRAM \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1555609660705 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing module Onchip_SRAM" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing module Onchip_SRAM" 0 0 "Shell" 0 -1 1555609660705 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Adding System_PLL \[altera_up_avalon_sys_sdram_pll 18.0\]" 0 0 "Shell" 0 -1 1555609660707 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing module System_PLL" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing module System_PLL" 0 0 "Shell" 0 -1 1555609660707 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Adding clock_bridge_0 \[altera_clock_bridge 18.1\]" 0 0 "Shell" 0 -1 1555609660707 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing module clock_bridge_0" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing module clock_bridge_0" 0 0 "Shell" 0 -1 1555609660707 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Adding fifo_HPS_to_FPGA \[altera_avalon_fifo 18.1\]" 0 0 "Shell" 0 -1 1555609660708 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing module fifo_HPS_to_FPGA" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing module fifo_HPS_to_FPGA" 0 0 "Shell" 0 -1 1555609660708 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Adding ready \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Adding ready \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1555609660708 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing module ready" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing module ready" 0 0 "Shell" 0 -1 1555609660709 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Building connections" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Building connections" 0 0 "Shell" 0 -1 1555609660710 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Parameterizing connections" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1555609660712 ""}
{ "Info" "" "" "2019.04.18.19:47:40 Info: Validating" {  } {  } 0 0 "2019.04.18.19:47:40 Info: Validating" 0 0 "Shell" 0 -1 1555609660713 ""}
{ "Info" "" "" "2019.04.18.19:47:55 Info: Done reading input file" {  } {  } 0 0 "2019.04.18.19:47:55 Info: Done reading input file" 0 0 "Shell" 0 -1 1555609675802 ""}
{ "Info" "" "" "2019.04.18.19:48:02 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.18.19:48:02 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Info" "" "" "2019.04.18.19:48:02 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.18.19:48:02 Info: soc_eq_solver_hps.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Warning" "" "" "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Warning" "" "" "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Info" "" "" "2019.04.18.19:48:02 Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0" {  } {  } 0 0 "2019.04.18.19:48:02 Info: soc_eq_solver_hps.System_PLL: Refclk Freq: 50.0" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Warning" "" "" "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Warning" "" "" "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" {  } {  } 0 0 "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.: You have exported the interface fifo_HPS_to_FPGA.out_csr but not its associated reset interface.  Export the driver(s) of fifo_HPS_to_FPGA.reset_out" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Warning" "" "" "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" {  } {  } 0 0 "2019.04.18.19:48:02 Warning: soc_eq_solver_hps.: You have exported the interface Onchip_SRAM.s1 but not its associated reset interface.  Export the driver(s) of Onchip_SRAM.reset1" 0 0 "Shell" 0 -1 1555609682318 ""}
{ "Info" "" "" "2019.04.18.19:48:06 Info: soc_eq_solver_hps: Generating soc_eq_solver_hps \"soc_eq_solver_hps\" for QUARTUS_SYNTH" {  } {  } 0 0 "2019.04.18.19:48:06 Info: soc_eq_solver_hps: Generating soc_eq_solver_hps \"soc_eq_solver_hps\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1555609686429 ""}
{ "Info" "" "" "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" {  } {  } 0 0 "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0" 0 0 "Shell" 0 -1 1555609696424 ""}
{ "Info" "" "" "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" {  } {  } 0 0 "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1" 0 0 "Shell" 0 -1 1555609696429 ""}
{ "Info" "" "" "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" {  } {  } 0 0 "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1" 0 0 "Shell" 0 -1 1555609696429 ""}
{ "Info" "" "" "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" {  } {  } 0 0 "2019.04.18.19:48:16 Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1" 0 0 "Shell" 0 -1 1555609696429 ""}
{ "Warning" "" "" "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1555609697630 ""}
{ "Warning" "" "" "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1555609697630 ""}
{ "Warning" "" "" "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555609697630 ""}
{ "Warning" "" "" "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2019.04.18.19:48:17 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1555609697630 ""}
{ "Info" "" "" "2019.04.18.19:48:26 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" {  } {  } 0 0 "2019.04.18.19:48:26 Info: ARM_A9_HPS: \"Running  for module: ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1555609706227 ""}
{ "Info" "" "" "2019.04.18.19:48:26 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2019.04.18.19:48:26 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1555609706874 ""}
{ "Info" "" "" "2019.04.18.19:48:27 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2019.04.18.19:48:27 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1555609707292 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2019.04.18.19:48:27 Warning: ARM_A9_HPS: \"Configuration" {  } {  } 0 0 "2019.04.18.19:48:27 Warning: ARM_A9_HPS: \"Configuration" 0 0 "Shell" 0 -1 1555609707294 ""}
{ "Warning" "" "" "2019.04.18.19:48:27 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 0 "2019.04.18.19:48:27 Warning: ARM_A9_HPS: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" 0 0 "Shell" 0 -1 1555609707294 ""}
{ "Warning" "" "" "2019.04.18.19:48:27 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2019.04.18.19:48:27 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1555609707297 ""}
{ "Info" "" "" "2019.04.18.19:48:29 Info: ARM_A9_HPS: \"soc_eq_solver_hps\" instantiated altera_hps \"ARM_A9_HPS\"" {  } {  } 0 0 "2019.04.18.19:48:29 Info: ARM_A9_HPS: \"soc_eq_solver_hps\" instantiated altera_hps \"ARM_A9_HPS\"" 0 0 "Shell" 0 -1 1555609709220 ""}
{ "Info" "" "" "2019.04.18.19:48:29 Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" {  } {  } 0 0 "2019.04.18.19:48:29 Info: Onchip_SRAM: Starting RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" 0 0 "Shell" 0 -1 1555609709245 ""}
{ "Info" "soc_eq_solver_hps_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.18.19:48:29 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0034_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0034_Onchip_SRAM_gen/" {  } {  } 0 0 "2019.04.18.19:48:29 Info: Onchip_SRAM:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_eq_solver_hps_Onchip_SRAM --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0034_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0034_Onchip_SRAM_gen/" 0 0 "Shell" 0 -1 1555609709247 ""}
{ "Info" "" "" "2019.04.18.19:48:30 Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" {  } {  } 0 0 "2019.04.18.19:48:30 Info: Onchip_SRAM: Done RTL generation for module 'soc_eq_solver_hps_Onchip_SRAM'" 0 0 "Shell" 0 -1 1555609710050 ""}
{ "Info" "" "" "2019.04.18.19:48:30 Info: Onchip_SRAM: \"soc_eq_solver_hps\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" {  } {  } 0 0 "2019.04.18.19:48:30 Info: Onchip_SRAM: \"soc_eq_solver_hps\" instantiated altera_avalon_onchip_memory2 \"Onchip_SRAM\"" 0 0 "Shell" 0 -1 1555609710064 ""}
{ "Info" "" "" "2019.04.18.19:48:31 Info: System_PLL: \"soc_eq_solver_hps\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" {  } {  } 0 0 "2019.04.18.19:48:31 Info: System_PLL: \"soc_eq_solver_hps\" instantiated altera_up_avalon_sys_sdram_pll \"System_PLL\"" 0 0 "Shell" 0 -1 1555609711347 ""}
{ "Info" "" "" "2019.04.18.19:48:31 Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" {  } {  } 0 0 "2019.04.18.19:48:31 Info: fifo_HPS_to_FPGA: Starting RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" 0 0 "Shell" 0 -1 1555609711395 ""}
{ "Info" "soc_eq_solver_hps_fifo_HPS_to_FPGA_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.18.19:48:31 Info: fifo_HPS_to_FPGA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0035_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0035_fifo_HPS_to_FPGA_gen/" {  } {  } 0 0 "2019.04.18.19:48:31 Info: fifo_HPS_to_FPGA:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=soc_eq_solver_hps_fifo_HPS_to_FPGA --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0035_fifo_HPS_to_FPGA_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0035_fifo_HPS_to_FPGA_gen/" 0 0 "Shell" 0 -1 1555609711395 ""}
{ "Info" "" "" "2019.04.18.19:48:32 Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" {  } {  } 0 0 "2019.04.18.19:48:32 Info: fifo_HPS_to_FPGA: Done RTL generation for module 'soc_eq_solver_hps_fifo_HPS_to_FPGA'" 0 0 "Shell" 0 -1 1555609712343 ""}
{ "Info" "" "" "2019.04.18.19:48:32 Info: fifo_HPS_to_FPGA: \"soc_eq_solver_hps\" instantiated altera_avalon_fifo \"fifo_HPS_to_FPGA\"" {  } {  } 0 0 "2019.04.18.19:48:32 Info: fifo_HPS_to_FPGA: \"soc_eq_solver_hps\" instantiated altera_avalon_fifo \"fifo_HPS_to_FPGA\"" 0 0 "Shell" 0 -1 1555609712358 ""}
{ "Info" "" "" "2019.04.18.19:48:32 Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'" {  } {  } 0 0 "2019.04.18.19:48:32 Info: ready: Starting RTL generation for module 'soc_eq_solver_hps_ready'" 0 0 "Shell" 0 -1 1555609712395 ""}
{ "Info" "soc_eq_solver_hps_ready_component_configuration.pl  --do_build_sim=0  ]" "" "2019.04.18.19:48:32 Info: ready:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0036_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0036_ready_gen/" {  } {  } 0 0 "2019.04.18.19:48:32 Info: ready:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_eq_solver_hps_ready --dir=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0036_ready_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jramg/AppData/Local/Temp/alt8004_5603926034818137412.dir/0036_ready_gen/" 0 0 "Shell" 0 -1 1555609712396 ""}
{ "Info" "" "" "2019.04.18.19:48:33 Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'" {  } {  } 0 0 "2019.04.18.19:48:33 Info: ready: Done RTL generation for module 'soc_eq_solver_hps_ready'" 0 0 "Shell" 0 -1 1555609713076 ""}
{ "Info" "" "" "2019.04.18.19:48:33 Info: ready: \"soc_eq_solver_hps\" instantiated altera_avalon_pio \"ready\"" {  } {  } 0 0 "2019.04.18.19:48:33 Info: ready: \"soc_eq_solver_hps\" instantiated altera_avalon_pio \"ready\"" 0 0 "Shell" 0 -1 1555609713091 ""}
{ "Info" "" "" "2019.04.18.19:48:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:48:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609714520 ""}
{ "Info" "" "" "2019.04.18.19:48:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:48:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609714885 ""}
{ "Info" "" "" "2019.04.18.19:48:36 Info: mm_interconnect_0: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2019.04.18.19:48:36 Info: mm_interconnect_0: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1555609716004 ""}
{ "Info" "" "" "2019.04.18.19:48:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:48:37 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609717432 ""}
{ "Info" "" "" "2019.04.18.19:48:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2019.04.18.19:48:37 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1555609717807 ""}
{ "Info" "" "" "2019.04.18.19:48:38 Info: mm_interconnect_1: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2019.04.18.19:48:38 Info: mm_interconnect_1: \"soc_eq_solver_hps\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1555609718897 ""}
{ "Info" "" "" "2019.04.18.19:48:38 Info: irq_mapper: \"soc_eq_solver_hps\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2019.04.18.19:48:38 Info: irq_mapper: \"soc_eq_solver_hps\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1555609718918 ""}
{ "Info" "" "" "2019.04.18.19:48:38 Info: rst_controller: \"soc_eq_solver_hps\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2019.04.18.19:48:38 Info: rst_controller: \"soc_eq_solver_hps\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1555609718943 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: fpga_interfaces: \"ARM_A9_HPS\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1555609719051 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: hps_io: \"ARM_A9_HPS\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1555609719758 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: sys_pll: \"System_PLL\" instantiated altera_pll \"sys_pll\"" 0 0 "Shell" 0 -1 1555609719837 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: reset_from_locked: \"System_PLL\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" 0 0 "Shell" 0 -1 1555609719852 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: fifo_HPS_to_FPGA_in_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"fifo_HPS_to_FPGA_in_translator\"" 0 0 "Shell" 0 -1 1555609719867 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: ARM_A9_HPS_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"ARM_A9_HPS_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1555609719893 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: fifo_HPS_to_FPGA_in_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"fifo_HPS_to_FPGA_in_agent\"" 0 0 "Shell" 0 -1 1555609719931 ""}
{ "Info" "" "" "2019.04.18.19:48:39 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" {  } {  } 0 0 "2019.04.18.19:48:39 Info: fifo_HPS_to_FPGA_in_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"fifo_HPS_to_FPGA_in_agent_rsp_fifo\"" 0 0 "Shell" 0 -1 1555609719965 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1555609720016 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1555609720072 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"ARM_A9_HPS_h2f_axi_master_wr_limiter\"" 0 0 "Shell" 0 -1 1555609720091 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609720110 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: fifo_HPS_to_FPGA_in_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"fifo_HPS_to_FPGA_in_burst_adapter\"" 0 0 "Shell" 0 -1 1555609720140 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609720196 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609720205 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1555609720214 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1555609720240 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1555609720277 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1555609720306 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609720315 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: fifo_HPS_to_FPGA_in_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fifo_HPS_to_FPGA_in_rsp_width_adapter\"" 0 0 "Shell" 0 -1 1555609720326 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609720338 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:40 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609720340 ""}
{ "Info" "" "" "2019.04.18.19:48:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2019.04.18.19:48:40 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1555609720986 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1555609721022 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1555609721079 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1555609721095 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1555609721119 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.18.19:48:41 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:41 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609721127 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1555609721137 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1555609721162 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1555609721198 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2019.04.18.19:48:41 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:41 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609721210 ""}
{ "Info" "" "" "2019.04.18.19:48:41 Info: crosser: \"mm_interconnect_1\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 0 "2019.04.18.19:48:41 Info: crosser: \"mm_interconnect_1\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" 0 0 "Shell" 0 -1 1555609721227 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2019.04.18.19:48:41 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" {  } {  } 0 0 "2019.04.18.19:48:41 Info: Reusing file D:/personal/report/master thesis/design_files/soc_eq_solver_parallel/soc_eq_solver_hps/synthesis/submodules" 0 0 "Shell" 0 -1 1555609721243 ""}
{ "Info" "" "" "2019.04.18.19:49:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2019.04.18.19:49:14 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1555609754844 ""}
{ "Info" "" "" "2019.04.18.19:49:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2019.04.18.19:49:15 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1555609755238 ""}
{ "Info" "" "" "2019.04.18.19:49:15 Info: soc_eq_solver_hps: Done \"soc_eq_solver_hps\" with 38 modules, 102 files" {  } {  } 0 0 "2019.04.18.19:49:15 Info: soc_eq_solver_hps: Done \"soc_eq_solver_hps\" with 38 modules, 102 files" 0 0 "Shell" 0 -1 1555609755243 ""}
{ "Info" "" "" "2019.04.18.19:49:16 Info: qsys-generate succeeded." {  } {  } 0 0 "2019.04.18.19:49:16 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1555609756279 ""}
{ "Info" "" "" "2019.04.18.19:49:16 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2019.04.18.19:49:16 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1555609756279 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_eq_solver_hps.qsys " "Completed upgrading IP component Qsys with file \"soc_eq_solver_hps.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1555609762330 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1555609769736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 32 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555609769738 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 19:49:29 2019 " "Processing ended: Thu Apr 18 19:49:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555609769738 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:34 " "Elapsed time: 00:04:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555609769738 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:34 " "Total CPU time (on all processors): 00:05:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555609769738 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1555609769738 ""}
