// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module LqExceptionBuffer(
  input         clock,
  input         reset,
  input         io_redirect_valid,
  input         io_redirect_bits_robIdx_flag,
  input  [7:0]  io_redirect_bits_robIdx_value,
  input         io_redirect_bits_level,
  input         io_req_0_valid,
  input         io_req_0_bits_uop_exceptionVec_3,
  input         io_req_0_bits_uop_exceptionVec_4,
  input         io_req_0_bits_uop_exceptionVec_5,
  input         io_req_0_bits_uop_exceptionVec_13,
  input         io_req_0_bits_uop_exceptionVec_19,
  input         io_req_0_bits_uop_exceptionVec_21,
  input         io_req_0_bits_uop_robIdx_flag,
  input  [7:0]  io_req_0_bits_uop_robIdx_value,
  input         io_req_0_bits_uop_lqIdx_flag,
  input  [6:0]  io_req_0_bits_uop_lqIdx_value,
  input  [63:0] io_req_0_bits_fullva,
  input         io_req_0_bits_vaNeedExt,
  input  [63:0] io_req_0_bits_gpaddr,
  input         io_req_0_bits_isHyper,
  input         io_req_0_bits_isForVSnonLeafPTE,
  input         io_req_1_valid,
  input         io_req_1_bits_uop_exceptionVec_3,
  input         io_req_1_bits_uop_exceptionVec_4,
  input         io_req_1_bits_uop_exceptionVec_5,
  input         io_req_1_bits_uop_exceptionVec_13,
  input         io_req_1_bits_uop_exceptionVec_19,
  input         io_req_1_bits_uop_exceptionVec_21,
  input         io_req_1_bits_uop_robIdx_flag,
  input  [7:0]  io_req_1_bits_uop_robIdx_value,
  input         io_req_1_bits_uop_lqIdx_flag,
  input  [6:0]  io_req_1_bits_uop_lqIdx_value,
  input  [63:0] io_req_1_bits_fullva,
  input         io_req_1_bits_vaNeedExt,
  input  [63:0] io_req_1_bits_gpaddr,
  input         io_req_1_bits_isHyper,
  input         io_req_1_bits_isForVSnonLeafPTE,
  input         io_req_2_valid,
  input         io_req_2_bits_uop_exceptionVec_3,
  input         io_req_2_bits_uop_exceptionVec_4,
  input         io_req_2_bits_uop_exceptionVec_5,
  input         io_req_2_bits_uop_exceptionVec_13,
  input         io_req_2_bits_uop_exceptionVec_19,
  input         io_req_2_bits_uop_exceptionVec_21,
  input         io_req_2_bits_uop_robIdx_flag,
  input  [7:0]  io_req_2_bits_uop_robIdx_value,
  input         io_req_2_bits_uop_lqIdx_flag,
  input  [6:0]  io_req_2_bits_uop_lqIdx_value,
  input  [63:0] io_req_2_bits_fullva,
  input         io_req_2_bits_vaNeedExt,
  input  [63:0] io_req_2_bits_gpaddr,
  input         io_req_2_bits_isHyper,
  input         io_req_2_bits_isForVSnonLeafPTE,
  input         io_req_3_valid,
  input         io_req_3_bits_uop_exceptionVec_3,
  input         io_req_3_bits_uop_exceptionVec_4,
  input         io_req_3_bits_uop_exceptionVec_5,
  input         io_req_3_bits_uop_exceptionVec_13,
  input         io_req_3_bits_uop_exceptionVec_19,
  input         io_req_3_bits_uop_exceptionVec_21,
  input         io_req_3_bits_uop_robIdx_flag,
  input  [7:0]  io_req_3_bits_uop_robIdx_value,
  input  [63:0] io_req_3_bits_fullva,
  input         io_req_3_bits_vaNeedExt,
  input  [63:0] io_req_3_bits_gpaddr,
  input         io_req_4_valid,
  input         io_req_4_bits_uop_exceptionVec_3,
  input         io_req_4_bits_uop_exceptionVec_4,
  input         io_req_4_bits_uop_exceptionVec_5,
  input         io_req_4_bits_uop_exceptionVec_13,
  input         io_req_4_bits_uop_exceptionVec_19,
  input         io_req_4_bits_uop_exceptionVec_21,
  input         io_req_4_bits_uop_robIdx_flag,
  input  [7:0]  io_req_4_bits_uop_robIdx_value,
  input  [63:0] io_req_4_bits_fullva,
  input         io_req_4_bits_vaNeedExt,
  input  [63:0] io_req_4_bits_gpaddr,
  input         io_req_5_valid,
  input         io_req_5_bits_uop_exceptionVec_3,
  input         io_req_5_bits_uop_exceptionVec_4,
  input         io_req_5_bits_uop_exceptionVec_5,
  input         io_req_5_bits_uop_exceptionVec_13,
  input         io_req_5_bits_uop_exceptionVec_19,
  input         io_req_5_bits_uop_exceptionVec_21,
  input         io_req_5_bits_uop_robIdx_flag,
  input  [7:0]  io_req_5_bits_uop_robIdx_value,
  input         io_req_5_bits_uop_lqIdx_flag,
  input  [6:0]  io_req_5_bits_uop_lqIdx_value,
  input  [63:0] io_req_5_bits_fullva,
  input  [63:0] io_req_5_bits_gpaddr,
  input         io_req_5_bits_isHyper,
  input         io_req_5_bits_isForVSnonLeafPTE,
  output [63:0] io_exceptionAddr_vaddr,
  output        io_exceptionAddr_vaNeedExt,
  output        io_exceptionAddr_isHyper,
  output [63:0] io_exceptionAddr_gpaddr,
  output        io_exceptionAddr_isForVSnonLeafPTE
);

  reg         req_valid;
  reg         req_uop_robIdx_flag;
  reg  [7:0]  req_uop_robIdx_value;
  reg         req_uop_lqIdx_flag;
  reg  [6:0]  req_uop_lqIdx_value;
  reg  [63:0] req_fullva;
  reg         req_vaNeedExt;
  reg  [63:0] req_gpaddr;
  reg         req_isHyper;
  reg         req_isForVSnonLeafPTE;
  reg         s2_req_0_uop_exceptionVec_3;
  reg         s2_req_0_uop_exceptionVec_4;
  reg         s2_req_0_uop_exceptionVec_5;
  reg         s2_req_0_uop_exceptionVec_13;
  reg         s2_req_0_uop_exceptionVec_19;
  reg         s2_req_0_uop_exceptionVec_21;
  reg         s2_req_0_uop_robIdx_flag;
  reg  [7:0]  s2_req_0_uop_robIdx_value;
  reg         s2_req_0_uop_lqIdx_flag;
  reg  [6:0]  s2_req_0_uop_lqIdx_value;
  reg  [63:0] s2_req_0_fullva;
  reg         s2_req_0_vaNeedExt;
  reg  [63:0] s2_req_0_gpaddr;
  reg         s2_req_0_isHyper;
  reg         s2_req_0_isForVSnonLeafPTE;
  reg         s2_req_1_uop_exceptionVec_3;
  reg         s2_req_1_uop_exceptionVec_4;
  reg         s2_req_1_uop_exceptionVec_5;
  reg         s2_req_1_uop_exceptionVec_13;
  reg         s2_req_1_uop_exceptionVec_19;
  reg         s2_req_1_uop_exceptionVec_21;
  reg         s2_req_1_uop_robIdx_flag;
  reg  [7:0]  s2_req_1_uop_robIdx_value;
  reg         s2_req_1_uop_lqIdx_flag;
  reg  [6:0]  s2_req_1_uop_lqIdx_value;
  reg  [63:0] s2_req_1_fullva;
  reg         s2_req_1_vaNeedExt;
  reg  [63:0] s2_req_1_gpaddr;
  reg         s2_req_1_isHyper;
  reg         s2_req_1_isForVSnonLeafPTE;
  reg         s2_req_2_uop_exceptionVec_3;
  reg         s2_req_2_uop_exceptionVec_4;
  reg         s2_req_2_uop_exceptionVec_5;
  reg         s2_req_2_uop_exceptionVec_13;
  reg         s2_req_2_uop_exceptionVec_19;
  reg         s2_req_2_uop_exceptionVec_21;
  reg         s2_req_2_uop_robIdx_flag;
  reg  [7:0]  s2_req_2_uop_robIdx_value;
  reg         s2_req_2_uop_lqIdx_flag;
  reg  [6:0]  s2_req_2_uop_lqIdx_value;
  reg  [63:0] s2_req_2_fullva;
  reg         s2_req_2_vaNeedExt;
  reg  [63:0] s2_req_2_gpaddr;
  reg         s2_req_2_isHyper;
  reg         s2_req_2_isForVSnonLeafPTE;
  reg         s2_req_3_uop_exceptionVec_3;
  reg         s2_req_3_uop_exceptionVec_4;
  reg         s2_req_3_uop_exceptionVec_5;
  reg         s2_req_3_uop_exceptionVec_13;
  reg         s2_req_3_uop_exceptionVec_19;
  reg         s2_req_3_uop_exceptionVec_21;
  reg         s2_req_3_uop_robIdx_flag;
  reg  [7:0]  s2_req_3_uop_robIdx_value;
  reg  [63:0] s2_req_3_fullva;
  reg         s2_req_3_vaNeedExt;
  reg  [63:0] s2_req_3_gpaddr;
  reg         s2_req_4_uop_exceptionVec_3;
  reg         s2_req_4_uop_exceptionVec_4;
  reg         s2_req_4_uop_exceptionVec_5;
  reg         s2_req_4_uop_exceptionVec_13;
  reg         s2_req_4_uop_exceptionVec_19;
  reg         s2_req_4_uop_exceptionVec_21;
  reg         s2_req_4_uop_robIdx_flag;
  reg  [7:0]  s2_req_4_uop_robIdx_value;
  reg  [63:0] s2_req_4_fullva;
  reg         s2_req_4_vaNeedExt;
  reg  [63:0] s2_req_4_gpaddr;
  reg         s2_req_5_uop_exceptionVec_3;
  reg         s2_req_5_uop_exceptionVec_4;
  reg         s2_req_5_uop_exceptionVec_5;
  reg         s2_req_5_uop_exceptionVec_13;
  reg         s2_req_5_uop_exceptionVec_19;
  reg         s2_req_5_uop_exceptionVec_21;
  reg         s2_req_5_uop_robIdx_flag;
  reg  [7:0]  s2_req_5_uop_robIdx_value;
  reg         s2_req_5_uop_lqIdx_flag;
  reg  [6:0]  s2_req_5_uop_lqIdx_value;
  reg  [63:0] s2_req_5_fullva;
  reg  [63:0] s2_req_5_gpaddr;
  reg         s2_req_5_isHyper;
  reg         s2_req_5_isForVSnonLeafPTE;
  reg         s2_valid_REG;
  reg         s2_valid_REG_1_valid;
  reg         s2_valid_REG_1_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_1_bits_robIdx_value;
  reg         s2_valid_REG_1_bits_level;
  wire [8:0]  _s2_valid_flushItself_T_5 =
    {s2_req_0_uop_robIdx_flag, s2_req_0_uop_robIdx_value};
  wire [8:0]  _reqValid_flushItself_T_2 =
    {io_redirect_bits_robIdx_flag, io_redirect_bits_robIdx_value};
  reg         s2_valid_REG_2;
  reg         s2_valid_REG_3_valid;
  reg         s2_valid_REG_3_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_3_bits_robIdx_value;
  reg         s2_valid_REG_3_bits_level;
  wire [8:0]  _s2_valid_flushItself_T_13 =
    {s2_req_1_uop_robIdx_flag, s2_req_1_uop_robIdx_value};
  reg         s2_valid_REG_4;
  reg         s2_valid_REG_5_valid;
  reg         s2_valid_REG_5_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_5_bits_robIdx_value;
  reg         s2_valid_REG_5_bits_level;
  wire [8:0]  _s2_valid_flushItself_T_21 =
    {s2_req_2_uop_robIdx_flag, s2_req_2_uop_robIdx_value};
  reg         s2_valid_REG_6;
  reg         s2_valid_REG_7_valid;
  reg         s2_valid_REG_7_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_7_bits_robIdx_value;
  reg         s2_valid_REG_7_bits_level;
  wire [8:0]  _s2_valid_flushItself_T_29 =
    {s2_req_3_uop_robIdx_flag, s2_req_3_uop_robIdx_value};
  reg         s2_valid_REG_8;
  reg         s2_valid_REG_9_valid;
  reg         s2_valid_REG_9_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_9_bits_robIdx_value;
  reg         s2_valid_REG_9_bits_level;
  wire [8:0]  _s2_valid_flushItself_T_37 =
    {s2_req_4_uop_robIdx_flag, s2_req_4_uop_robIdx_value};
  reg         s2_valid_REG_10;
  reg         s2_valid_REG_11_valid;
  reg         s2_valid_REG_11_bits_robIdx_flag;
  reg  [7:0]  s2_valid_REG_11_bits_robIdx_value;
  reg         s2_valid_REG_11_bits_level;
  wire [8:0]  _s2_valid_flushItself_T_45 =
    {s2_req_5_uop_robIdx_flag, s2_req_5_uop_robIdx_value};
  wire        s2_enqueue_0 =
    s2_valid_REG
    & ~(s2_valid_REG_1_valid
        & (s2_valid_REG_1_bits_level
           & _s2_valid_flushItself_T_5 == {s2_valid_REG_1_bits_robIdx_flag,
                                           s2_valid_REG_1_bits_robIdx_value}
           | s2_req_0_uop_robIdx_flag ^ s2_valid_REG_1_bits_robIdx_flag
           ^ s2_req_0_uop_robIdx_value > s2_valid_REG_1_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level & _s2_valid_flushItself_T_5 == _reqValid_flushItself_T_2
           | s2_req_0_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_0_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_0_uop_exceptionVec_21,
         s2_req_0_uop_exceptionVec_19,
         s2_req_0_uop_exceptionVec_13,
         s2_req_0_uop_exceptionVec_5,
         s2_req_0_uop_exceptionVec_4,
         s2_req_0_uop_exceptionVec_3});
  wire        s2_enqueue_1 =
    s2_valid_REG_2
    & ~(s2_valid_REG_3_valid
        & (s2_valid_REG_3_bits_level
           & _s2_valid_flushItself_T_13 == {s2_valid_REG_3_bits_robIdx_flag,
                                            s2_valid_REG_3_bits_robIdx_value}
           | s2_req_1_uop_robIdx_flag ^ s2_valid_REG_3_bits_robIdx_flag
           ^ s2_req_1_uop_robIdx_value > s2_valid_REG_3_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _s2_valid_flushItself_T_13 == _reqValid_flushItself_T_2
           | s2_req_1_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_1_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_1_uop_exceptionVec_21,
         s2_req_1_uop_exceptionVec_19,
         s2_req_1_uop_exceptionVec_13,
         s2_req_1_uop_exceptionVec_5,
         s2_req_1_uop_exceptionVec_4,
         s2_req_1_uop_exceptionVec_3});
  wire        s2_enqueue_2 =
    s2_valid_REG_4
    & ~(s2_valid_REG_5_valid
        & (s2_valid_REG_5_bits_level
           & _s2_valid_flushItself_T_21 == {s2_valid_REG_5_bits_robIdx_flag,
                                            s2_valid_REG_5_bits_robIdx_value}
           | s2_req_2_uop_robIdx_flag ^ s2_valid_REG_5_bits_robIdx_flag
           ^ s2_req_2_uop_robIdx_value > s2_valid_REG_5_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _s2_valid_flushItself_T_21 == _reqValid_flushItself_T_2
           | s2_req_2_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_2_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_2_uop_exceptionVec_21,
         s2_req_2_uop_exceptionVec_19,
         s2_req_2_uop_exceptionVec_13,
         s2_req_2_uop_exceptionVec_5,
         s2_req_2_uop_exceptionVec_4,
         s2_req_2_uop_exceptionVec_3});
  wire        s2_enqueue_3 =
    s2_valid_REG_6
    & ~(s2_valid_REG_7_valid
        & (s2_valid_REG_7_bits_level
           & _s2_valid_flushItself_T_29 == {s2_valid_REG_7_bits_robIdx_flag,
                                            s2_valid_REG_7_bits_robIdx_value}
           | s2_req_3_uop_robIdx_flag ^ s2_valid_REG_7_bits_robIdx_flag
           ^ s2_req_3_uop_robIdx_value > s2_valid_REG_7_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _s2_valid_flushItself_T_29 == _reqValid_flushItself_T_2
           | s2_req_3_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_3_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_3_uop_exceptionVec_21,
         s2_req_3_uop_exceptionVec_19,
         s2_req_3_uop_exceptionVec_13,
         s2_req_3_uop_exceptionVec_5,
         s2_req_3_uop_exceptionVec_4,
         s2_req_3_uop_exceptionVec_3});
  wire        s2_enqueue_4 =
    s2_valid_REG_8
    & ~(s2_valid_REG_9_valid
        & (s2_valid_REG_9_bits_level
           & _s2_valid_flushItself_T_37 == {s2_valid_REG_9_bits_robIdx_flag,
                                            s2_valid_REG_9_bits_robIdx_value}
           | s2_req_4_uop_robIdx_flag ^ s2_valid_REG_9_bits_robIdx_flag
           ^ s2_req_4_uop_robIdx_value > s2_valid_REG_9_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _s2_valid_flushItself_T_37 == _reqValid_flushItself_T_2
           | s2_req_4_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_4_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_4_uop_exceptionVec_21,
         s2_req_4_uop_exceptionVec_19,
         s2_req_4_uop_exceptionVec_13,
         s2_req_4_uop_exceptionVec_5,
         s2_req_4_uop_exceptionVec_4,
         s2_req_4_uop_exceptionVec_3});
  wire        s2_enqueue_5 =
    s2_valid_REG_10
    & ~(s2_valid_REG_11_valid
        & (s2_valid_REG_11_bits_level
           & _s2_valid_flushItself_T_45 == {s2_valid_REG_11_bits_robIdx_flag,
                                            s2_valid_REG_11_bits_robIdx_value}
           | s2_req_5_uop_robIdx_flag ^ s2_valid_REG_11_bits_robIdx_flag
           ^ s2_req_5_uop_robIdx_value > s2_valid_REG_11_bits_robIdx_value))
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & _s2_valid_flushItself_T_45 == _reqValid_flushItself_T_2
           | s2_req_5_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ s2_req_5_uop_robIdx_value > io_redirect_bits_robIdx_value))
    & (|{s2_req_5_uop_exceptionVec_21,
         s2_req_5_uop_exceptionVec_19,
         s2_req_5_uop_exceptionVec_13,
         s2_req_5_uop_exceptionVec_5,
         s2_req_5_uop_exceptionVec_4,
         s2_req_5_uop_exceptionVec_3});
  wire        reqValid =
    req_valid
    & ~(io_redirect_valid
        & (io_redirect_bits_level
           & {req_uop_robIdx_flag, req_uop_robIdx_value} == _reqValid_flushItself_T_2
           | req_uop_robIdx_flag ^ io_redirect_bits_robIdx_flag
           ^ req_uop_robIdx_value > io_redirect_bits_robIdx_value));
  wire        _reqSel_left_right_oldest_T = s2_enqueue_1 & s2_enqueue_2;
  wire        _reqSel_left_right_oldest_T_1 =
    s2_req_1_uop_lqIdx_flag ^ s2_req_2_uop_lqIdx_flag
    ^ s2_req_1_uop_lqIdx_value > s2_req_2_uop_lqIdx_value;
  wire        _reqSel_left_right_oldest_T_4 = s2_enqueue_1 & ~s2_enqueue_2;
  wire        reqSel_left_res_1_valid =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_enqueue_2 : s2_enqueue_1)
      : _reqSel_left_right_oldest_T_4 ? s2_enqueue_1 : s2_enqueue_2;
  wire        reqSel_left_res_1_bits_uop_lqIdx_flag =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_2_uop_lqIdx_flag
           : s2_req_1_uop_lqIdx_flag)
      : _reqSel_left_right_oldest_T_4 ? s2_req_1_uop_lqIdx_flag : s2_req_2_uop_lqIdx_flag;
  wire [6:0]  reqSel_left_res_1_bits_uop_lqIdx_value =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_2_uop_lqIdx_value
           : s2_req_1_uop_lqIdx_value)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_1_uop_lqIdx_value
          : s2_req_2_uop_lqIdx_value;
  wire        _reqSel_left_oldest_T = s2_enqueue_0 & reqSel_left_res_1_valid;
  wire        _reqSel_left_oldest_T_1 =
    s2_req_0_uop_lqIdx_flag ^ reqSel_left_res_1_bits_uop_lqIdx_flag
    ^ s2_req_0_uop_lqIdx_value > reqSel_left_res_1_bits_uop_lqIdx_value;
  wire        _reqSel_left_oldest_T_4 = s2_enqueue_0 & ~reqSel_left_res_1_valid;
  wire        reqSel_res_0_valid =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1 ? reqSel_left_res_1_valid : s2_enqueue_0)
      : _reqSel_left_oldest_T_4 ? s2_enqueue_0 : reqSel_left_res_1_valid;
  wire        reqSel_res_0_bits_uop_lqIdx_flag =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_lqIdx_flag
           : s2_req_0_uop_lqIdx_flag)
      : _reqSel_left_oldest_T_4
          ? s2_req_0_uop_lqIdx_flag
          : reqSel_left_res_1_bits_uop_lqIdx_flag;
  wire [6:0]  reqSel_res_0_bits_uop_lqIdx_value =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_lqIdx_value
           : s2_req_0_uop_lqIdx_value)
      : _reqSel_left_oldest_T_4
          ? s2_req_0_uop_lqIdx_value
          : reqSel_left_res_1_bits_uop_lqIdx_value;
  wire        _GEN = s2_enqueue_3 & s2_enqueue_4 | s2_enqueue_3 & ~s2_enqueue_4;
  wire        reqSel_right_res_0_valid = _GEN ? s2_enqueue_3 : s2_enqueue_4;
  wire        _reqSel_right_right_oldest_T = s2_enqueue_5 & reqValid;
  wire        _reqSel_right_right_oldest_T_1 =
    s2_req_5_uop_lqIdx_flag ^ req_uop_lqIdx_flag
    ^ s2_req_5_uop_lqIdx_value > req_uop_lqIdx_value;
  wire        _reqSel_right_right_oldest_T_4 = s2_enqueue_5 & ~reqValid;
  wire        reqSel_right_res_1_valid =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? reqValid : s2_enqueue_5)
      : _reqSel_right_right_oldest_T_4 ? s2_enqueue_5 : reqValid;
  wire        reqSel_right_res_1_bits_uop_lqIdx_flag =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? req_uop_lqIdx_flag : s2_req_5_uop_lqIdx_flag)
      : _reqSel_right_right_oldest_T_4 ? s2_req_5_uop_lqIdx_flag : req_uop_lqIdx_flag;
  wire [6:0]  reqSel_right_res_1_bits_uop_lqIdx_value =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? req_uop_lqIdx_value : s2_req_5_uop_lqIdx_value)
      : _reqSel_right_right_oldest_T_4 ? s2_req_5_uop_lqIdx_value : req_uop_lqIdx_value;
  wire        _reqSel_right_oldest_T =
    reqSel_right_res_0_valid & reqSel_right_res_1_valid;
  wire        _reqSel_right_oldest_T_4 =
    reqSel_right_res_0_valid & ~reqSel_right_res_1_valid;
  wire        reqSel_res_1_valid =
    _reqSel_right_oldest_T
      ? (reqSel_right_res_1_bits_uop_lqIdx_flag
           ? reqSel_right_res_1_valid
           : reqSel_right_res_0_valid)
      : _reqSel_right_oldest_T_4 ? reqSel_right_res_0_valid : reqSel_right_res_1_valid;
  wire        reqSel_res_1_bits_uop_lqIdx_flag =
    (_reqSel_right_oldest_T | ~_reqSel_right_oldest_T_4)
    & reqSel_right_res_1_bits_uop_lqIdx_flag;
  wire        _reqSel_oldest_T = reqSel_res_0_valid & reqSel_res_1_valid;
  wire        _reqSel_oldest_T_1 =
    reqSel_res_0_bits_uop_lqIdx_flag ^ reqSel_res_1_bits_uop_lqIdx_flag
    ^ reqSel_res_0_bits_uop_lqIdx_value > (_reqSel_right_oldest_T
                                             ? (reqSel_right_res_1_bits_uop_lqIdx_flag
                                                  ? reqSel_right_res_1_bits_uop_lqIdx_value
                                                  : 7'h0)
                                             : _reqSel_right_oldest_T_4
                                                 ? 7'h0
                                                 : reqSel_right_res_1_bits_uop_lqIdx_value);
  wire        _reqSel_oldest_T_4 = reqSel_res_0_valid & ~reqSel_res_1_valid;
  always @(posedge clock or posedge reset) begin
    if (reset)
      req_valid <= 1'h0;
    else if (_reqSel_oldest_T) begin
      if (_reqSel_oldest_T_1) begin
        if (_reqSel_right_oldest_T) begin
          if (reqSel_right_res_1_bits_uop_lqIdx_flag) begin
            if (_reqSel_right_right_oldest_T) begin
              if (_reqSel_right_right_oldest_T_1)
                req_valid <= reqValid;
              else
                req_valid <= s2_enqueue_5;
            end
            else if (_reqSel_right_right_oldest_T_4)
              req_valid <= s2_enqueue_5;
            else
              req_valid <= reqValid;
          end
          else
            req_valid <= reqSel_right_res_0_valid;
        end
        else if (_reqSel_right_oldest_T_4)
          req_valid <= reqSel_right_res_0_valid;
        else if (_reqSel_right_right_oldest_T) begin
          if (_reqSel_right_right_oldest_T_1)
            req_valid <= reqValid;
          else
            req_valid <= s2_enqueue_5;
        end
        else if (_reqSel_right_right_oldest_T_4)
          req_valid <= s2_enqueue_5;
        else
          req_valid <= reqValid;
      end
      else
        req_valid <= reqSel_res_0_valid;
    end
    else if (_reqSel_oldest_T_4)
      req_valid <= reqSel_res_0_valid;
    else if (_reqSel_right_oldest_T) begin
      if (reqSel_right_res_1_bits_uop_lqIdx_flag) begin
        if (_reqSel_right_right_oldest_T) begin
          if (_reqSel_right_right_oldest_T_1)
            req_valid <= reqValid;
          else
            req_valid <= s2_enqueue_5;
        end
        else if (_reqSel_right_right_oldest_T_4)
          req_valid <= s2_enqueue_5;
        else
          req_valid <= reqValid;
      end
      else
        req_valid <= reqSel_right_res_0_valid;
    end
    else if (_reqSel_right_oldest_T_4)
      req_valid <= reqSel_right_res_0_valid;
    else if (_reqSel_right_right_oldest_T) begin
      if (_reqSel_right_right_oldest_T_1)
        req_valid <= reqValid;
      else
        req_valid <= s2_enqueue_5;
    end
    else if (_reqSel_right_right_oldest_T_4)
      req_valid <= s2_enqueue_5;
    else
      req_valid <= reqValid;
  end // always @(posedge, posedge)
  wire        reqSel_left_res_1_bits_uop_robIdx_flag =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_2_uop_robIdx_flag
           : s2_req_1_uop_robIdx_flag)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_1_uop_robIdx_flag
          : s2_req_2_uop_robIdx_flag;
  wire [7:0]  reqSel_left_res_1_bits_uop_robIdx_value =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_2_uop_robIdx_value
           : s2_req_1_uop_robIdx_value)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_1_uop_robIdx_value
          : s2_req_2_uop_robIdx_value;
  wire [63:0] reqSel_left_res_1_bits_fullva =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_2_fullva : s2_req_1_fullva)
      : _reqSel_left_right_oldest_T_4 ? s2_req_1_fullva : s2_req_2_fullva;
  wire        reqSel_left_res_1_bits_vaNeedExt =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_2_vaNeedExt : s2_req_1_vaNeedExt)
      : _reqSel_left_right_oldest_T_4 ? s2_req_1_vaNeedExt : s2_req_2_vaNeedExt;
  wire [63:0] reqSel_left_res_1_bits_gpaddr =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_2_gpaddr : s2_req_1_gpaddr)
      : _reqSel_left_right_oldest_T_4 ? s2_req_1_gpaddr : s2_req_2_gpaddr;
  wire        reqSel_left_res_1_bits_isHyper =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1 ? s2_req_2_isHyper : s2_req_1_isHyper)
      : _reqSel_left_right_oldest_T_4 ? s2_req_1_isHyper : s2_req_2_isHyper;
  wire        reqSel_left_res_1_bits_isForVSnonLeafPTE =
    _reqSel_left_right_oldest_T
      ? (_reqSel_left_right_oldest_T_1
           ? s2_req_2_isForVSnonLeafPTE
           : s2_req_1_isForVSnonLeafPTE)
      : _reqSel_left_right_oldest_T_4
          ? s2_req_1_isForVSnonLeafPTE
          : s2_req_2_isForVSnonLeafPTE;
  wire        reqSel_res_0_bits_uop_robIdx_flag =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_robIdx_flag
           : s2_req_0_uop_robIdx_flag)
      : _reqSel_left_oldest_T_4
          ? s2_req_0_uop_robIdx_flag
          : reqSel_left_res_1_bits_uop_robIdx_flag;
  wire [7:0]  reqSel_res_0_bits_uop_robIdx_value =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_uop_robIdx_value
           : s2_req_0_uop_robIdx_value)
      : _reqSel_left_oldest_T_4
          ? s2_req_0_uop_robIdx_value
          : reqSel_left_res_1_bits_uop_robIdx_value;
  wire [63:0] reqSel_res_0_bits_fullva =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1 ? reqSel_left_res_1_bits_fullva : s2_req_0_fullva)
      : _reqSel_left_oldest_T_4 ? s2_req_0_fullva : reqSel_left_res_1_bits_fullva;
  wire        reqSel_res_0_bits_vaNeedExt =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1 ? reqSel_left_res_1_bits_vaNeedExt : s2_req_0_vaNeedExt)
      : _reqSel_left_oldest_T_4 ? s2_req_0_vaNeedExt : reqSel_left_res_1_bits_vaNeedExt;
  wire [63:0] reqSel_res_0_bits_gpaddr =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1 ? reqSel_left_res_1_bits_gpaddr : s2_req_0_gpaddr)
      : _reqSel_left_oldest_T_4 ? s2_req_0_gpaddr : reqSel_left_res_1_bits_gpaddr;
  wire        reqSel_res_0_bits_isHyper =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1 ? reqSel_left_res_1_bits_isHyper : s2_req_0_isHyper)
      : _reqSel_left_oldest_T_4 ? s2_req_0_isHyper : reqSel_left_res_1_bits_isHyper;
  wire        reqSel_res_0_bits_isForVSnonLeafPTE =
    _reqSel_left_oldest_T
      ? (_reqSel_left_oldest_T_1
           ? reqSel_left_res_1_bits_isForVSnonLeafPTE
           : s2_req_0_isForVSnonLeafPTE)
      : _reqSel_left_oldest_T_4
          ? s2_req_0_isForVSnonLeafPTE
          : reqSel_left_res_1_bits_isForVSnonLeafPTE;
  wire        reqSel_right_res_0_bits_uop_robIdx_flag =
    _GEN ? s2_req_3_uop_robIdx_flag : s2_req_4_uop_robIdx_flag;
  wire [7:0]  reqSel_right_res_0_bits_uop_robIdx_value =
    _GEN ? s2_req_3_uop_robIdx_value : s2_req_4_uop_robIdx_value;
  wire [63:0] reqSel_right_res_0_bits_fullva = _GEN ? s2_req_3_fullva : s2_req_4_fullva;
  wire        reqSel_right_res_0_bits_vaNeedExt =
    _GEN ? s2_req_3_vaNeedExt : s2_req_4_vaNeedExt;
  wire [63:0] reqSel_right_res_0_bits_gpaddr = _GEN ? s2_req_3_gpaddr : s2_req_4_gpaddr;
  wire        _reqSel_right_right_oldest_T_2_bits_vaNeedExt =
    ~_reqSel_right_right_oldest_T_1 | req_vaNeedExt;
  wire        _reqSel_right_right_oldest_T_5_bits_vaNeedExt =
    _reqSel_right_right_oldest_T_4 | req_vaNeedExt;
  wire        reqSel_right_res_1_bits_isHyper =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1 ? req_isHyper : s2_req_5_isHyper)
      : _reqSel_right_right_oldest_T_4 ? s2_req_5_isHyper : req_isHyper;
  wire        reqSel_right_res_1_bits_isForVSnonLeafPTE =
    _reqSel_right_right_oldest_T
      ? (_reqSel_right_right_oldest_T_1
           ? req_isForVSnonLeafPTE
           : s2_req_5_isForVSnonLeafPTE)
      : _reqSel_right_right_oldest_T_4
          ? s2_req_5_isForVSnonLeafPTE
          : req_isForVSnonLeafPTE;
  wire        _reqSel_right_oldest_T_2_bits_isHyper =
    reqSel_right_res_1_bits_uop_lqIdx_flag & reqSel_right_res_1_bits_isHyper;
  wire        _reqSel_right_oldest_T_2_bits_isForVSnonLeafPTE =
    reqSel_right_res_1_bits_uop_lqIdx_flag & reqSel_right_res_1_bits_isForVSnonLeafPTE;
  wire        _reqSel_right_oldest_T_5_bits_isHyper =
    ~_reqSel_right_oldest_T_4 & reqSel_right_res_1_bits_isHyper;
  wire        _reqSel_right_oldest_T_5_bits_isForVSnonLeafPTE =
    ~_reqSel_right_oldest_T_4 & reqSel_right_res_1_bits_isForVSnonLeafPTE;
  always @(posedge clock) begin
    if (_reqSel_oldest_T) begin
      if (_reqSel_oldest_T_1) begin
        if (_reqSel_right_oldest_T) begin
          if (reqSel_right_res_1_bits_uop_lqIdx_flag) begin
            if (_reqSel_right_right_oldest_T) begin
              if (~_reqSel_right_right_oldest_T_1) begin
                req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
                req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
                req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
                req_fullva <= s2_req_5_fullva;
                req_gpaddr <= s2_req_5_gpaddr;
              end
              req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
            end
            else begin
              if (_reqSel_right_right_oldest_T_4) begin
                req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
                req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
                req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
                req_fullva <= s2_req_5_fullva;
                req_gpaddr <= s2_req_5_gpaddr;
              end
              req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
            end
          end
          else begin
            req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
            req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
            req_uop_lqIdx_value <= 7'h0;
            req_fullva <= reqSel_right_res_0_bits_fullva;
            req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
            req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
          end
          req_isHyper <= _reqSel_right_oldest_T_2_bits_isHyper;
          req_isForVSnonLeafPTE <= _reqSel_right_oldest_T_2_bits_isForVSnonLeafPTE;
        end
        else begin
          if (_reqSel_right_oldest_T_4) begin
            req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
            req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
            req_uop_lqIdx_value <= 7'h0;
            req_fullva <= reqSel_right_res_0_bits_fullva;
            req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
            req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
          end
          else if (_reqSel_right_right_oldest_T) begin
            if (~_reqSel_right_right_oldest_T_1) begin
              req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
              req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
              req_fullva <= s2_req_5_fullva;
              req_gpaddr <= s2_req_5_gpaddr;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
          end
          else begin
            if (_reqSel_right_right_oldest_T_4) begin
              req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
              req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
              req_fullva <= s2_req_5_fullva;
              req_gpaddr <= s2_req_5_gpaddr;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
          end
          req_isHyper <= _reqSel_right_oldest_T_5_bits_isHyper;
          req_isForVSnonLeafPTE <= _reqSel_right_oldest_T_5_bits_isForVSnonLeafPTE;
        end
        req_uop_lqIdx_flag <= reqSel_res_1_bits_uop_lqIdx_flag;
      end
      else begin
        req_uop_robIdx_flag <= reqSel_res_0_bits_uop_robIdx_flag;
        req_uop_robIdx_value <= reqSel_res_0_bits_uop_robIdx_value;
        req_uop_lqIdx_flag <= reqSel_res_0_bits_uop_lqIdx_flag;
        req_uop_lqIdx_value <= reqSel_res_0_bits_uop_lqIdx_value;
        req_fullva <= reqSel_res_0_bits_fullva;
        req_vaNeedExt <= reqSel_res_0_bits_vaNeedExt;
        req_gpaddr <= reqSel_res_0_bits_gpaddr;
        req_isHyper <= reqSel_res_0_bits_isHyper;
        req_isForVSnonLeafPTE <= reqSel_res_0_bits_isForVSnonLeafPTE;
      end
    end
    else if (_reqSel_oldest_T_4) begin
      req_uop_robIdx_flag <= reqSel_res_0_bits_uop_robIdx_flag;
      req_uop_robIdx_value <= reqSel_res_0_bits_uop_robIdx_value;
      req_uop_lqIdx_flag <= reqSel_res_0_bits_uop_lqIdx_flag;
      req_uop_lqIdx_value <= reqSel_res_0_bits_uop_lqIdx_value;
      req_fullva <= reqSel_res_0_bits_fullva;
      req_vaNeedExt <= reqSel_res_0_bits_vaNeedExt;
      req_gpaddr <= reqSel_res_0_bits_gpaddr;
      req_isHyper <= reqSel_res_0_bits_isHyper;
      req_isForVSnonLeafPTE <= reqSel_res_0_bits_isForVSnonLeafPTE;
    end
    else begin
      if (_reqSel_right_oldest_T) begin
        if (reqSel_right_res_1_bits_uop_lqIdx_flag) begin
          if (_reqSel_right_right_oldest_T) begin
            if (~_reqSel_right_right_oldest_T_1) begin
              req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
              req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
              req_fullva <= s2_req_5_fullva;
              req_gpaddr <= s2_req_5_gpaddr;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
          end
          else begin
            if (_reqSel_right_right_oldest_T_4) begin
              req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
              req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
              req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
              req_fullva <= s2_req_5_fullva;
              req_gpaddr <= s2_req_5_gpaddr;
            end
            req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
          end
        end
        else begin
          req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
          req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
          req_uop_lqIdx_value <= 7'h0;
          req_fullva <= reqSel_right_res_0_bits_fullva;
          req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
          req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
        end
        req_isHyper <= _reqSel_right_oldest_T_2_bits_isHyper;
        req_isForVSnonLeafPTE <= _reqSel_right_oldest_T_2_bits_isForVSnonLeafPTE;
      end
      else begin
        if (_reqSel_right_oldest_T_4) begin
          req_uop_robIdx_flag <= reqSel_right_res_0_bits_uop_robIdx_flag;
          req_uop_robIdx_value <= reqSel_right_res_0_bits_uop_robIdx_value;
          req_uop_lqIdx_value <= 7'h0;
          req_fullva <= reqSel_right_res_0_bits_fullva;
          req_vaNeedExt <= reqSel_right_res_0_bits_vaNeedExt;
          req_gpaddr <= reqSel_right_res_0_bits_gpaddr;
        end
        else if (_reqSel_right_right_oldest_T) begin
          if (~_reqSel_right_right_oldest_T_1) begin
            req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
            req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
            req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
            req_fullva <= s2_req_5_fullva;
            req_gpaddr <= s2_req_5_gpaddr;
          end
          req_vaNeedExt <= _reqSel_right_right_oldest_T_2_bits_vaNeedExt;
        end
        else begin
          if (_reqSel_right_right_oldest_T_4) begin
            req_uop_robIdx_flag <= s2_req_5_uop_robIdx_flag;
            req_uop_robIdx_value <= s2_req_5_uop_robIdx_value;
            req_uop_lqIdx_value <= s2_req_5_uop_lqIdx_value;
            req_fullva <= s2_req_5_fullva;
            req_gpaddr <= s2_req_5_gpaddr;
          end
          req_vaNeedExt <= _reqSel_right_right_oldest_T_5_bits_vaNeedExt;
        end
        req_isHyper <= _reqSel_right_oldest_T_5_bits_isHyper;
        req_isForVSnonLeafPTE <= _reqSel_right_oldest_T_5_bits_isForVSnonLeafPTE;
      end
      req_uop_lqIdx_flag <= reqSel_res_1_bits_uop_lqIdx_flag;
    end
    if (io_req_0_valid) begin
      s2_req_0_uop_exceptionVec_3 <= io_req_0_bits_uop_exceptionVec_3;
      s2_req_0_uop_exceptionVec_4 <= io_req_0_bits_uop_exceptionVec_4;
      s2_req_0_uop_exceptionVec_5 <= io_req_0_bits_uop_exceptionVec_5;
      s2_req_0_uop_exceptionVec_13 <= io_req_0_bits_uop_exceptionVec_13;
      s2_req_0_uop_exceptionVec_19 <= io_req_0_bits_uop_exceptionVec_19;
      s2_req_0_uop_exceptionVec_21 <= io_req_0_bits_uop_exceptionVec_21;
      s2_req_0_uop_robIdx_flag <= io_req_0_bits_uop_robIdx_flag;
      s2_req_0_uop_robIdx_value <= io_req_0_bits_uop_robIdx_value;
      s2_req_0_uop_lqIdx_flag <= io_req_0_bits_uop_lqIdx_flag;
      s2_req_0_uop_lqIdx_value <= io_req_0_bits_uop_lqIdx_value;
      s2_req_0_fullva <= io_req_0_bits_fullva;
      s2_req_0_vaNeedExt <= io_req_0_bits_vaNeedExt;
      s2_req_0_gpaddr <= io_req_0_bits_gpaddr;
      s2_req_0_isHyper <= io_req_0_bits_isHyper;
      s2_req_0_isForVSnonLeafPTE <= io_req_0_bits_isForVSnonLeafPTE;
    end
    if (io_req_1_valid) begin
      s2_req_1_uop_exceptionVec_3 <= io_req_1_bits_uop_exceptionVec_3;
      s2_req_1_uop_exceptionVec_4 <= io_req_1_bits_uop_exceptionVec_4;
      s2_req_1_uop_exceptionVec_5 <= io_req_1_bits_uop_exceptionVec_5;
      s2_req_1_uop_exceptionVec_13 <= io_req_1_bits_uop_exceptionVec_13;
      s2_req_1_uop_exceptionVec_19 <= io_req_1_bits_uop_exceptionVec_19;
      s2_req_1_uop_exceptionVec_21 <= io_req_1_bits_uop_exceptionVec_21;
      s2_req_1_uop_robIdx_flag <= io_req_1_bits_uop_robIdx_flag;
      s2_req_1_uop_robIdx_value <= io_req_1_bits_uop_robIdx_value;
      s2_req_1_uop_lqIdx_flag <= io_req_1_bits_uop_lqIdx_flag;
      s2_req_1_uop_lqIdx_value <= io_req_1_bits_uop_lqIdx_value;
      s2_req_1_fullva <= io_req_1_bits_fullva;
      s2_req_1_vaNeedExt <= io_req_1_bits_vaNeedExt;
      s2_req_1_gpaddr <= io_req_1_bits_gpaddr;
      s2_req_1_isHyper <= io_req_1_bits_isHyper;
      s2_req_1_isForVSnonLeafPTE <= io_req_1_bits_isForVSnonLeafPTE;
    end
    if (io_req_2_valid) begin
      s2_req_2_uop_exceptionVec_3 <= io_req_2_bits_uop_exceptionVec_3;
      s2_req_2_uop_exceptionVec_4 <= io_req_2_bits_uop_exceptionVec_4;
      s2_req_2_uop_exceptionVec_5 <= io_req_2_bits_uop_exceptionVec_5;
      s2_req_2_uop_exceptionVec_13 <= io_req_2_bits_uop_exceptionVec_13;
      s2_req_2_uop_exceptionVec_19 <= io_req_2_bits_uop_exceptionVec_19;
      s2_req_2_uop_exceptionVec_21 <= io_req_2_bits_uop_exceptionVec_21;
      s2_req_2_uop_robIdx_flag <= io_req_2_bits_uop_robIdx_flag;
      s2_req_2_uop_robIdx_value <= io_req_2_bits_uop_robIdx_value;
      s2_req_2_uop_lqIdx_flag <= io_req_2_bits_uop_lqIdx_flag;
      s2_req_2_uop_lqIdx_value <= io_req_2_bits_uop_lqIdx_value;
      s2_req_2_fullva <= io_req_2_bits_fullva;
      s2_req_2_vaNeedExt <= io_req_2_bits_vaNeedExt;
      s2_req_2_gpaddr <= io_req_2_bits_gpaddr;
      s2_req_2_isHyper <= io_req_2_bits_isHyper;
      s2_req_2_isForVSnonLeafPTE <= io_req_2_bits_isForVSnonLeafPTE;
    end
    if (io_req_3_valid) begin
      s2_req_3_uop_exceptionVec_3 <= io_req_3_bits_uop_exceptionVec_3;
      s2_req_3_uop_exceptionVec_4 <= io_req_3_bits_uop_exceptionVec_4;
      s2_req_3_uop_exceptionVec_5 <= io_req_3_bits_uop_exceptionVec_5;
      s2_req_3_uop_exceptionVec_13 <= io_req_3_bits_uop_exceptionVec_13;
      s2_req_3_uop_exceptionVec_19 <= io_req_3_bits_uop_exceptionVec_19;
      s2_req_3_uop_exceptionVec_21 <= io_req_3_bits_uop_exceptionVec_21;
      s2_req_3_uop_robIdx_flag <= io_req_3_bits_uop_robIdx_flag;
      s2_req_3_uop_robIdx_value <= io_req_3_bits_uop_robIdx_value;
      s2_req_3_fullva <= io_req_3_bits_fullva;
      s2_req_3_vaNeedExt <= io_req_3_bits_vaNeedExt;
      s2_req_3_gpaddr <= io_req_3_bits_gpaddr;
    end
    if (io_req_4_valid) begin
      s2_req_4_uop_exceptionVec_3 <= io_req_4_bits_uop_exceptionVec_3;
      s2_req_4_uop_exceptionVec_4 <= io_req_4_bits_uop_exceptionVec_4;
      s2_req_4_uop_exceptionVec_5 <= io_req_4_bits_uop_exceptionVec_5;
      s2_req_4_uop_exceptionVec_13 <= io_req_4_bits_uop_exceptionVec_13;
      s2_req_4_uop_exceptionVec_19 <= io_req_4_bits_uop_exceptionVec_19;
      s2_req_4_uop_exceptionVec_21 <= io_req_4_bits_uop_exceptionVec_21;
      s2_req_4_uop_robIdx_flag <= io_req_4_bits_uop_robIdx_flag;
      s2_req_4_uop_robIdx_value <= io_req_4_bits_uop_robIdx_value;
      s2_req_4_fullva <= io_req_4_bits_fullva;
      s2_req_4_vaNeedExt <= io_req_4_bits_vaNeedExt;
      s2_req_4_gpaddr <= io_req_4_bits_gpaddr;
    end
    if (io_req_5_valid) begin
      s2_req_5_uop_exceptionVec_3 <= io_req_5_bits_uop_exceptionVec_3;
      s2_req_5_uop_exceptionVec_4 <= io_req_5_bits_uop_exceptionVec_4;
      s2_req_5_uop_exceptionVec_5 <= io_req_5_bits_uop_exceptionVec_5;
      s2_req_5_uop_exceptionVec_13 <= io_req_5_bits_uop_exceptionVec_13;
      s2_req_5_uop_exceptionVec_19 <= io_req_5_bits_uop_exceptionVec_19;
      s2_req_5_uop_exceptionVec_21 <= io_req_5_bits_uop_exceptionVec_21;
      s2_req_5_uop_robIdx_flag <= io_req_5_bits_uop_robIdx_flag;
      s2_req_5_uop_robIdx_value <= io_req_5_bits_uop_robIdx_value;
      s2_req_5_uop_lqIdx_flag <= io_req_5_bits_uop_lqIdx_flag;
      s2_req_5_uop_lqIdx_value <= io_req_5_bits_uop_lqIdx_value;
      s2_req_5_fullva <= io_req_5_bits_fullva;
      s2_req_5_gpaddr <= io_req_5_bits_gpaddr;
      s2_req_5_isHyper <= io_req_5_bits_isHyper;
      s2_req_5_isForVSnonLeafPTE <= io_req_5_bits_isForVSnonLeafPTE;
    end
    s2_valid_REG <= io_req_0_valid;
    s2_valid_REG_1_valid <= io_redirect_valid;
    s2_valid_REG_1_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_1_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_1_bits_level <= io_redirect_bits_level;
    s2_valid_REG_2 <= io_req_1_valid;
    s2_valid_REG_3_valid <= io_redirect_valid;
    s2_valid_REG_3_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_3_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_3_bits_level <= io_redirect_bits_level;
    s2_valid_REG_4 <= io_req_2_valid;
    s2_valid_REG_5_valid <= io_redirect_valid;
    s2_valid_REG_5_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_5_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_5_bits_level <= io_redirect_bits_level;
    s2_valid_REG_6 <= io_req_3_valid;
    s2_valid_REG_7_valid <= io_redirect_valid;
    s2_valid_REG_7_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_7_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_7_bits_level <= io_redirect_bits_level;
    s2_valid_REG_8 <= io_req_4_valid;
    s2_valid_REG_9_valid <= io_redirect_valid;
    s2_valid_REG_9_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_9_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_9_bits_level <= io_redirect_bits_level;
    s2_valid_REG_10 <= io_req_5_valid;
    s2_valid_REG_11_valid <= io_redirect_valid;
    s2_valid_REG_11_bits_robIdx_flag <= io_redirect_bits_robIdx_flag;
    s2_valid_REG_11_bits_robIdx_value <= io_redirect_bits_robIdx_value;
    s2_valid_REG_11_bits_level <= io_redirect_bits_level;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:665];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [9:0] i = 10'h0; i < 10'h29A; i += 10'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        req_valid = _RANDOM[10'h0][0];
        req_uop_robIdx_flag = _RANDOM[10'h12][13];
        req_uop_robIdx_value = _RANDOM[10'h12][21:14];
        req_uop_lqIdx_flag = _RANDOM[10'h27][24];
        req_uop_lqIdx_value = _RANDOM[10'h27][31:25];
        req_fullva = {_RANDOM[10'h2A], _RANDOM[10'h2B]};
        req_vaNeedExt = _RANDOM[10'h2C][0];
        req_gpaddr = {_RANDOM[10'h2D][31:17], _RANDOM[10'h2E], _RANDOM[10'h2F][16:0]};
        req_isHyper = _RANDOM[10'h34][11];
        req_isForVSnonLeafPTE = _RANDOM[10'h34][12];
        s2_req_0_uop_exceptionVec_3 = _RANDOM[10'h55][12];
        s2_req_0_uop_exceptionVec_4 = _RANDOM[10'h55][13];
        s2_req_0_uop_exceptionVec_5 = _RANDOM[10'h55][14];
        s2_req_0_uop_exceptionVec_13 = _RANDOM[10'h55][22];
        s2_req_0_uop_exceptionVec_19 = _RANDOM[10'h55][28];
        s2_req_0_uop_exceptionVec_21 = _RANDOM[10'h55][30];
        s2_req_0_uop_robIdx_flag = _RANDOM[10'h64][25];
        s2_req_0_uop_robIdx_value = {_RANDOM[10'h64][31:26], _RANDOM[10'h65][1:0]};
        s2_req_0_uop_lqIdx_flag = _RANDOM[10'h7A][4];
        s2_req_0_uop_lqIdx_value = _RANDOM[10'h7A][11:5];
        s2_req_0_fullva =
          {_RANDOM[10'h7C][31:12], _RANDOM[10'h7D], _RANDOM[10'h7E][11:0]};
        s2_req_0_vaNeedExt = _RANDOM[10'h7E][12];
        s2_req_0_gpaddr =
          {_RANDOM[10'h7F][31:29], _RANDOM[10'h80], _RANDOM[10'h81][28:0]};
        s2_req_0_isHyper = _RANDOM[10'h86][23];
        s2_req_0_isForVSnonLeafPTE = _RANDOM[10'h86][24];
        s2_req_1_uop_exceptionVec_3 = _RANDOM[10'hA7][24];
        s2_req_1_uop_exceptionVec_4 = _RANDOM[10'hA7][25];
        s2_req_1_uop_exceptionVec_5 = _RANDOM[10'hA7][26];
        s2_req_1_uop_exceptionVec_13 = _RANDOM[10'hA8][2];
        s2_req_1_uop_exceptionVec_19 = _RANDOM[10'hA8][8];
        s2_req_1_uop_exceptionVec_21 = _RANDOM[10'hA8][10];
        s2_req_1_uop_robIdx_flag = _RANDOM[10'hB7][5];
        s2_req_1_uop_robIdx_value = _RANDOM[10'hB7][13:6];
        s2_req_1_uop_lqIdx_flag = _RANDOM[10'hCC][16];
        s2_req_1_uop_lqIdx_value = _RANDOM[10'hCC][23:17];
        s2_req_1_fullva =
          {_RANDOM[10'hCE][31:24], _RANDOM[10'hCF], _RANDOM[10'hD0][23:0]};
        s2_req_1_vaNeedExt = _RANDOM[10'hD0][24];
        s2_req_1_gpaddr = {_RANDOM[10'hD2][31:9], _RANDOM[10'hD3], _RANDOM[10'hD4][8:0]};
        s2_req_1_isHyper = _RANDOM[10'hD9][3];
        s2_req_1_isForVSnonLeafPTE = _RANDOM[10'hD9][4];
        s2_req_2_uop_exceptionVec_3 = _RANDOM[10'hFA][4];
        s2_req_2_uop_exceptionVec_4 = _RANDOM[10'hFA][5];
        s2_req_2_uop_exceptionVec_5 = _RANDOM[10'hFA][6];
        s2_req_2_uop_exceptionVec_13 = _RANDOM[10'hFA][14];
        s2_req_2_uop_exceptionVec_19 = _RANDOM[10'hFA][20];
        s2_req_2_uop_exceptionVec_21 = _RANDOM[10'hFA][22];
        s2_req_2_uop_robIdx_flag = _RANDOM[10'h109][17];
        s2_req_2_uop_robIdx_value = _RANDOM[10'h109][25:18];
        s2_req_2_uop_lqIdx_flag = _RANDOM[10'h11E][28];
        s2_req_2_uop_lqIdx_value = {_RANDOM[10'h11E][31:29], _RANDOM[10'h11F][3:0]};
        s2_req_2_fullva =
          {_RANDOM[10'h121][31:4], _RANDOM[10'h122], _RANDOM[10'h123][3:0]};
        s2_req_2_vaNeedExt = _RANDOM[10'h123][4];
        s2_req_2_gpaddr =
          {_RANDOM[10'h124][31:21], _RANDOM[10'h125], _RANDOM[10'h126][20:0]};
        s2_req_2_isHyper = _RANDOM[10'h12B][15];
        s2_req_2_isForVSnonLeafPTE = _RANDOM[10'h12B][16];
        s2_req_3_uop_exceptionVec_3 = _RANDOM[10'h14C][16];
        s2_req_3_uop_exceptionVec_4 = _RANDOM[10'h14C][17];
        s2_req_3_uop_exceptionVec_5 = _RANDOM[10'h14C][18];
        s2_req_3_uop_exceptionVec_13 = _RANDOM[10'h14C][26];
        s2_req_3_uop_exceptionVec_19 = _RANDOM[10'h14D][0];
        s2_req_3_uop_exceptionVec_21 = _RANDOM[10'h14D][2];
        s2_req_3_uop_robIdx_flag = _RANDOM[10'h15B][29];
        s2_req_3_uop_robIdx_value = {_RANDOM[10'h15B][31:30], _RANDOM[10'h15C][5:0]};
        s2_req_3_fullva =
          {_RANDOM[10'h173][31:16], _RANDOM[10'h174], _RANDOM[10'h175][15:0]};
        s2_req_3_vaNeedExt = _RANDOM[10'h175][16];
        s2_req_3_gpaddr = {_RANDOM[10'h177][31:1], _RANDOM[10'h178], _RANDOM[10'h179][0]};
        s2_req_4_uop_exceptionVec_3 = _RANDOM[10'h19E][28];
        s2_req_4_uop_exceptionVec_4 = _RANDOM[10'h19E][29];
        s2_req_4_uop_exceptionVec_5 = _RANDOM[10'h19E][30];
        s2_req_4_uop_exceptionVec_13 = _RANDOM[10'h19F][6];
        s2_req_4_uop_exceptionVec_19 = _RANDOM[10'h19F][12];
        s2_req_4_uop_exceptionVec_21 = _RANDOM[10'h19F][14];
        s2_req_4_uop_robIdx_flag = _RANDOM[10'h1AE][9];
        s2_req_4_uop_robIdx_value = _RANDOM[10'h1AE][17:10];
        s2_req_4_fullva =
          {_RANDOM[10'h1C5][31:28], _RANDOM[10'h1C6], _RANDOM[10'h1C7][27:0]};
        s2_req_4_vaNeedExt = _RANDOM[10'h1C7][28];
        s2_req_4_gpaddr =
          {_RANDOM[10'h1C9][31:13], _RANDOM[10'h1CA], _RANDOM[10'h1CB][12:0]};
        s2_req_5_uop_exceptionVec_3 = _RANDOM[10'h1F1][8];
        s2_req_5_uop_exceptionVec_4 = _RANDOM[10'h1F1][9];
        s2_req_5_uop_exceptionVec_5 = _RANDOM[10'h1F1][10];
        s2_req_5_uop_exceptionVec_13 = _RANDOM[10'h1F1][18];
        s2_req_5_uop_exceptionVec_19 = _RANDOM[10'h1F1][24];
        s2_req_5_uop_exceptionVec_21 = _RANDOM[10'h1F1][26];
        s2_req_5_uop_robIdx_flag = _RANDOM[10'h200][21];
        s2_req_5_uop_robIdx_value = _RANDOM[10'h200][29:22];
        s2_req_5_uop_lqIdx_flag = _RANDOM[10'h216][0];
        s2_req_5_uop_lqIdx_value = _RANDOM[10'h216][7:1];
        s2_req_5_fullva =
          {_RANDOM[10'h218][31:8], _RANDOM[10'h219], _RANDOM[10'h21A][7:0]};
        s2_req_5_gpaddr =
          {_RANDOM[10'h21B][31:25], _RANDOM[10'h21C], _RANDOM[10'h21D][24:0]};
        s2_req_5_isHyper = _RANDOM[10'h222][19];
        s2_req_5_isForVSnonLeafPTE = _RANDOM[10'h222][20];
        s2_valid_REG = _RANDOM[10'h240][21];
        s2_valid_REG_1_valid = _RANDOM[10'h240][22];
        s2_valid_REG_1_bits_robIdx_flag = _RANDOM[10'h240][24];
        s2_valid_REG_1_bits_robIdx_value = {_RANDOM[10'h240][31:25], _RANDOM[10'h241][0]};
        s2_valid_REG_1_bits_level = _RANDOM[10'h241][12];
        s2_valid_REG_2 = _RANDOM[10'h252][12];
        s2_valid_REG_3_valid = _RANDOM[10'h252][13];
        s2_valid_REG_3_bits_robIdx_flag = _RANDOM[10'h252][15];
        s2_valid_REG_3_bits_robIdx_value = _RANDOM[10'h252][23:16];
        s2_valid_REG_3_bits_level = _RANDOM[10'h253][3];
        s2_valid_REG_4 = _RANDOM[10'h264][3];
        s2_valid_REG_5_valid = _RANDOM[10'h264][4];
        s2_valid_REG_5_bits_robIdx_flag = _RANDOM[10'h264][6];
        s2_valid_REG_5_bits_robIdx_value = _RANDOM[10'h264][14:7];
        s2_valid_REG_5_bits_level = _RANDOM[10'h264][26];
        s2_valid_REG_6 = _RANDOM[10'h275][26];
        s2_valid_REG_7_valid = _RANDOM[10'h275][27];
        s2_valid_REG_7_bits_robIdx_flag = _RANDOM[10'h275][29];
        s2_valid_REG_7_bits_robIdx_value =
          {_RANDOM[10'h275][31:30], _RANDOM[10'h276][5:0]};
        s2_valid_REG_7_bits_level = _RANDOM[10'h276][17];
        s2_valid_REG_8 = _RANDOM[10'h287][17];
        s2_valid_REG_9_valid = _RANDOM[10'h287][18];
        s2_valid_REG_9_bits_robIdx_flag = _RANDOM[10'h287][20];
        s2_valid_REG_9_bits_robIdx_value = _RANDOM[10'h287][28:21];
        s2_valid_REG_9_bits_level = _RANDOM[10'h288][8];
        s2_valid_REG_10 = _RANDOM[10'h299][8];
        s2_valid_REG_11_valid = _RANDOM[10'h299][9];
        s2_valid_REG_11_bits_robIdx_flag = _RANDOM[10'h299][11];
        s2_valid_REG_11_bits_robIdx_value = _RANDOM[10'h299][19:12];
        s2_valid_REG_11_bits_level = _RANDOM[10'h299][31];
      `endif // RANDOMIZE_REG_INIT
      if (reset)
        req_valid = 1'h0;
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_exceptionAddr_vaddr = req_fullva;
  assign io_exceptionAddr_vaNeedExt = req_vaNeedExt;
  assign io_exceptionAddr_isHyper = req_isHyper;
  assign io_exceptionAddr_gpaddr = req_gpaddr;
  assign io_exceptionAddr_isForVSnonLeafPTE = req_isForVSnonLeafPTE;
endmodule

