#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc6ac40a2f0 .scope module, "testbench" "testbench" 2 2;
 .timescale -9 -10;
v0x7fc6ac424ee0_0 .var "clk", 0 0;
v0x7fc6ac424fb0_0 .var "d", 0 0;
v0x7fc6ac425080_0 .net "nq", 0 0, L_0x7fc6ac425cb0;  1 drivers
v0x7fc6ac425110_0 .net "q", 0 0, L_0x7fc6ac425b50;  1 drivers
S_0x7fc6ac40a460 .scope module, "D_flip_flop" "D_flip_flop" 2 10, 3 1 0, S_0x7fc6ac40a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "nq";
v0x7fc6ac424b10_0 .net "d", 0 0, v0x7fc6ac424fb0_0;  1 drivers
v0x7fc6ac424ba0_0 .net "e", 0 0, v0x7fc6ac424ee0_0;  1 drivers
v0x7fc6ac424c50_0 .net "nq", 0 0, L_0x7fc6ac425cb0;  alias, 1 drivers
v0x7fc6ac424d40_0 .net "q", 0 0, L_0x7fc6ac425b50;  alias, 1 drivers
v0x7fc6ac424e10_0 .net "w", 0 0, L_0x7fc6ac425500;  1 drivers
L_0x7fc6ac425730 .reduce/nor v0x7fc6ac424ee0_0;
S_0x7fc6ac406730 .scope module, "master" "D_latch" 3 6, 4 1 0, S_0x7fc6ac40a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "nq";
L_0x7fc6ac4251a0 .functor NOT 1, v0x7fc6ac424fb0_0, C4<0>, C4<0>, C4<0>;
L_0x7fc6ac425210 .functor AND 1, L_0x7fc6ac4251a0, L_0x7fc6ac425730, C4<1>, C4<1>;
L_0x7fc6ac425300 .functor AND 1, v0x7fc6ac424fb0_0, L_0x7fc6ac425730, C4<1>, C4<1>;
v0x7fc6ac423820_0 .net *"_ivl_0", 0 0, L_0x7fc6ac4251a0;  1 drivers
v0x7fc6ac4238e0_0 .net "d", 0 0, v0x7fc6ac424fb0_0;  alias, 1 drivers
v0x7fc6ac423980_0 .net "e", 0 0, L_0x7fc6ac425730;  1 drivers
v0x7fc6ac423a10_0 .net "nq", 0 0, L_0x7fc6ac425680;  1 drivers
v0x7fc6ac423ac0_0 .net "q", 0 0, L_0x7fc6ac425500;  alias, 1 drivers
v0x7fc6ac423b90_0 .net "r", 0 0, L_0x7fc6ac425210;  1 drivers
v0x7fc6ac423c40_0 .net "s", 0 0, L_0x7fc6ac425300;  1 drivers
S_0x7fc6ac4068a0 .scope module, "SR_latch" "SR_latch" 4 9, 5 1 0, S_0x7fc6ac406730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "nq";
L_0x7fc6ac425430 .functor OR 1, L_0x7fc6ac425210, L_0x7fc6ac425680, C4<0>, C4<0>;
L_0x7fc6ac425500 .functor NOT 1, L_0x7fc6ac425430, C4<0>, C4<0>, C4<0>;
L_0x7fc6ac4255f0 .functor OR 1, L_0x7fc6ac425300, L_0x7fc6ac425500, C4<0>, C4<0>;
L_0x7fc6ac425680 .functor NOT 1, L_0x7fc6ac4255f0, C4<0>, C4<0>, C4<0>;
v0x7fc6ac4121d0_0 .net *"_ivl_0", 0 0, L_0x7fc6ac425430;  1 drivers
v0x7fc6ac423460_0 .net *"_ivl_4", 0 0, L_0x7fc6ac4255f0;  1 drivers
v0x7fc6ac423510_0 .net "nq", 0 0, L_0x7fc6ac425680;  alias, 1 drivers
v0x7fc6ac4235c0_0 .net "q", 0 0, L_0x7fc6ac425500;  alias, 1 drivers
v0x7fc6ac423660_0 .net "r", 0 0, L_0x7fc6ac425210;  alias, 1 drivers
v0x7fc6ac423740_0 .net "s", 0 0, L_0x7fc6ac425300;  alias, 1 drivers
S_0x7fc6ac423d10 .scope module, "slave" "D_latch" 3 7, 4 1 0, S_0x7fc6ac40a460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "nq";
L_0x7fc6ac4257d0 .functor NOT 1, L_0x7fc6ac425500, C4<0>, C4<0>, C4<0>;
L_0x7fc6ac425840 .functor AND 1, L_0x7fc6ac4257d0, v0x7fc6ac424ee0_0, C4<1>, C4<1>;
L_0x7fc6ac4259d0 .functor AND 1, L_0x7fc6ac425500, v0x7fc6ac424ee0_0, C4<1>, C4<1>;
v0x7fc6ac424600_0 .net *"_ivl_0", 0 0, L_0x7fc6ac4257d0;  1 drivers
v0x7fc6ac4246c0_0 .net "d", 0 0, L_0x7fc6ac425500;  alias, 1 drivers
v0x7fc6ac4247a0_0 .net "e", 0 0, v0x7fc6ac424ee0_0;  alias, 1 drivers
v0x7fc6ac424830_0 .net "nq", 0 0, L_0x7fc6ac425cb0;  alias, 1 drivers
v0x7fc6ac4248c0_0 .net "q", 0 0, L_0x7fc6ac425b50;  alias, 1 drivers
v0x7fc6ac424990_0 .net "r", 0 0, L_0x7fc6ac425840;  1 drivers
v0x7fc6ac424a40_0 .net "s", 0 0, L_0x7fc6ac4259d0;  1 drivers
S_0x7fc6ac423f40 .scope module, "SR_latch" "SR_latch" 4 9, 5 1 0, S_0x7fc6ac423d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "nq";
L_0x7fc6ac425a40 .functor OR 1, L_0x7fc6ac425840, L_0x7fc6ac425cb0, C4<0>, C4<0>;
L_0x7fc6ac425b50 .functor NOT 1, L_0x7fc6ac425a40, C4<0>, C4<0>, C4<0>;
L_0x7fc6ac425c40 .functor OR 1, L_0x7fc6ac4259d0, L_0x7fc6ac425b50, C4<0>, C4<0>;
L_0x7fc6ac425cb0 .functor NOT 1, L_0x7fc6ac425c40, C4<0>, C4<0>, C4<0>;
v0x7fc6ac424180_0 .net *"_ivl_0", 0 0, L_0x7fc6ac425a40;  1 drivers
v0x7fc6ac424240_0 .net *"_ivl_4", 0 0, L_0x7fc6ac425c40;  1 drivers
v0x7fc6ac4242f0_0 .net "nq", 0 0, L_0x7fc6ac425cb0;  alias, 1 drivers
v0x7fc6ac4243a0_0 .net "q", 0 0, L_0x7fc6ac425b50;  alias, 1 drivers
v0x7fc6ac424440_0 .net "r", 0 0, L_0x7fc6ac425840;  alias, 1 drivers
v0x7fc6ac424520_0 .net "s", 0 0, L_0x7fc6ac4259d0;  alias, 1 drivers
    .scope S_0x7fc6ac40a2f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc6ac424ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc6ac424fb0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fc6ac40a2f0;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x7fc6ac424ee0_0;
    %inv;
    %store/vec4 v0x7fc6ac424ee0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc6ac40a2f0;
T_2 ;
    %vpi_call 2 12 "$display", "start" {0 0 0};
    %vpi_call 2 13 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc6ac40a2f0 {0 0 0};
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc6ac424fb0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc6ac424fb0_0, 0, 1;
    %delay 60, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc6ac424fb0_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc6ac424fb0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "D_flip_flop.v";
    "D_latch.v";
    "SR_latch.v";
