--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
JA<0>       |        14.889(R)|      SLOW  |         4.558(R)|      FAST  |clk_BUFGP         |   0.000|
JA<1>       |        14.357(R)|      SLOW  |         4.304(R)|      FAST  |clk_BUFGP         |   0.000|
JA<2>       |        13.671(R)|      SLOW  |         4.054(R)|      FAST  |clk_BUFGP         |   0.000|
JA<3>       |        13.823(R)|      SLOW  |         4.115(R)|      FAST  |clk_BUFGP         |   0.000|
JA<4>       |        14.514(R)|      SLOW  |         4.302(R)|      FAST  |clk_BUFGP         |   0.000|
JA<5>       |        13.495(R)|      SLOW  |         3.973(R)|      FAST  |clk_BUFGP         |   0.000|
JA<6>       |        13.630(R)|      SLOW  |         4.039(R)|      FAST  |clk_BUFGP         |   0.000|
JA<7>       |        13.466(R)|      SLOW  |         3.959(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.889|         |         |         |
sensor         |    5.166|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sensor
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sensor         |    2.570|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 12 06:54:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 768 MB



