<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__adc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_adc.h - Macros used when accessing the ADC hardware.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2005-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_ADC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_ADC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the ADC register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4b3f2d53ff70607a421ae8b689fc28fb">   46</a></span>&#160;<span class="preprocessor">#define ADC_O_ACTSS             0x00000000  // ADC Active Sample Sequencer</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7a3b01c66e3514462f205e6fec9b6720">   47</a></span>&#160;<span class="preprocessor">#define ADC_O_RIS               0x00000004  // ADC Raw Interrupt Status</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7ac6d51a3a2aa8ca4bf3b6aa85425a8d">   48</a></span>&#160;<span class="preprocessor">#define ADC_O_IM                0x00000008  // ADC Interrupt Mask</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1e8864cc8bcb12e8294cfd0cc93d036c">   49</a></span>&#160;<span class="preprocessor">#define ADC_O_ISC               0x0000000C  // ADC Interrupt Status and Clear</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa4d3a022968489e073396c0dea13849e">   50</a></span>&#160;<span class="preprocessor">#define ADC_O_OSTAT             0x00000010  // ADC Overflow Status</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad87ab08b7e08db89cb70fa080a476bf5">   51</a></span>&#160;<span class="preprocessor">#define ADC_O_EMUX              0x00000014  // ADC Event Multiplexer Select</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aee02a7de19ed0e522deba22c11c7a7c3">   52</a></span>&#160;<span class="preprocessor">#define ADC_O_USTAT             0x00000018  // ADC Underflow Status</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a44ed734691ce7f28dba48d1c876c3a2a">   53</a></span>&#160;<span class="preprocessor">#define ADC_O_TSSEL             0x0000001C  // ADC Trigger Source Select</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad2f9eeb26e7a31aa611adbcfbee3f658">   54</a></span>&#160;<span class="preprocessor">#define ADC_O_SSPRI             0x00000020  // ADC Sample Sequencer Priority</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6154c36de628e9b837cd67ab0cedae6f">   55</a></span>&#160;<span class="preprocessor">#define ADC_O_SPC               0x00000024  // ADC Sample Phase Control</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0c82b106743b5adbf0bd61483fa9dae0">   56</a></span>&#160;<span class="preprocessor">#define ADC_O_PSSI              0x00000028  // ADC Processor Sample Sequence</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// Initiate</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a54b9b8daee41e3942a563eed9ea83696">   58</a></span>&#160;<span class="preprocessor">#define ADC_O_SAC               0x00000030  // ADC Sample Averaging Control</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af1cfb7fe9b480fa7852bc5da220132ee">   59</a></span>&#160;<span class="preprocessor">#define ADC_O_DCISC             0x00000034  // ADC Digital Comparator Interrupt</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a12a00955814d00b1d0a1a2dda20e80ba">   61</a></span>&#160;<span class="preprocessor">#define ADC_O_CTL               0x00000038  // ADC Control</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad24cdbd8b42dbf0403dcf6dc35db912a">   62</a></span>&#160;<span class="preprocessor">#define ADC_O_SSMUX0            0x00000040  // ADC Sample Sequence Input</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                            <span class="comment">// Multiplexer Select 0</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1080695ff2aa9d0f38a7047436359f51">   64</a></span>&#160;<span class="preprocessor">#define ADC_O_SSCTL0            0x00000044  // ADC Sample Sequence Control 0</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a15df5ead4a5691a8910511509f2ad16f">   65</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFIFO0           0x00000048  // ADC Sample Sequence Result FIFO</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                            <span class="comment">// 0</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa2ea3e5d9668cd20e5f1b30af8e769b4">   67</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFSTAT0          0x0000004C  // ADC Sample Sequence FIFO 0</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae2b564bac2a3457b60f533b98795a7d2">   69</a></span>&#160;<span class="preprocessor">#define ADC_O_SSOP0             0x00000050  // ADC Sample Sequence 0 Operation</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2143f7941bd760815903aadf822b0bf8">   70</a></span>&#160;<span class="preprocessor">#define ADC_O_SSDC0             0x00000054  // ADC Sample Sequence 0 Digital</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// Comparator Select</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6fab9d7a4319ae3ad970c2e239286f77">   72</a></span>&#160;<span class="preprocessor">#define ADC_O_SSEMUX0           0x00000058  // ADC Sample Sequence Extended</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// Input Multiplexer Select 0</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aea84313f50ce7c600c02a1cc5bd3df7d">   74</a></span>&#160;<span class="preprocessor">#define ADC_O_SSTSH0            0x0000005C  // ADC Sample Sequence 0 Sample and</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// Hold Time</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a351cd7b7ebcf1480a2b03c5503d7d644">   76</a></span>&#160;<span class="preprocessor">#define ADC_O_SSMUX1            0x00000060  // ADC Sample Sequence Input</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// Multiplexer Select 1</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a471fce40d279001dee6c649fcf2ad3a8">   78</a></span>&#160;<span class="preprocessor">#define ADC_O_SSCTL1            0x00000064  // ADC Sample Sequence Control 1</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a269c22ac79232ce6e760f828f7d2e9b0">   79</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFIFO1           0x00000068  // ADC Sample Sequence Result FIFO</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// 1</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aeed924a57ed947c3c3c288a521f3fc01">   81</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFSTAT1          0x0000006C  // ADC Sample Sequence FIFO 1</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2b83cad039aeec99994436cbbcc2e48a">   83</a></span>&#160;<span class="preprocessor">#define ADC_O_SSOP1             0x00000070  // ADC Sample Sequence 1 Operation</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2941b9a31ff212748fa22f709064ad83">   84</a></span>&#160;<span class="preprocessor">#define ADC_O_SSDC1             0x00000074  // ADC Sample Sequence 1 Digital</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// Comparator Select</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abb27437e9a27d9f3c3def1146efc8b57">   86</a></span>&#160;<span class="preprocessor">#define ADC_O_SSEMUX1           0x00000078  // ADC Sample Sequence Extended</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// Input Multiplexer Select 1</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aab51babb4e6704703633263fc6972471">   88</a></span>&#160;<span class="preprocessor">#define ADC_O_SSTSH1            0x0000007C  // ADC Sample Sequence 1 Sample and</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// Hold Time</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a350ad155330d0e14bcc7a8ddd6f2c252">   90</a></span>&#160;<span class="preprocessor">#define ADC_O_SSMUX2            0x00000080  // ADC Sample Sequence Input</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <span class="comment">// Multiplexer Select 2</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a317c6481a96d19daa264e9a55f3e96d4">   92</a></span>&#160;<span class="preprocessor">#define ADC_O_SSCTL2            0x00000084  // ADC Sample Sequence Control 2</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab35123cc933d899697269714e6cfb53e">   93</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFIFO2           0x00000088  // ADC Sample Sequence Result FIFO</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// 2</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaeb80bba225c283d22b1d7a85ea5194e">   95</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFSTAT2          0x0000008C  // ADC Sample Sequence FIFO 2</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a20c2d37c314f5340aa063168b0515433">   97</a></span>&#160;<span class="preprocessor">#define ADC_O_SSOP2             0x00000090  // ADC Sample Sequence 2 Operation</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae080e1965d16f5748c949c2db0b8e8e3">   98</a></span>&#160;<span class="preprocessor">#define ADC_O_SSDC2             0x00000094  // ADC Sample Sequence 2 Digital</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                            <span class="comment">// Comparator Select</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a30ddd725fc655afb104d872ff2350a1a">  100</a></span>&#160;<span class="preprocessor">#define ADC_O_SSEMUX2           0x00000098  // ADC Sample Sequence Extended</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// Input Multiplexer Select 2</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaeba82f91c80efdceb4b512131f45ae7">  102</a></span>&#160;<span class="preprocessor">#define ADC_O_SSTSH2            0x0000009C  // ADC Sample Sequence 2 Sample and</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// Hold Time</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aecb757928adb225d92b415c9c74c2f3e">  104</a></span>&#160;<span class="preprocessor">#define ADC_O_SSMUX3            0x000000A0  // ADC Sample Sequence Input</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// Multiplexer Select 3</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a174258cd7e0a7c7b54e24843a6233802">  106</a></span>&#160;<span class="preprocessor">#define ADC_O_SSCTL3            0x000000A4  // ADC Sample Sequence Control 3</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1441a933a9b21ac17ea60150ade3b33d">  107</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFIFO3           0x000000A8  // ADC Sample Sequence Result FIFO</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// 3</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaa68909303c48e012c81c02737170498">  109</a></span>&#160;<span class="preprocessor">#define ADC_O_SSFSTAT3          0x000000AC  // ADC Sample Sequence FIFO 3</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a140c99957c06c252c6a40101bd4c5fc5">  111</a></span>&#160;<span class="preprocessor">#define ADC_O_SSOP3             0x000000B0  // ADC Sample Sequence 3 Operation</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3e278105b2c2a243bda1b17523697ad3">  112</a></span>&#160;<span class="preprocessor">#define ADC_O_SSDC3             0x000000B4  // ADC Sample Sequence 3 Digital</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// Comparator Select</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af36d2bd873a8f0f6ebf554787217e8eb">  114</a></span>&#160;<span class="preprocessor">#define ADC_O_SSEMUX3           0x000000B8  // ADC Sample Sequence Extended</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// Input Multiplexer Select 3</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0af31579ae18c4b7ef7d3458589245ca">  116</a></span>&#160;<span class="preprocessor">#define ADC_O_SSTSH3            0x000000BC  // ADC Sample Sequence 3 Sample and</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// Hold Time</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afdaaccac74918f6fcc18232dff4cf5bb">  118</a></span>&#160;<span class="preprocessor">#define ADC_O_DCRIC             0x00000D00  // ADC Digital Comparator Reset</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// Initial Conditions</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac3e2a9b9900007b2b832d99da9007d25">  120</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL0            0x00000E00  // ADC Digital Comparator Control 0</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4c1e01c1563fa11aa118f59e0512df97">  121</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL1            0x00000E04  // ADC Digital Comparator Control 1</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a262cd7ddfe5a88cbc7b39a932efdd4e6">  122</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL2            0x00000E08  // ADC Digital Comparator Control 2</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9c019876869325a68222dbf27ef23049">  123</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL3            0x00000E0C  // ADC Digital Comparator Control 3</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a141fba8c622d5c615f94a0f64c4d1204">  124</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL4            0x00000E10  // ADC Digital Comparator Control 4</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af94e177c406e733efb123fc4259d6e5f">  125</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL5            0x00000E14  // ADC Digital Comparator Control 5</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3ecc4ef0c855e96f2cd016ae4a56f1e1">  126</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL6            0x00000E18  // ADC Digital Comparator Control 6</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a049d78a435b2b34f1312c4bec7c38183">  127</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCTL7            0x00000E1C  // ADC Digital Comparator Control 7</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad4f620bf27e52d40da42690cc0a06c1a">  128</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP0            0x00000E40  // ADC Digital Comparator Range 0</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a009354d12b4469af9a81259859751105">  129</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP1            0x00000E44  // ADC Digital Comparator Range 1</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4b329af04ce78f53fcde8487984b6ede">  130</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP2            0x00000E48  // ADC Digital Comparator Range 2</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a89e9a270ea310d8c1149cfe45cedc3ff">  131</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP3            0x00000E4C  // ADC Digital Comparator Range 3</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a46b0d6564d50b41ce3cb6d57fef50e20">  132</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP4            0x00000E50  // ADC Digital Comparator Range 4</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7d0dd781234c4004ed510f0ab621d410">  133</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP5            0x00000E54  // ADC Digital Comparator Range 5</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#accdee64d96389a51b34379710c15ff77">  134</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP6            0x00000E58  // ADC Digital Comparator Range 6</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac68eec71fc25f6f5eda787f6800c67f4">  135</a></span>&#160;<span class="preprocessor">#define ADC_O_DCCMP7            0x00000E5C  // ADC Digital Comparator Range 7</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa75cd7c2ffc4f9d1c029ad536f478c59">  136</a></span>&#160;<span class="preprocessor">#define ADC_O_PP                0x00000FC0  // ADC Peripheral Properties</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad90f9d395930ad94a0ec549d282d2ef3">  137</a></span>&#160;<span class="preprocessor">#define ADC_O_PC                0x00000FC4  // ADC Peripheral Configuration</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad2112d7fce1106059ffb38fc35976326">  138</a></span>&#160;<span class="preprocessor">#define ADC_O_CC                0x00000FC8  // ADC Clock Configuration</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_ACTSS register.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a104dd7eeed4daacccc94e6f59cb572cd">  145</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_BUSY          0x00010000  // ADC Busy</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#affbf2d33a8c2f96946e6e429a6c726ba">  146</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ADEN3         0x00000800  // ADC SS3 DMA Enable</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9803231c54b3eb41569dc05d641f95c6">  147</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ADEN2         0x00000400  // ADC SS2 DMA Enable</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a496ae7f36dff006e18e6bd734fdc24e6">  148</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ADEN1         0x00000200  // ADC SS1 DMA Enable</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a95c8989041705aec58d31120631d6caf">  149</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ADEN0         0x00000100  // ADC SS1 DMA Enable</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a57501dc5f75a4b7ac67eb93659e8b653">  150</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  // ADC SS3 Enable</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a41315999b15779b7c967f2f97f82f4b6">  151</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  // ADC SS2 Enable</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d">  152</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  // ADC SS1 Enable</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572">  153</a></span>&#160;<span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  // ADC SS0 Enable</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_RIS register.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0d295a23016df3e7dcc44d6d78e8e872">  160</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INRDC           0x00010000  // Digital Comparator Raw Interrupt</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6eac88968253c88df7bd19e641010141">  162</a></span>&#160;<span class="preprocessor">#define ADC_RIS_DMAINR3         0x00000800  // SS3 DMA Raw Interrupt Status</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a91e40a876ca9269ef37923fdbdb2778c">  163</a></span>&#160;<span class="preprocessor">#define ADC_RIS_DMAINR2         0x00000400  // SS2 DMA Raw Interrupt Status</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a708db7f52a1585183bf6bd9a3502f7f3">  164</a></span>&#160;<span class="preprocessor">#define ADC_RIS_DMAINR1         0x00000200  // SS1 DMA Raw Interrupt Status</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2abced280af37f682bd8182228c35003">  165</a></span>&#160;<span class="preprocessor">#define ADC_RIS_DMAINR0         0x00000100  // SS0 DMA Raw Interrupt Status</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4">  166</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR3            0x00000008  // SS3 Raw Interrupt Status</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaa9e94d937dbc117c143c2aafb127359">  167</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR2            0x00000004  // SS2 Raw Interrupt Status</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b">  168</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR1            0x00000002  // SS1 Raw Interrupt Status</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aec2481b9859bb10ecd7004122f378fd0">  169</a></span>&#160;<span class="preprocessor">#define ADC_RIS_INR0            0x00000001  // SS0 Raw Interrupt Status</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_IM register.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a013d9acc90af7479df3016ceb5598423">  176</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS3          0x00080000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">// SS3</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acb6ef86d326308c70c14dff5d3395b50">  178</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS2          0x00040000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// SS2</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab9c515d102629e9a96a580df3e19ae27">  180</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS1          0x00020000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// SS1</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9ed6a2b2cf0126ae5f420aaf8e94b940">  182</a></span>&#160;<span class="preprocessor">#define ADC_IM_DCONSS0          0x00010000  // Digital Comparator Interrupt on</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// SS0</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6524b0a1fa4ada2c9e45b5c09786968a">  184</a></span>&#160;<span class="preprocessor">#define ADC_IM_DMAMASK3         0x00000800  // SS3 DMA Interrupt Mask</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a23f22e103b5ecc9c06409bc6d186f05b">  185</a></span>&#160;<span class="preprocessor">#define ADC_IM_DMAMASK2         0x00000400  // SS2 DMA Interrupt Mask</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4797ed3faa14c0671e33d6f1f871ae9c">  186</a></span>&#160;<span class="preprocessor">#define ADC_IM_DMAMASK1         0x00000200  // SS1 DMA Interrupt Mask</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afbd8e6bee3cc1144f9394c02aa2e1f10">  187</a></span>&#160;<span class="preprocessor">#define ADC_IM_DMAMASK0         0x00000100  // SS0 DMA Interrupt Mask</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a05240dedc282984b4ab3628c772529ee">  188</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK3            0x00000008  // SS3 Interrupt Mask</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805">  189</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK2            0x00000004  // SS2 Interrupt Mask</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afe2823471d829ca75d381ec2ac9ac19b">  190</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK1            0x00000002  // SS1 Interrupt Mask</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa03919c3402de9f11cb8c421e0a259c3">  191</a></span>&#160;<span class="preprocessor">#define ADC_IM_MASK0            0x00000001  // SS0 Interrupt Mask</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_ISC register.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7802e3066406dbfb3b759de974bf8308">  198</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS3         0x00080000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// Status on SS3</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a09ded188c8cf5278149be66019c3f9cc">  200</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS2         0x00040000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                            <span class="comment">// Status on SS2</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af270dff6e90c5c021a7a8d083f04b12e">  202</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS1         0x00020000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// Status on SS1</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8c4d152f4061e163c045bd9224e64544">  204</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DCINSS0         0x00010000  // Digital Comparator Interrupt</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                            <span class="comment">// Status on SS0</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1d28f359378848116e4492182b850deb">  206</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DMAIN3          0x00000800  // SS3 DMA Interrupt Status and</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a348b3742a35fbd977d626e4ba6a4dfaa">  208</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DMAIN2          0x00000400  // SS2 DMA Interrupt Status and</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae9d0be0bb3cb17867f880143c250f9da">  210</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DMAIN1          0x00000200  // SS1 DMA Interrupt Status and</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a41f634a46211218e10a5f3e878c04ad1">  212</a></span>&#160;<span class="preprocessor">#define ADC_ISC_DMAIN0          0x00000100  // SS0 DMA Interrupt Status and</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adede8f3f323916bd34c086011f49ade6">  214</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN3             0x00000008  // SS3 Interrupt Status and Clear</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3abb7a05b30c00706e9f69fb41afb821">  215</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN2             0x00000004  // SS2 Interrupt Status and Clear</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09">  216</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN1             0x00000002  // SS1 Interrupt Status and Clear</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5">  217</a></span>&#160;<span class="preprocessor">#define ADC_ISC_IN0             0x00000001  // SS0 Interrupt Status and Clear</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_OSTAT register.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571">  224</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  // SS3 FIFO Overflow</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adc625e027f4b17e9a30394ff76bb29f3">  225</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  // SS2 FIFO Overflow</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab8023bc342a2276d2d5110f3a70cb130">  226</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  // SS1 FIFO Overflow</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aeeeafd983e156a5a81b50ce3ff45718a">  227</a></span>&#160;<span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  // SS0 FIFO Overflow</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_EMUX register.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a738add33473db577eb24b39ee8a414d7">  234</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  // SS3 Trigger Select</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a241199f49021faa07af1c50fda3e6c64">  235</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8">  236</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  // Analog Comparator 0</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aec6c8ead25955af79ddc8531a5001d2b">  237</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  // Analog Comparator 1</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a33ba910ac86ceefb21397099e02b83f4">  238</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_COMP2      0x00003000  // Analog Comparator 2</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a781e678889cc6e179273adfe6742b3b2">  239</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  // External (GPIO Pins)</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae64c458968d65517dbf764bd015af17a">  240</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  // Timer</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6d38a071c1cec265dcf425b8e3c65e3f">  241</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM0       0x00006000  // PWM generator 0</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a50af3c226e4f69a184de354b8e54be25">  242</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM1       0x00007000  // PWM generator 1</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa0aa7fe50a04b101d43caef8c7e7d8e0">  243</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM2       0x00008000  // PWM generator 2</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a00507f7e5e021546d6ebb7830917e9a7">  244</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_PWM3       0x00009000  // PWM generator 3</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a55d4f25c8ac897635e9a89da2246ba67">  245</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_NEVER      0x0000E000  // Never Trigger</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8ecaed0dfc774c13fbac0110b098de7b">  246</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  // Always (continuously sample)</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4">  247</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  // SS2 Trigger Select</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaf687317ea79ff1a15acdad7cb4290ce">  248</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aeccc31752393a217046e012b4721b0b3">  249</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  // Analog Comparator 0</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abd850f76614051b8c419cc4d22caca43">  250</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  // Analog Comparator 1</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8f8230433f020cb714c110ef7bb2e080">  251</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_COMP2      0x00000300  // Analog Comparator 2</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a61d049c1b7b997340a9cf814ea084e2a">  252</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  // External (GPIO Pins)</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a34ec0189aa90f7088408d73c901ae8f9">  253</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  // Timer</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0842cbb265ac7e3f1c7b4025996c2531">  254</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM0       0x00000600  // PWM generator 0</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3e7bc3b371522c216be9c0f31d03e0eb">  255</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM1       0x00000700  // PWM generator 1</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa1bbd65f5a11fbe89fc7d9b1eb8fb015">  256</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM2       0x00000800  // PWM generator 2</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a27411cfd7cc0406401a8bda509c1dd0f">  257</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_PWM3       0x00000900  // PWM generator 3</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a443f045a2284352391a28d35f101fd66">  258</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_NEVER      0x00000E00  // Never Trigger</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a75e996c3ff19f60cfb96fea863bb041c">  259</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  // Always (continuously sample)</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26">  260</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  // SS1 Trigger Select</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2798c7cfd4af7693cdf0e618910ebde1">  261</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae0abfc6781825a5138755352961ef999">  262</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  // Analog Comparator 0</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4a45c335986cfc3eab1e7430d0e732c9">  263</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  // Analog Comparator 1</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad7ec3d19219e4fafe92a6d8c80c3f84f">  264</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_COMP2      0x00000030  // Analog Comparator 2</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4c957e54360aa3838384286b504d4111">  265</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  // External (GPIO Pins)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8e49e1d71ea6a251498f413c339b374a">  266</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  // Timer</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a52f42e66d1f56e48e5e59f59a6df3957">  267</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM0       0x00000060  // PWM generator 0</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa34ec9453449e96b1f3587e92b18e222">  268</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM1       0x00000070  // PWM generator 1</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aeee9338502ebe5a5ec9590d91f96b31b">  269</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM2       0x00000080  // PWM generator 2</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab558091048e3c9c0c46e71520e8a891a">  270</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_PWM3       0x00000090  // PWM generator 3</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a47527e2b6f58f525ee4a5b83176e7c96">  271</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_NEVER      0x000000E0  // Never Trigger</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a164d243db0ac18c627a7d4c5273f2a17">  272</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  // Always (continuously sample)</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477">  273</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  // SS0 Trigger Select</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2">  274</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  // Processor (default)</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae507f022091a7611dae93ee503b63f72">  275</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  // Analog Comparator 0</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3c7465c66f2498958153f3c9267ae5f2">  276</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  // Analog Comparator 1</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4e9ea9bca58c7fff5b0fa4252590eb52">  277</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_COMP2      0x00000003  // Analog Comparator 2</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a71aaf62712bf14ec8217a90caf4b631c">  278</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  // External (GPIO Pins)</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6">  279</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  // Timer</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2217f15ac0edcc5f60a894e22663946e">  280</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM0       0x00000006  // PWM generator 0</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9662aa8be7792bef0939eabb1e585628">  281</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM1       0x00000007  // PWM generator 1</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a155fb9b7e4ba8fcd7f0a3158d00b4345">  282</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM2       0x00000008  // PWM generator 2</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7aa587c00e874d1011fe0167e63e73bc">  283</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_PWM3       0x00000009  // PWM generator 3</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8548cde5d2a5a5fb7d8a5e58d230efc2">  284</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_NEVER      0x0000000E  // Never Trigger</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaaa70bbbc766ee0e21135f2f12b794da">  285</a></span>&#160;<span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  // Always (continuously sample)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_USTAT register.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8d28a1d0291e2f3eebed5868d262f411">  292</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  // SS3 FIFO Underflow</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1858a29a0623f8406c51be645a3b660b">  293</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  // SS2 FIFO Underflow</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abfc603e22fd4c198c54a2215f22007f9">  294</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  // SS1 FIFO Underflow</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a316cce6e41e4f884adf6b94c4e4bae84">  295</a></span>&#160;<span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  // SS0 FIFO Underflow</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_TSSEL register.</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1e047f370a8c59dbb9bb2c5d8f5ff939">  302</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS3_M         0x30000000  // Generator 3 PWM Module Trigger</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3c74654ec572a19a879d7c7dfa2efa31">  304</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS3_0         0x00000000  // Use Generator 3 (and its</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aef224c5f4eda2c02b2e5982f04ed23c3">  306</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS2_M         0x00300000  // Generator 2 PWM Module Trigger</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abbe6de5a48e484969aa9bde9d9536d13">  308</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS2_0         0x00000000  // Use Generator 2 (and its</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6f851975c0d797e94c1787fcba3b5b26">  310</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS1_M         0x00003000  // Generator 1 PWM Module Trigger</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ada51b67edbfd35957537dbb4009a3b9f">  312</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS1_0         0x00000000  // Use Generator 1 (and its</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a62e759e45bcb771f07d59de4fa2efe24">  314</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS0_M         0x00000030  // Generator 0 PWM Module Trigger</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a624f695ba9eff2790237030e95d347cd">  316</a></span>&#160;<span class="preprocessor">#define ADC_TSSEL_PS0_0         0x00000000  // Use Generator 0 (and its</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                                            <span class="comment">// trigger) in PWM module 0</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSPRI register.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9">  324</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  // SS3 Priority</span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3e02786cb663e8d074a224f9ceda9494">  325</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  // SS2 Priority</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afa80dea17e0d8e9bf413eed04df9873b">  326</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  // SS1 Priority</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5de3019293400c939b10feee12a68833">  327</a></span>&#160;<span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  // SS0 Priority</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SPC register.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a744f3f7e4486b4bd3784d882e36debc5">  334</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_M         0x0000000F  // Phase Difference</span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9fde4834f2f0cfacb4456dec12444acf">  335</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_0         0x00000000  // ADC sample lags by 0.0</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9044639624ec83d0bce4d3961e317537">  336</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_22_5      0x00000001  // ADC sample lags by 22.5</span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a700a69c681274c431bde8a9535020076">  337</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_45        0x00000002  // ADC sample lags by 45.0</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa0f6b82fad45c6873ba1e0de3a71faa0">  338</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_67_5      0x00000003  // ADC sample lags by 67.5</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af1f80fbff098567ae2aa8600e2ff9859">  339</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_90        0x00000004  // ADC sample lags by 90.0</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5ede985ce220a20e142f1a042a9ff9af">  340</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_112_5     0x00000005  // ADC sample lags by 112.5</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acf5d1ef9b8b60e8e54e7b8e8ad299a01">  341</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_135       0x00000006  // ADC sample lags by 135.0</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8e45c4c7916c44aa365c96c9b2e18fb3">  342</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_157_5     0x00000007  // ADC sample lags by 157.5</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a39a33e36a41bc07a7f91d630fac8bc76">  343</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_180       0x00000008  // ADC sample lags by 180.0</span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adea744f8af7884a69b31109f7113ba9f">  344</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_202_5     0x00000009  // ADC sample lags by 202.5</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8e93961090c5f8d9b1f6408be2561834">  345</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_225       0x0000000A  // ADC sample lags by 225.0</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2a0f2b9108268a76aca788d491ac55c1">  346</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_247_5     0x0000000B  // ADC sample lags by 247.5</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab1474ffbf91f729220329e0847614416">  347</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_270       0x0000000C  // ADC sample lags by 270.0</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a705c38c47108b9755d77ac57df834164">  348</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_292_5     0x0000000D  // ADC sample lags by 292.5</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9107d14e9b68b89d1ddf1b296c5edbb1">  349</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_315       0x0000000E  // ADC sample lags by 315.0</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afd14eff3f1d4ef0fe7fe9acc621a3f37">  350</a></span>&#160;<span class="preprocessor">#define ADC_SPC_PHASE_337_5     0x0000000F  // ADC sample lags by 337.5</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PSSI register.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af894955fc48ee3e0df449cf70fcca4ed">  357</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_GSYNC          0x80000000  // Global Synchronize</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6b84557c4eedb4eb433562e75078421c">  358</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SYNCWAIT       0x08000000  // Synchronize Wait</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a07e457a22b37161161065d1ea9b9c725">  359</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  // SS3 Initiate</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a12c282299d33c90da12f00dcb8268be8">  360</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  // SS2 Initiate</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2cca90eae2ac60914536b948c2559f38">  361</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  // SS1 Initiate</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac65a59f9a3d810bb36c8a815b4defabf">  362</a></span>&#160;<span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  // SS0 Initiate</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SAC register.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a054801088c25c5c28023f181b8262867">  369</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  // Hardware Averaging Control</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9c8e11b4c1ae884c91da0e987a824cae">  370</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  // No hardware oversampling</span></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a320815aaf70b1bd8f278bed849631dcf">  371</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  // 2x hardware oversampling</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4e962e3f749ebeab4ead0091a40a2746">  372</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  // 4x hardware oversampling</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8b662c258167ccbde04ecb8f61c5da5e">  373</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  // 8x hardware oversampling</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0">  374</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  // 16x hardware oversampling</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa4642d42d45cbab2182bbd0da2c9716f">  375</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  // 32x hardware oversampling</span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adcb4531152e39eb6a2a0f748fb39056f">  376</a></span>&#160;<span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  // 64x hardware oversampling</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCISC register.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afbd9e1266ba559b8b306a011f3ab7a67">  383</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT7        0x00000080  // Digital Comparator 7 Interrupt</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a67769a22a804236a07ecdf387509646e">  385</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT6        0x00000040  // Digital Comparator 6 Interrupt</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ade326d0576a9e124c84a09d2d1765842">  387</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT5        0x00000020  // Digital Comparator 5 Interrupt</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5a5186b2ba56e9a9a20a4132f263d521">  389</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT4        0x00000010  // Digital Comparator 4 Interrupt</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aff3289df524ec5d340b903f98c82615b">  391</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT3        0x00000008  // Digital Comparator 3 Interrupt</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7d7ba35397db8dfb61c224b97c76a0c1">  393</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT2        0x00000004  // Digital Comparator 2 Interrupt</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae1d765eaf3fc70df3ff83ebb688b2d2f">  395</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT1        0x00000002  // Digital Comparator 1 Interrupt</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a964b433cf5bbe8a9cffe51e3f64d95ca">  397</a></span>&#160;<span class="preprocessor">#define ADC_DCISC_DCINT0        0x00000001  // Digital Comparator 0 Interrupt</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                            <span class="comment">// Status and Clear</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_CTL register.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac739cbc9dfa0629a7974d02f6565e193">  405</a></span>&#160;<span class="preprocessor">#define ADC_CTL_VREF_M          0x00000001  // Voltage Reference Select</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af94ab82fbd35f5faf4b33271ba4053a9">  406</a></span>&#160;<span class="preprocessor">#define ADC_CTL_VREF_INTERNAL   0x00000000  // VDDA and GNDA are the voltage</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                            <span class="comment">// references</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aad45edce7c4ba7d13776c9f848505f5e">  408</a></span>&#160;<span class="preprocessor">#define ADC_CTL_VREF_EXT_3V     0x00000001  // The external VREFA+ and VREFA-</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                            <span class="comment">// inputs are the voltage</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                            <span class="comment">// references</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX0 register.</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a11dc6da824b08fabc597a68e4d9934bb">  417</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX7_M       0xF0000000  // 8th Sample Input Select</span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a17ed0a15a6fd70e0a5167980c2ae6d78">  418</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX6_M       0x0F000000  // 7th Sample Input Select</span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a970295329ad0ea0f5d4f539f0c48bfac">  419</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX5_M       0x00F00000  // 6th Sample Input Select</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aac2b3b2aaa118dcdb74142dadffd84d1">  420</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX4_M       0x000F0000  // 5th Sample Input Select</span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#add83b7267ad01fd8a95f47010e148236">  421</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a544f05ef02909ee743beab05c5d0289b">  422</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aabe5b5cba633a830457a0deaf5699248">  423</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6a91df9e8b2f66346ba05b6a0d615b5b">  424</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4">  425</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5">  426</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad2e3f1bbb31f10df034580ae43939d05">  427</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adcd46e2e0c2de7071abe38082504a7ad">  428</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a303a731d0b329c57776805a39800de9a">  429</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5">  430</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aac733de19d114c0b87ff75ec4bad5ab5">  431</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af5327ca2e0a574e94b8c8231ffea71fc">  432</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL0 register.</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3">  439</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  // 8th Sample Temp Sensor Select</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3">  440</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  // 8th Sample Interrupt Enable</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0">  441</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  // 8th Sample is End of Sequence</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad2d09ef05570cf1ea89ca036a663c026">  442</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  // 8th Sample Differential Input</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a66b0afdc851946b3bae3eb71e4e928e0">  444</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  // 7th Sample Temp Sensor Select</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afce1cf093a5b0aab39e0e27a912b89f0">  445</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  // 7th Sample Interrupt Enable</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a00d6e1c95b7a891622b0256013748e45">  446</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  // 7th Sample is End of Sequence</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad60df449dd4ae54eae1de79f2c9a7420">  447</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  // 7th Sample Differential Input</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a78bfd86b2fc88c9af201c79b07418f66">  449</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  // 6th Sample Temp Sensor Select</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6044ac87721cfc7e42e5c4c0df250685">  450</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  // 6th Sample Interrupt Enable</span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae8051a2c0d825e318c96a11858a3ae42">  451</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  // 6th Sample is End of Sequence</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad7b497721b83d013facbc6e1b335a0ff">  452</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  // 6th Sample Differential Input</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aea6d63aa936d853e568d65e6710b59f7">  454</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  // 5th Sample Temp Sensor Select</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b">  455</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  // 5th Sample Interrupt Enable</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6">  456</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  // 5th Sample is End of Sequence</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4b195ec02bc19de8c4a66f827f013d8b">  457</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  // 5th Sample Differential Input</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996">  459</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a047c7b4c13ce73646195a77918bfa569">  460</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3fde483d5087ce5a36de436b1bec6f92">  461</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6">  462</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  // 4th Sample Differential Input</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3aeaf3712576d6a8f155f37184aa279a">  464</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aefe886822e091d99c579ef1aad5c4109">  465</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5ea3ebc699ff6e161404e86f33650310">  466</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8">  467</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  // 3rd Sample Differential Input</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a99000d1eacbf6af4894bd5da5001e1a2">  469</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d">  470</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a91d63d8adaf350b333e74b88a57ef5df">  471</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aabbd75fa28b51463fb078507dc18e0d2">  472</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  // 2nd Sample Differential Input</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a">  474</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad731d642439c71512017618c628d8109">  475</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3338e9775ca333a5edbd3c937068923f">  476</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0d8cbddf7ca114feff450e2e608274d0">  477</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  // 1st Sample Differential Input</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO0 register.</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1deee13435e2ce4cb4b46c8475cccacb">  485</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2f5088b0e35a21674fad854b03ed7375">  486</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afecffae70830598db958ccb3b579f885">  493</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2">  494</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a26e6af061835fa082ceb94545577280e">  495</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c">  496</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e">  497</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb">  498</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP0 register.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a11a760f0368374291d55cbdf75a9d54b">  505</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S7DCOP        0x10000000  // Sample 7 Digital Comparator</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a193372ac552dac83c493040f82584f6c">  507</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S6DCOP        0x01000000  // Sample 6 Digital Comparator</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7f089de38811c8a7dd5186b409ca9662">  509</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S5DCOP        0x00100000  // Sample 5 Digital Comparator</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae414da1a6370f463501f2dbdf751c6c0">  511</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S4DCOP        0x00010000  // Sample 4 Digital Comparator</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6bad84457c43a9eadeb94ed30ba64013">  513</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6433c36dbe5005888fcb1bf4fc89b9cf">  515</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8e1b3788e1bf00f1bedbdd2022c5d74e">  517</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a96b9db40fa9bbc22ff1079d05d4abc30">  519</a></span>&#160;<span class="preprocessor">#define ADC_SSOP0_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC0 register.</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9331b1a7d5a51d962d076b58296c3054">  527</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S7DCSEL_M     0xF0000000  // Sample 7 Digital Comparator</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad133a3b198bf0fe90221bcd95b5905d2">  529</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S6DCSEL_M     0x0F000000  // Sample 6 Digital Comparator</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a13c145bc042c643f9aa341b85a1e17f3">  531</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S5DCSEL_M     0x00F00000  // Sample 5 Digital Comparator</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a87d2d12cc89aa009e6d641b2f90229c2">  533</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S4DCSEL_M     0x000F0000  // Sample 4 Digital Comparator</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9517138c20741ffb79f0995e5e532bd5">  535</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a71f8fdb401a0efea88a01ddcd19987a6">  537</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a96abff20d0015d5323edd39d332d6c30">  539</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a563c9f3a94d0eb4bf64f9d2e3283517a">  541</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acf539680330755cf2d02295437ee83a4">  543</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S6DCSEL_S     24</span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9f0e8429affdf529fa6e15e3df2b9006">  544</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S5DCSEL_S     20</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af6cae3a6f9da85ee041b774f98ed8f9b">  545</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S4DCSEL_S     16</span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a770f30c583c446aa71c69e174cb44608">  546</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S3DCSEL_S     12</span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a04d0efb463a43a78a82b7c4105339ec5">  547</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S2DCSEL_S     8</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afa56b3e357b2db5fd6b52fcc2b7ebf9d">  548</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S1DCSEL_S     4</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab0cc718a6dc720d53d699da1885a7b1d">  549</a></span>&#160;<span class="preprocessor">#define ADC_SSDC0_S0DCSEL_S     0</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX0 register.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad8ac24962f01e5a1eb0f801bcd6574b8">  556</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX7       0x10000000  // 8th Sample Input Select (Upper</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a70d75eaa9575689d6b32d5cbd5d90fe1">  558</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX6       0x01000000  // 7th Sample Input Select (Upper</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab3b17f35588a843ef9b66a02e4a45347">  560</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX5       0x00100000  // 6th Sample Input Select (Upper</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a01083318999866c6a07522b6f341bcdb">  562</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX4       0x00010000  // 5th Sample Input Select (Upper</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a30ca850048de13ddae02a6c9180cdd23">  564</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX3       0x00001000  // 4th Sample Input Select (Upper</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3f342f7e877054ec59165dab06fbf039">  566</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX2       0x00000100  // 3rd Sample Input Select (Upper</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1b60c1b16d683ec8f0aab7ecbb47bfeb">  568</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX1       0x00000010  // 2th Sample Input Select (Upper</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a66a41d328b3fa178ecc7b267bfed0adf">  570</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX0_EMUX0       0x00000001  // 1st Sample Input Select (Upper</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH0 register.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aebc45f2097283eb15dee290384d995f4">  578</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH7_M       0xF0000000  // 8th Sample and Hold Period</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a74d68c5ab6db8a4468e4d8f9f15b9576">  580</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH6_M       0x0F000000  // 7th Sample and Hold Period</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a17e4daebdf2597d1648ab058353ba688">  582</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH5_M       0x00F00000  // 6th Sample and Hold Period</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2a7bf903d7b01794d97a5d07e962c943">  584</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH4_M       0x000F0000  // 5th Sample and Hold Period</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af5e282bf138a247b7a2c734f60ba7205">  586</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH3_M       0x0000F000  // 4th Sample and Hold Period</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad62d67658d8abc0d10d34044ab19052d">  588</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH2_M       0x00000F00  // 3rd Sample and Hold Period</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0ef5d3ce762231bfe0b30ef777b143c0">  590</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH1_M       0x000000F0  // 2nd Sample and Hold Period</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae36b587cd11482baf59220d3d55630a8">  592</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH0_M       0x0000000F  // 1st Sample and Hold Period</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9eeab5a13d07aed0b11393c27372b65b">  594</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH7_S       28</span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af4338fda67bd3fbb5d2a280395057889">  595</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH6_S       24</span></div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afb12a1c17bcb72a29bdcd7371514dc88">  596</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH5_S       20</span></div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae8c21104aed4af2eee7c261432fc36ae">  597</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH4_S       16</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8ff707a1c0a27eb672bce868aff23c4f">  598</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH3_S       12</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0e8a68a731477e4985811e5eb618f53b">  599</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH2_S       8</span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5d43cba811af28ea3e88ba6d229aad45">  600</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH1_S       4</span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5aa5f9923a66a132b8edf873bbe6bdb7">  601</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH0_TSH0_S       0</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX1 register.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3a1b9bac510d090144678bb20e940236">  608</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1c4bd27ffaf3acf0f38e381d0b06e214">  609</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1b44de3d0caede93ed6f159f4e57353b">  610</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7e76cfd92c97ebb0660114372092579a">  611</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a69364f40ea45f064a70d71043dbe06b1">  612</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX3_S       12</span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a20ed0cd48d240c542501f12515638df1">  613</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX2_S       8</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afba504cd18083139adf63ae1345a7b2f">  614</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX1_S       4</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0a937e2e42767a3054cd80e4bb75c4cf">  615</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX1_MUX0_S       0</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL1 register.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8c74e50f5f8a5a3d308d8916a756906e">  622</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3295cdf6eb4f4d4fada54314c755398a">  623</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad5d19fa64622858fd1025c24d885cca5">  624</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae35c917351bbfe1b6dd98977f9583483">  625</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  // 4th Sample Differential Input</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4ba835b11499e941014df4d43b77ffa2">  627</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5">  628</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808">  629</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abd92d3a73f411d4db124acd72ae53abc">  630</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  // 3rd Sample Differential Input</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac21cf2702d172b09833f52955537beb5">  632</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3a67f34542df0fd31b1014a363b814a7">  633</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9dc612fc8d3e1f5319009130655a8a66">  634</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a373641dadf43acfb0a1b27ac00421187">  635</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  // 2nd Sample Differential Input</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3f060ef8b7d6338855d951cc92a633c2">  637</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a502c09e34bf657237db58546ecbc37f0">  638</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acebac004d6465749723dbd4183d69d91">  639</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac5e5484e610246ebca8c22c42bc76a42">  640</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  // 1st Sample Differential Input</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO1 register.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac08ff475aa1e991ff1526935eb281800">  648</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0b72234bc106dbddc61b8db4fa939dc4">  649</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1bab60bc63a97068f37b375d3bbe66e7">  656</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac44d2bd50815ed890f6933dec82942f6">  657</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e">  658</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad7f2233ad15f40e0746756e66c30f643">  659</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5bf1b70eb4540edeef211639e06f0898">  660</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4">  661</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP1 register.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a83ccfe50bdcea162564de86e4c6ffd06">  668</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aeb18fdf8aa21607353f6b986cf729bde">  670</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a235a6fbdcff814dbef97ca6b7fa62d05">  672</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac70daf48a23d870b43a3c5a34ecf136f">  674</a></span>&#160;<span class="preprocessor">#define ADC_SSOP1_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC1 register.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4d332a3b643aac5cede728d21436f5df">  682</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab468f7dc4a36c1db35d7095fcb00b46d">  684</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a34fb2e6c79e6e50c321ab6200d86c159">  686</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1de22973b655720d8621750a5f40f464">  688</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4345a8586b138f86ed96c400f8b7ac31">  690</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S2DCSEL_S     8</span></div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af46b5ba74eaf805d85527e0ab4bf35dd">  691</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S1DCSEL_S     4</span></div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aba2d875b3eb68137f6fba457d7be91e9">  692</a></span>&#160;<span class="preprocessor">#define ADC_SSDC1_S0DCSEL_S     0</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX1 register.</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a23fefd4883f158f068e00f61c4f09c19">  699</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX1_EMUX3       0x00001000  // 4th Sample Input Select (Upper</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a93229aede76fcfeb8378e50fa51d13d2">  701</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX1_EMUX2       0x00000100  // 3rd Sample Input Select (Upper</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa141cebe72be30410b7c3772f6fdf469">  703</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX1_EMUX1       0x00000010  // 2th Sample Input Select (Upper</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a98d9243c93c4366c361ce87751baa1e5">  705</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX1_EMUX0       0x00000001  // 1st Sample Input Select (Upper</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH1 register.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3d706493a4f43038280cc717031b41c1">  713</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH3_M       0x0000F000  // 4th Sample and Hold Period</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a467b94de8f1e5bacf966171445338a26">  715</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH2_M       0x00000F00  // 3rd Sample and Hold Period</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad00fffb15aa32222fcb64593f1c41360">  717</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH1_M       0x000000F0  // 2nd Sample and Hold Period</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a474c0d4a5faf4a0fe684aa735a0f4da5">  719</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH0_M       0x0000000F  // 1st Sample and Hold Period</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afafef58b7d5bb7df2b8db29b0a3b19f8">  721</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH3_S       12</span></div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abb75602ae04f9449774a0e2764a96122">  722</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH2_S       8</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac83b8e99ea96ae9eeca2a49cb013bfb0">  723</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH1_S       4</span></div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a11190ae0e790a34b27376c8336011699">  724</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH1_TSH0_S       0</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX2 register.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad855ffffdbd749bb9ad78324bb4d7c92">  731</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX3_M       0x0000F000  // 4th Sample Input Select</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4e78bf36353ea93c6bfbe622568f784c">  732</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX2_M       0x00000F00  // 3rd Sample Input Select</span></div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa5206029f5f7451642599a3493fd2712">  733</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX1_M       0x000000F0  // 2nd Sample Input Select</span></div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3f32bc7fcad63751edf5d5c530a41ba6">  734</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac21ecae790c95eecb77be1a87772e6d8">  735</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX3_S       12</span></div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a88e18bd1f772bcbcf7a6a647a33368e6">  736</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX2_S       8</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae8d357fba2206c73b29473c3e439feba">  737</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX1_S       4</span></div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7fd4116d3369b1615ff93f9987997dd9">  738</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX2_MUX0_S       0</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL2 register.</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d">  745</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  // 4th Sample Temp Sensor Select</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afa2f340f02e012837d1c83db0064537c">  746</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  // 4th Sample Interrupt Enable</span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2b0c918a3456cfb494f1f76863461da1">  747</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  // 4th Sample is End of Sequence</span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a531d8757e7068107bc329df02689c84b">  748</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  // 4th Sample Differential Input</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a015a9568e096fe713a1b10f19ac509d9">  750</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  // 3rd Sample Temp Sensor Select</span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c">  751</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  // 3rd Sample Interrupt Enable</span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb">  752</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  // 3rd Sample is End of Sequence</span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7cc39bb76210daef3006c55eaa065aaa">  753</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  // 3rd Sample Differential Input</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a79512fca0fba978b42129069ad53769c">  755</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  // 2nd Sample Temp Sensor Select</span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3d5514043ff2e60b280eff590a55c3b4">  756</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  // 2nd Sample Interrupt Enable</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3684ac1cb65b792dadf07df32498e3a7">  757</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  // 2nd Sample is End of Sequence</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0dbf134994a2f443fc4223159d068f7f">  758</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  // 2nd Sample Differential Input</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a74b58d903aab588a27f367c9c9f1e51d">  760</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8553deb0d737f57885751a779671e816">  761</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  // 1st Sample Interrupt Enable</span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad25c5ab63687306721f7c569142e5751">  762</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  // 1st Sample is End of Sequence</span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2">  763</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  // 1st Sample Differential Input</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO2 register.</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afc5b7b065df9ea7283fffccbdeccce3b">  771</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a99dec3f4b1cb75cdd65c4148c571b953">  772</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae">  779</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc">  780</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a646b5223a681144ecdfcb66b117eb91c">  781</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2cc3d3d2f13321d9cad5517a10714f48">  782</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5a39e41290a00ccb1690858a3e72a1b4">  783</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11">  784</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP2 register.</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aad48efa36e9d8de459a8b5d03fb36253">  791</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S3DCOP        0x00001000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6d536f6725f03088f2c4aa882e0fdd01">  793</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S2DCOP        0x00000100  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4766dc1d109c08460c48c6f3fcdb3e9a">  795</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S1DCOP        0x00000010  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6c052efd903774deac7753bd77a834fa">  797</a></span>&#160;<span class="preprocessor">#define ADC_SSOP2_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC2 register.</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abee7d8ae13dc35e6ff91718175abd05c">  805</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S3DCSEL_M     0x0000F000  // Sample 3 Digital Comparator</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a19041d5ad01ce892dbd4d10f537d8175">  807</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S2DCSEL_M     0x00000F00  // Sample 2 Digital Comparator</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2c0cf4fa01215cee9d06e0a4e459bf71">  809</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S1DCSEL_M     0x000000F0  // Sample 1 Digital Comparator</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1415c2bed3a0e94e493e610586b0e9e9">  811</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6cff07a86f3a2cceef074aa9aab73a1e">  813</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S2DCSEL_S     8</span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abf8e25f5dbf2e5545860c63d6774d131">  814</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S1DCSEL_S     4</span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af745a3dcf353d28aade0b4e1e1c16f06">  815</a></span>&#160;<span class="preprocessor">#define ADC_SSDC2_S0DCSEL_S     0</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX2 register.</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad76edd595f1eaac59785d3ef6ff69a3f">  822</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX2_EMUX3       0x00001000  // 4th Sample Input Select (Upper</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae3322a7202b692130853e396457675fe">  824</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX2_EMUX2       0x00000100  // 3rd Sample Input Select (Upper</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7dc4645ba07e51eb4e6b2a848f8709d8">  826</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX2_EMUX1       0x00000010  // 2th Sample Input Select (Upper</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac04318550e5e35380f833d5b91901829">  828</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX2_EMUX0       0x00000001  // 1st Sample Input Select (Upper</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH2 register.</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6e274a27c84796de4faace526b4c8e48">  836</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH3_M       0x0000F000  // 4th Sample and Hold Period</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a27f8ff9225a7dd131ed0cfafd045c9af">  838</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH2_M       0x00000F00  // 3rd Sample and Hold Period</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad0a16640c4f92f009acb8cafe1f9f14f">  840</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH1_M       0x000000F0  // 2nd Sample and Hold Period</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aadcd2d6643c8a58216a4ac369034c7b8">  842</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH0_M       0x0000000F  // 1st Sample and Hold Period</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afc90f7f696bb7c1795661bd888f42488">  844</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH3_S       12</span></div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aec66ac99c918f2a9fef89ee6514a6b9b">  845</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH2_S       8</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1506ef8056f1055420b14206e5702044">  846</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH1_S       4</span></div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6d9a1865869290ab01ecd8baa0b2ce3c">  847</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH2_TSH0_S       0</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX3 register.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a55fc87208715ede8fd7a093c05b014e7">  854</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX3_MUX0_M       0x0000000F  // 1st Sample Input Select</span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae4f0f8771a743588eb9a2a83fee60048">  855</a></span>&#160;<span class="preprocessor">#define ADC_SSMUX3_MUX0_S       0</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL3 register.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1e1f7a6c786862698251d1d50b41b20f">  862</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  // 1st Sample Temp Sensor Select</span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a35c3734d85b6770bed8440cedd12d483">  863</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  // Sample Interrupt Enable</span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a94b87a4b6859a3530b70f2951b834cee">  864</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  // End of Sequence</span></div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a94ca71d8ee658377c39fa03257321af4">  865</a></span>&#160;<span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  // Sample Differential Input Select</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO3 register.</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7686c282880e426d46af381e2165b2ee">  872</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x00000FFF  // Conversion Result Data</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0b1d688dca3590fc2c76e94b30c070f2">  873</a></span>&#160;<span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab184502d38d4ee3f9251826efadf9747">  880</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  // FIFO Full</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3a0da49410451c97f7466ad190eab8a8">  881</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  // FIFO Empty</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9372b411f82f1af1d4ffa459a8428c84">  882</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  // FIFO Head Pointer</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa9aa7801abad5091ef4f76599818ebc5">  883</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  // FIFO Tail Pointer</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b">  884</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f">  885</a></span>&#160;<span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP3 register.</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8ca2d586a81cca9c3de8402b0ec5493b">  892</a></span>&#160;<span class="preprocessor">#define ADC_SSOP3_S0DCOP        0x00000001  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                            <span class="comment">// Operation</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC3 register.</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a55faaf19bcc624f7d1abfa9a99e13f28">  900</a></span>&#160;<span class="preprocessor">#define ADC_SSDC3_S0DCSEL_M     0x0000000F  // Sample 0 Digital Comparator</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX3 register.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ade1fddd00c8fcf57e2c4fd61f7f9c897">  908</a></span>&#160;<span class="preprocessor">#define ADC_SSEMUX3_EMUX0       0x00000001  // 1st Sample Input Select (Upper</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                            <span class="comment">// Bit)</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH3 register.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adeba984d713cdeb1e2b08824b2c060b9">  916</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH3_TSH0_M       0x0000000F  // 1st Sample and Hold Period</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                            <span class="comment">// Select</span></div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a25d193896d566450b31e892811114f97">  918</a></span>&#160;<span class="preprocessor">#define ADC_SSTSH3_TSH0_S       0</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCRIC register.</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a33ae8605f6932b7748817ba22828d191">  925</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG7       0x00800000  // Digital Comparator Trigger 7</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afc7f260db9c758d2d92d58bf038619a5">  926</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG6       0x00400000  // Digital Comparator Trigger 6</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8ddda108503488d6fb6fb20b9b4bd4c4">  927</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG5       0x00200000  // Digital Comparator Trigger 5</span></div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaa2a78eb7a7b48f0a0f86426e061c7a7">  928</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG4       0x00100000  // Digital Comparator Trigger 4</span></div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a67f47f5112f835f1a277cc90021cf3c3">  929</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG3       0x00080000  // Digital Comparator Trigger 3</span></div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a629a8782112a649802fdd7b23b55fa88">  930</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG2       0x00040000  // Digital Comparator Trigger 2</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac3915d888c1709e3d65762aa28cdce28">  931</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG1       0x00020000  // Digital Comparator Trigger 1</span></div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac8eb9a8e3afefe99490e3d234f053ba9">  932</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCTRIG0       0x00010000  // Digital Comparator Trigger 0</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8f9d9d4acaf2a6d6f60de18f6506dd0b">  933</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT7        0x00000080  // Digital Comparator Interrupt 7</span></div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adf1884c1dff07b2753c354ad8bea9ac7">  934</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT6        0x00000040  // Digital Comparator Interrupt 6</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a01559753e34bac060246d28888e84e6e">  935</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT5        0x00000020  // Digital Comparator Interrupt 5</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5e9f800ce0cb68296f3c1a1cdd33ca14">  936</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT4        0x00000010  // Digital Comparator Interrupt 4</span></div><div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8d1ae8fe7dde4feead30671ffe56e64d">  937</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT3        0x00000008  // Digital Comparator Interrupt 3</span></div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a95a573d07c0968ab1273544d7ebc2f3b">  938</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT2        0x00000004  // Digital Comparator Interrupt 2</span></div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a38d5bf2c3ab48451616612a179749793">  939</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT1        0x00000002  // Digital Comparator Interrupt 1</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab0d18be8d28b2a34a77dc77b51b1d8d7">  940</a></span>&#160;<span class="preprocessor">#define ADC_DCRIC_DCINT0        0x00000001  // Digital Comparator Interrupt 0</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL0 register.</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a1e2b0fe55a40195d72d5aa431e850227">  947</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a90e3fb01e64e9b877baf0a55b84ff089">  948</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a747981259114bd935ec7b3ff17398017">  949</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a89ec267b1b283c40694415555e1cf6c2">  950</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l00951"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5b300f8e8f263287feb868c45f7f9f9a">  951</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa5ca0f6b14c06afe05f0040779c28a55">  952</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a20634767a0a99ec27035e9b8c1d7e461">  953</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a016b5decafe6db131522db1225bd0da6">  954</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa80a870c743a3e839aa66fa4ec68c027">  955</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3da7fdbae943b5854d5fca836e645796">  956</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa78fcfc5e1a37ca83406d4f90afb6ba1">  957</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aea10bc5c49655b3147821d029843a892">  958</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae2855cbc0fc00343ef52735f78cdc1c8">  959</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aad7127d0966cf63458e3599de98a9368">  960</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac8f3dda7ae883a80d9b979756b22bba6">  961</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad1dc261cbcbf9eaac278b995bc9da914">  962</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aca5c1d818690f4435c2902c66897f30f">  963</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa82ab0cb351abc641039cdb4aa0405c5">  964</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a357f43eda76c0fbcce1e2a092d133efa">  965</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac829f3702cda9f34ca1cdb553a9a1e4a">  966</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL0_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL1 register.</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac5d7baf95086979914a80964ff323126">  973</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a00f799495e39eb088a071b40ab9a7101">  974</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a291dd2929b24a2562c4ac7679f6d4048">  975</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a66daceae85ec5227ef2b06381ad304e7">  976</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a10f1cc9d792da20f207e86b33749fc7b">  977</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l00978"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab8d20f3b6d76336bafd51c19609f4ced">  978</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa74f75b22f72ce349b5d1e593a9c343a">  979</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af2e9c0004ee35a4af41348cc3e5b2ac5">  980</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l00981"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9d323cb2301c994dfdbbb40b238ac9a1">  981</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8718cdc0888b35c0471bf509f19b2370">  982</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2e469796c557bd80ce9df0914599e9af">  983</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa68b58a9743d19060f39a701c03a4c3a">  984</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a496d6d46dbba58a0d2a4b86e96d41c89">  985</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab1e3b0142fb6b373dc92a18200b3ebb6">  986</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abfa07f6662f2522caa2122ec6d6eda2f">  987</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af20b4dfae85274f5864384bf556874c5">  988</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a741601d87fc266c3a864dc2977d15ec7">  989</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a635e366d999e3a4981b1eda33ed19f8a">  990</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9b04320a20d74e2244982515ae9ebbd4">  991</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaee92ef70ad5b3f6d584ff494f7502c4">  992</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL1_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL2 register.</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a18470b4a1b1a3b547daf62ec23a9df40">  999</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a03631a4a53955f1cc1bc05694f400490"> 1000</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5685432f5713b17a9258a33f98c4aa17"> 1001</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6156790dd0e63adf783f88a8d69f5d24"> 1002</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac0109bfc989c3b30594aa51ad29ea3e2"> 1003</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a885c0b7887da27e944c2fba164e400c7"> 1004</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af3a7a4bd480c38fb34f4ad92fe51d0cc"> 1005</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0d9ac1f3b383265ef9fce9add875e274"> 1006</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5ded2c7b4e46d3358be0337e70facfd3"> 1007</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a975adb5122272415f53ec9bbfa5a7c7d"> 1008</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aadb463a24dc5d6e7f12598293bbcafd8"> 1009</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aac03c217357371673405ce22b080946e"> 1010</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a91f260acdc68c8146c721a1720889f2f"> 1011</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7574b8261aff02c663928794f71feff3"> 1012</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae0a8a2205748f8dcf2fd5ba70145f6d3"> 1013</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a67a04435f674e4112c831d09ad4fce9b"> 1014</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab4533a35be2bf149132fbb84921df47f"> 1015</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa1efff71c92431308cfe113bb3f98fd9"> 1016</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a628965749769ad8494503f2f46a9e35d"> 1017</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac5ef77b72399154bff47b4ba2affb5b6"> 1018</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL2_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL3 register.</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a92f5f1193317fb730447e0e5225b4e11"> 1025</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3066ef3a0d871ee3534041ac74d6c858"> 1026</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2693d2c8cff20aa0553687e97508aa37"> 1027</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac3a02571435b4a21f8f0cf39b5c9445c"> 1028</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ade6969194b7524f9c91526099fb4a228"> 1029</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3f50291a641a03fba5d7494e72162c76"> 1030</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3521770aafd099d6507c947a98f3fa0c"> 1031</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab87ab6327647037e6ee9f3e886b1466c"> 1032</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac45b3a72e741875b0a43035cf7422a06"> 1033</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a99620a9e5fd2c40b19c5fa87d450431d"> 1034</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a96a1742179a220a5088de21775057398"> 1035</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a41ad5387d52b1ab59ca97180b6907e66"> 1036</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af0f3206b2585ef1f0f46d0ff4d993676"> 1037</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a59d3bfcc2bad1136e818f0d1aa7e0912"> 1038</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a412ea571b23048aafb9227b6a82d7cf8"> 1039</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6d16393e1bc4ab4fadf6708482b619a9"> 1040</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab8f8b4c12ba7796fc48e40156a233018"> 1041</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5767bf5728f2f68596289fb411753782"> 1042</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a019d1149cd916f2618d752a882551a12"> 1043</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a32bf377d052f16d435d94d3e81516428"> 1044</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL3_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL4 register.</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae5b4ab01d089859682b265f17e897997"> 1051</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad1001d8429e5fb084fbe338c8730be3d"> 1052</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad93ce199de5d243966d7ea46d453ba38"> 1053</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a57080da822bead97395efa4db0630e2b"> 1054</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae967d50a6d94d4cf4fae05e006adcd8b"> 1055</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a752917c04f9871f8e9a19c538089d846"> 1056</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aae26465acfada0def5626bcfca75541d"> 1057</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a57acac3d18504540cf1d3fd3e56df1f7"> 1058</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afb9af04b2ae883fa375f3b36df61fd21"> 1059</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6fcab2aba27a5eabad8fa4010ee82044"> 1060</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa29528a71972bfdda0b2a3b00fb6cf56"> 1061</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a96ad2d42caf62e4dcf361ad11bbaead4"> 1062</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2a18de5a5a62dc3a58fc56a7d266d97c"> 1063</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a72f2b3b65ed600dab3e593a654d8f6b0"> 1064</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6c06549706ad1dc8ef479e53ff0d9cc2"> 1065</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a60ab1454e54ea2e9ca699dcade9afb12"> 1066</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a09595a4e5beb857988857d3a6604689c"> 1067</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a69aa527364e76f3ff22f32e62f495ca9"> 1068</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac4e507ffccb92d1899234cbfbeb8855b"> 1069</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae75b654eae6cde795594f9adfb52c4b4"> 1070</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL4_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL5 register.</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a52802f06eb41a51a16b97296d66591db"> 1077</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a3cdddef09b3f2ecefd1a9a0c31c64125"> 1078</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6f1d59263d979d7d09be1b81a269c6b8"> 1079</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7f7c84f80df163cabf036f1f1791b471"> 1080</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a390e01eb759427ddc9e45fe62296fb43"> 1081</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af2a2bc1a8de65180cc885aa354269f04"> 1082</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a16d6be0527848ac3dd7c67ca3a64f769"> 1083</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aaa022e18ac84f38737fa2b0d4439ae75"> 1084</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac7625b8f62c01f1e13c94a91ec76f36a"> 1085</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa2f2150c877a0340c0cfbff98c09d6e7"> 1086</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae5e3d38288868ed0567128906dc718b0"> 1087</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afb231892103ea6115404a6c399132100"> 1088</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afe72c96ad26ed0bd1ca641defecbb91f"> 1089</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#adee86b2c3c94af4a042c93419c5ed630"> 1090</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a12f7d53b55dbd172cda049867a236eec"> 1091</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6098817c060ad15483f9d0743a1356fc"> 1092</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4d0a2cf3de99fb8b31c9232d3cd06c76"> 1093</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abbc226f8f35ac0d12b47c3c01ba1bcc2"> 1094</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad9c175db0d155fcba46051c620f56b6d"> 1095</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac5958dcc61f11653be4833a81a01f854"> 1096</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL5_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL6 register.</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af658b6b39c0b17dde2ba64924696c833"> 1103</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad790d895f4b26fee1d51b156fb344514"> 1104</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5e1207c697590fbcdf896ecf069c10d4"> 1105</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acce5e5dc22af3a9186cfea9ebc9eb7d7"> 1106</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab4cc180998378ed15731bb5acc06f01c"> 1107</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a62acf5ea39e39b226f8109b4cbdd2ea1"> 1108</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2e8c2a8c66cbd7cea87d5c11acb0c2b8"> 1109</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9011739f663d2735411f43f38ea4331d"> 1110</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7f1b4e5fe801904928292c0c90a14c6a"> 1111</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8864eab0e01d9674c9c099355ae5596d"> 1112</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aa6c337449e6d862eafb2e4227a319728"> 1113</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a18507ef7ba0a178ad3e32bffcfae360b"> 1114</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af78d0fcf9ade076d919d63c10fd8c002"> 1115</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a83831288f8cf8c01962e0b96d0a0fc24"> 1116</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7b1ba5314b261788187f4d79681eb197"> 1117</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a63634d343aa9303ae2c6cc3a53498b4a"> 1118</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a05bbf7fe7ad9de6535cd42331524ca84"> 1119</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5a85366e8b55854ee87715d455ada459"> 1120</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad14327edf33b36502d8e9ac7972cc72d"> 1121</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae2899dfc3e58bbf71eb788735be068aa"> 1122</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL6_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL7 register.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abfa681f97ece5951859e2ec866dffc39"> 1129</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTE          0x00001000  // Comparison Trigger Enable</span></div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a26472e55841b480ee721a923d342dda0"> 1130</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_M        0x00000C00  // Comparison Trigger Condition</span></div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a684b67fcf77d7241e35732669127b6c3"> 1131</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a146747801fb922b0956656276bb3733e"> 1132</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_MID      0x00000400  // Mid Band</span></div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aca1a472bb7e2ac20fcc885a47a9e008b"> 1133</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTC_HIGH     0x00000C00  // High Band</span></div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aab631e94d2d760333bb0b03fb7354080"> 1134</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_M        0x00000300  // Comparison Trigger Mode</span></div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7861620fa0aef10acd6f8e266c8ddaea"> 1135</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a54606e8c890ccba7bf85753b1a7ed4a1"> 1136</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_ONCE     0x00000100  // Once</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac52a46ff9e91271909ffa595810e009c"> 1137</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_HALWAYS  0x00000200  // Hysteresis Always</span></div><div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab9898df3f98157708a48e3828a774847"> 1138</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CTM_HONCE    0x00000300  // Hysteresis Once</span></div><div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5b1b3a8e0c8384c1223243eacfcd9e66"> 1139</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIE          0x00000010  // Comparison Interrupt Enable</span></div><div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aab925f920a980f716262843bdd3097b6"> 1140</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_M        0x0000000C  // Comparison Interrupt Condition</span></div><div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8cb3976f97f05a73e93100629c4d8153"> 1141</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_LOW      0x00000000  // Low Band</span></div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a381722b7250512021cb84a1ce548fc20"> 1142</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_MID      0x00000004  // Mid Band</span></div><div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a4e9dd6372f1bbde8d6ab0ca326d70f3b"> 1143</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIC_HIGH     0x0000000C  // High Band</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a96397e6e56bc5b76a3aac7b7432919f8"> 1144</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_M        0x00000003  // Comparison Interrupt Mode</span></div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0a07dab50bdf82080b3030373ce7286f"> 1145</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  // Always</span></div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abfd413cb79e79f14e7ecf3571db0876d"> 1146</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_ONCE     0x00000001  // Once</span></div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae64f717153142919a635fefdb371ed65"> 1147</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  // Hysteresis Always</span></div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a92e35e430ebb9974c7681dc847ad6283"> 1148</a></span>&#160;<span class="preprocessor">#define ADC_DCCTL7_CIM_HONCE    0x00000003  // Hysteresis Once</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP0 register.</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad8a2069363359a27349bcd0733d71c17"> 1155</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7669ad51cdc1ac58a7f900032f3dbb84"> 1156</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a672ec1a5f7766ad954471049ec92f606"> 1157</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP1_S      16</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a400d128f88aaddae2871d59cb44adbf9"> 1158</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP0_COMP0_S      0</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP1 register.</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6d9ecbc19cc7fad7a3f1fc7d28a92166"> 1165</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0cce07ae0685dfcacf8f03fcc3d6bf22"> 1166</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7370659a26a855391e6c38824fddb9d4"> 1167</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP1_S      16</span></div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ae862097093add5bb510ae59472476b1c"> 1168</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP1_COMP0_S      0</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP2 register.</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a36b1eaf9e6e34e1f796a58d59ea408b4"> 1175</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9984b129b9f8300a3786aa1f0484c4a0"> 1176</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a38059f37a2d6d19c9ba7d1c52b14750c"> 1177</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP1_S      16</span></div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab8665f0cfed3582977f9ae8454ae2b4c"> 1178</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP2_COMP0_S      0</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP3 register.</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a27fa2bb4df76fac219782a9ec1e40f34"> 1185</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a31fdfb48f14548f2d1d30dfd0dd06e2a"> 1186</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a9695144df2a893cea03280d97c4a2889"> 1187</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP1_S      16</span></div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5b732c98187bfa8cdd2b5b5d96337c1c"> 1188</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP3_COMP0_S      0</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP4 register.</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5a0a8f398b9ff17f4054fc8aae6497fb"> 1195</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a86458ff0ca7e7b4c73ef836e176f4906"> 1196</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a68a546660b31871e48189896a09b2213"> 1197</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP1_S      16</span></div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ac8f8bd888c549d58cf2813b13d45ad48"> 1198</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP4_COMP0_S      0</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP5 register.</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a208f8ed73cb244fc0a657dc5bb47ebfd"> 1205</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab23df4250a513d43c1e0320a5e3e28c2"> 1206</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af01a6e0cfa861317f97efb24dc6a615b"> 1207</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP1_S      16</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aea134aacf824a86acbfb1a456a2008ee"> 1208</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP5_COMP0_S      0</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP6 register.</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aefb224508b4431464617eb8123d14ecf"> 1215</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#aed6520379dd8abd167d1f7b324b0c71d"> 1216</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a5416facfcd600cab797c445b0a0026f2"> 1217</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP1_S      16</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8dea7f60fe0af1fd84b49914c81aff1c"> 1218</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP6_COMP0_S      0</span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP7 register.</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8ccdbc835473d13fcf71f7b5e4cc1fdf"> 1225</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP1_M      0x0FFF0000  // Compare 1</span></div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a86fb0f15d445fcadfe56b611ee9d49fd"> 1226</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP0_M      0x00000FFF  // Compare 0</span></div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#acbe79dad1a2efebb6adde268c9859d12"> 1227</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP1_S      16</span></div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0915db2b5ba8dd652e406dab9493274a"> 1228</a></span>&#160;<span class="preprocessor">#define ADC_DCCMP7_COMP0_S      0</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PP register.</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a859bf7a4a74ac9c8917daab47c9f139d"> 1235</a></span>&#160;<span class="preprocessor">#define ADC_PP_APSHT            0x01000000  // Application-Programmable</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;                                            <span class="comment">// Sample-and-Hold Time</span></div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a83eccd39dbafd54aa1e4d2da34dde2e2"> 1237</a></span>&#160;<span class="preprocessor">#define ADC_PP_TS               0x00800000  // Temperature Sensor</span></div><div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6d47bbcc165dac786cb232dd96492ad2"> 1238</a></span>&#160;<span class="preprocessor">#define ADC_PP_RSL_M            0x007C0000  // Resolution</span></div><div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abf20d8601adbfb02c69108f9aa279ae9"> 1239</a></span>&#160;<span class="preprocessor">#define ADC_PP_TYPE_M           0x00030000  // ADC Architecture</span></div><div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab420d300e3e4204c4e6e03b3bb71cb82"> 1240</a></span>&#160;<span class="preprocessor">#define ADC_PP_TYPE_SAR         0x00000000  // SAR</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af251e897caae8d80961f0f5bc69c1d89"> 1241</a></span>&#160;<span class="preprocessor">#define ADC_PP_DC_M             0x0000FC00  // Digital Comparator Count</span></div><div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a43e6f03c570fe6dfa92e34a8742a1c37"> 1242</a></span>&#160;<span class="preprocessor">#define ADC_PP_CH_M             0x000003F0  // ADC Channel Count</span></div><div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a94a5d1d881579e6eab3b865c5e99ad4e"> 1243</a></span>&#160;<span class="preprocessor">#define ADC_PP_MCR_M            0x0000000F  // Maximum Conversion Rate</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#afc9da76ac8feddb012283015b4a31c6e"> 1244</a></span>&#160;<span class="preprocessor">#define ADC_PP_MCR_FULL         0x00000007  // Full conversion rate (FCONV) as</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                                            <span class="comment">// defined by TADC and NSH</span></div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2b0c9eecb9eb1c9bf1e5f6f43c6bf47d"> 1246</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_M            0x0000000F  // Maximum ADC Sample Rate</span></div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abe7629b2ddb82d3687a670785450da08"> 1247</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_125K         0x00000001  // 125 ksps</span></div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a8847b91755a69edb983694f1c6cbbae9"> 1248</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_250K         0x00000003  // 250 ksps</span></div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a87af55ba47e28acf4255426cfc82f375"> 1249</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_500K         0x00000005  // 500 ksps</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ade98cb48e5af5cd4c71f9d046dc4d42d"> 1250</a></span>&#160;<span class="preprocessor">#define ADC_PP_MSR_1M           0x00000007  // 1 Msps</span></div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a71f0e2fafbfcd5104463babc051ace86"> 1251</a></span>&#160;<span class="preprocessor">#define ADC_PP_RSL_S            18</span></div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a2da4a48cf63be38e1fb8f109f58c4385"> 1252</a></span>&#160;<span class="preprocessor">#define ADC_PP_DC_S             10</span></div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a73e983dd3f3677edf4b958ee81cac5f9"> 1253</a></span>&#160;<span class="preprocessor">#define ADC_PP_CH_S             4</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_PC register.</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ab915f18994bdfc23d2bee09c2e9e1930"> 1260</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_M             0x0000000F  // ADC Sample Rate</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a71975ce8c12e97badb12b59a9d6c71f6"> 1261</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_125K          0x00000001  // 125 ksps</span></div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af406c64f53e4247a4eb3822d1ae1c581"> 1262</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_250K          0x00000003  // 250 ksps</span></div><div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ad68eb848b3fd060cfb7f706f6d144bbc"> 1263</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_500K          0x00000005  // 500 ksps</span></div><div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#ace5ce6e1f51b85ef2128252ab0b40f6b"> 1264</a></span>&#160;<span class="preprocessor">#define ADC_PC_SR_1M            0x00000007  // 1 Msps</span></div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a605ceb3c0d0e7a57c9137e96e873e256"> 1265</a></span>&#160;<span class="preprocessor">#define ADC_PC_MCR_M            0x0000000F  // Conversion Rate</span></div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#abd609d48a9bbbb699988cf15942a383e"> 1266</a></span>&#160;<span class="preprocessor">#define ADC_PC_MCR_1_8          0x00000001  // Eighth conversion rate. After a</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;                                            <span class="comment">// conversion completes, the logic</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;                                            <span class="comment">// pauses for 112 TADC periods</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;                                            <span class="comment">// before starting the next</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;                                            <span class="comment">// conversion</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af42ffaeeecc399ea8b2405068405238f"> 1271</a></span>&#160;<span class="preprocessor">#define ADC_PC_MCR_1_4          0x00000003  // Quarter conversion rate. After a</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                                            <span class="comment">// conversion completes, the logic</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                            <span class="comment">// pauses for 48 TADC periods</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;                                            <span class="comment">// before starting the next</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;                                            <span class="comment">// conversion</span></div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#af3d8c5f2edbb0e5864b34d7e2582ebb8"> 1276</a></span>&#160;<span class="preprocessor">#define ADC_PC_MCR_1_2          0x00000005  // Half conversion rate. After a</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                                            <span class="comment">// conversion completes, the logic</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                                            <span class="comment">// pauses for 16 TADC periods</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                                            <span class="comment">// before starting the next</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                                            <span class="comment">// conversion</span></div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a0f6165c2df2367e3af10bee82a60b189"> 1281</a></span>&#160;<span class="preprocessor">#define ADC_PC_MCR_FULL         0x00000007  // Full conversion rate (FCONV) as</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                                            <span class="comment">// defined by TADC and NSH</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">// The following are defines for the bit fields in the ADC_O_CC register.</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6fa2279b8192a44d301634bc32fc38c1"> 1289</a></span>&#160;<span class="preprocessor">#define ADC_CC_CLKDIV_M         0x000003F0  // PLL VCO Clock Divisor</span></div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a69bf8a23e6ece5c132c9557d838fe841"> 1290</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_M             0x0000000F  // ADC Clock Source</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a18f8160d59b6870663830c36daeef818"> 1291</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_SYSPLL        0x00000000  // PLL VCO divided by CLKDIV</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a214409e8dc18ee6d8b6c9bd9716b555e"> 1292</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_PIOSC         0x00000001  // PIOSC</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a6f35da3f9833be06fd80042d6512e1b9"> 1293</a></span>&#160;<span class="preprocessor">#define ADC_CC_CS_MOSC          0x00000002  // MOSC</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="hw__adc_8h.html#a7a1f87b003c97d264cd2ccde489654dd"> 1294</a></span>&#160;<span class="preprocessor">#define ADC_CC_CLKDIV_S         4</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#endif // __HW_ADC_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
