

================================================================
== Vivado HLS Report for 'fc'
================================================================
* Date:           Tue Mar 29 15:39:21 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        FC
* Solution:       solution2_rewind_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24087|    24087| 0.241 ms | 0.241 ms |  24087|  24087|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    24079|    24079|      4816|          -|          -|     5|    no    |
        | + Loop2  |     4807|     4807|         9|          1|          1|  4800|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    202|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|      -|    2336|   3004|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     53|    -|
|Register         |        0|      -|     491|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|      1|    2827|   3323|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|   ~0  |       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------+----------------+---------+-------+-----+-----+-----+
    |fc_B_m_axi_U      |fc_B_m_axi      |        2|      0|  537|  677|    0|
    |fc_CTRL_s_axi_U   |fc_CTRL_s_axi   |        0|      0|  188|  296|    0|
    |fc_IN_r_m_axi_U   |fc_IN_r_m_axi   |        2|      0|  537|  677|    0|
    |fc_OUT_r_m_axi_U  |fc_OUT_r_m_axi  |        2|      0|  537|  677|    0|
    |fc_W_m_axi_U      |fc_W_m_axi      |        2|      0|  537|  677|    0|
    +------------------+----------------+---------+-------+-----+-----+-----+
    |Total             |                |        8|      0| 2336| 3004|    0|
    +------------------+----------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |fc_mul_mul_16s_16bkb_U1  |fc_mul_mul_16s_16bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_fu_381_p2                |     +    |      0|  0|  32|          32|          32|
    |i_fu_345_p2                        |     +    |      0|  0|   4|           3|           1|
    |j_fu_351_p2                        |     +    |      0|  0|  13|           1|          13|
    |ret_V_fu_407_p2                    |     +    |      0|  0|  32|          32|          32|
    |tmp_V_4_fu_441_p2                  |     +    |      0|  0|  16|          16|          16|
    |and_ln779_fu_535_p2                |    and   |      0|  0|   1|           1|           1|
    |and_ln781_fu_549_p2                |    and   |      0|  0|   1|           1|           1|
    |and_ln786_fu_579_p2                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state18_io                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state19_io                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state24_pp0_stage0_iter8  |    and   |      0|  0|   1|           1|           1|
    |carry_1_fu_461_p2                  |    and   |      0|  0|   1|           1|           1|
    |overflow_fu_573_p2                 |    and   |      0|  0|   1|           1|           1|
    |underflow_fu_597_p2                |    and   |      0|  0|   1|           1|           1|
    |Range1_all_ones_fu_501_p2          |   icmp   |      0|  0|   3|           6|           2|
    |Range1_all_zeros_fu_507_p2         |   icmp   |      0|  0|   3|           6|           1|
    |Range2_all_ones_fu_485_p2          |   icmp   |      0|  0|   2|           5|           2|
    |icmp_ln10_fu_645_p2                |   icmp   |      0|  0|   2|           3|           4|
    |icmp_ln13_1_fu_376_p2              |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln13_fu_357_p2                |   icmp   |      0|  0|   6|          13|          13|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state16_pp0_stage0_iter0  |    or    |      0|  0|   1|           1|           1|
    |ap_block_state2_io                 |    or    |      0|  0|   1|           1|           1|
    |or_ln340_1_fu_615_p2               |    or    |      0|  0|   1|           1|           1|
    |or_ln340_2_fu_609_p2               |    or    |      0|  0|   1|           1|           1|
    |or_ln340_fu_603_p2                 |    or    |      0|  0|   1|           1|           1|
    |or_ln785_fu_561_p2                 |    or    |      0|  0|   1|           1|           1|
    |or_ln786_fu_585_p2                 |    or    |      0|  0|   1|           1|           1|
    |deleted_ones_fu_541_p3             |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_513_p3            |  select  |      0|  0|   2|           1|           1|
    |p_Val2_s_fu_637_p3                 |  select  |      0|  0|  16|           1|          16|
    |select_ln340_fu_621_p3             |  select  |      0|  0|  16|           1|          15|
    |select_ln388_fu_629_p3             |  select  |      0|  0|  17|           1|          17|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_455_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_529_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_567_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_555_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_591_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 202|         159|         209|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |B_blk_n_AR                         |   3|          2|    1|          2|
    |B_blk_n_R                          |   3|          2|    1|          2|
    |IN_r_blk_n_AR                      |   3|          2|    1|          2|
    |IN_r_blk_n_R                       |   3|          2|    1|          2|
    |OUT_r_blk_n_AW                     |   3|          2|    1|          2|
    |OUT_r_blk_n_B                      |   3|          2|    1|          2|
    |OUT_r_blk_n_W                      |   3|          2|    1|          2|
    |W_blk_n_AR                         |   3|          2|    1|          2|
    |W_blk_n_R                          |   3|          2|    1|          2|
    |ap_NS_fsm                          |   8|         18|    1|         18|
    |ap_enable_reg_pp0_iter8            |   3|          2|    1|          2|
    |ap_phi_mux_j_010_phi_fu_252_p4     |   3|          2|   13|         26|
    |ap_phi_mux_p_Val2_9_phi_fu_262_p4  |   3|          2|   16|         32|
    |i_011_reg_236                      |   3|          2|    3|          6|
    |j_010_reg_248                      |   3|          2|   13|         26|
    |p_Val2_9_reg_259                   |   3|          2|   16|         32|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  53|         48|   72|        160|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_addr_reg_663           |  31|   0|   32|          1|
    |IN_addr_read_reg_701     |  16|   0|   16|          0|
    |IN_addr_reg_675          |  31|   0|   32|          1|
    |OUT_addr_reg_735         |  32|   0|   32|          0|
    |W_addr_read_reg_706      |  16|   0|   16|          0|
    |W_addr_reg_669           |  31|   0|   32|          1|
    |ap_CS_fsm                |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |i_011_reg_236            |   3|   0|    3|          0|
    |i_reg_696                |   3|   0|    3|          0|
    |icmp_ln13_1_reg_731      |   1|   0|    1|          0|
    |icmp_ln13_reg_717        |   1|   0|    1|          0|
    |j_010_reg_248            |  13|   0|   13|          0|
    |j_reg_711                |  13|   0|   13|          0|
    |p_Val2_9_reg_259         |  16|   0|   16|          0|
    |p_Val2_s_reg_741         |  16|   0|   16|          0|
    |p_cast15_reg_681         |  31|   0|   32|          1|
    |r_V_2_reg_721            |  32|   0|   32|          0|
    |tmp_3_reg_658            |  31|   0|   31|          0|
    |tmp_6_reg_726            |   1|   0|    1|          0|
    |tmp_V_reg_686            |  16|   0|   16|          0|
    |zext_ln11_reg_691        |   3|   0|   32|         29|
    |icmp_ln13_1_reg_731      |  64|  32|    1|          0|
    |icmp_ln13_reg_717        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 491|  64|  398|         33|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_AWADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WVALID     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WREADY     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WDATA      |  in |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_WSTRB      |  in |    4|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARVALID    |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARREADY    | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_ARADDR     |  in |    6|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RDATA      | out |   32|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_RRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BVALID     | out |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BREADY     |  in |    1|    s_axi   |     CTRL     |    scalar    |
|s_axi_CTRL_BRESP      | out |    2|    s_axi   |     CTRL     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      fc      | return value |
|interrupt             | out |    1| ap_ctrl_hs |      fc      | return value |
|m_axi_IN_r_AWVALID    | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWREADY    |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWADDR     | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWID       | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWLEN      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWSIZE     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWBURST    | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWLOCK     | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWCACHE    | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWPROT     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWQOS      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWREGION   | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_AWUSER     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WVALID     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WREADY     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WDATA      | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WSTRB      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WLAST      | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WID        | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_WUSER      | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARVALID    | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARREADY    |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARADDR     | out |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARID       | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARLEN      | out |    8|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARSIZE     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARBURST    | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARLOCK     | out |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARCACHE    | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARPROT     | out |    3|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARQOS      | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARREGION   | out |    4|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_ARUSER     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RVALID     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RREADY     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RDATA      |  in |   32|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RLAST      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RID        |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RUSER      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_RRESP      |  in |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BVALID     |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BREADY     | out |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BRESP      |  in |    2|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BID        |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_IN_r_BUSER      |  in |    1|    m_axi   |     IN_r     |    pointer   |
|m_axi_W_AWVALID       | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_AWREADY       |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_AWADDR        | out |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_AWID          | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_AWLEN         | out |    8|    m_axi   |       W      |    pointer   |
|m_axi_W_AWSIZE        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_AWBURST       | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_AWLOCK        | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_AWCACHE       | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_AWPROT        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_AWQOS         | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_AWREGION      | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_AWUSER        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WVALID        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WREADY        |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WDATA         | out |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_WSTRB         | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_WLAST         | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WID           | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_WUSER         | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARVALID       | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARREADY       |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARADDR        | out |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_ARID          | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_ARLEN         | out |    8|    m_axi   |       W      |    pointer   |
|m_axi_W_ARSIZE        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_ARBURST       | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_ARLOCK        | out |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_ARCACHE       | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_ARPROT        | out |    3|    m_axi   |       W      |    pointer   |
|m_axi_W_ARQOS         | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_ARREGION      | out |    4|    m_axi   |       W      |    pointer   |
|m_axi_W_ARUSER        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RVALID        |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RREADY        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RDATA         |  in |   32|    m_axi   |       W      |    pointer   |
|m_axi_W_RLAST         |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RID           |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RUSER         |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_RRESP         |  in |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_BVALID        |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_BREADY        | out |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_BRESP         |  in |    2|    m_axi   |       W      |    pointer   |
|m_axi_W_BID           |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_W_BUSER         |  in |    1|    m_axi   |       W      |    pointer   |
|m_axi_B_AWVALID       | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_AWREADY       |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_AWADDR        | out |   32|    m_axi   |       B      |    pointer   |
|m_axi_B_AWID          | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_AWLEN         | out |    8|    m_axi   |       B      |    pointer   |
|m_axi_B_AWSIZE        | out |    3|    m_axi   |       B      |    pointer   |
|m_axi_B_AWBURST       | out |    2|    m_axi   |       B      |    pointer   |
|m_axi_B_AWLOCK        | out |    2|    m_axi   |       B      |    pointer   |
|m_axi_B_AWCACHE       | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_AWPROT        | out |    3|    m_axi   |       B      |    pointer   |
|m_axi_B_AWQOS         | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_AWREGION      | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_AWUSER        | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_WVALID        | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_WREADY        |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_WDATA         | out |   32|    m_axi   |       B      |    pointer   |
|m_axi_B_WSTRB         | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_WLAST         | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_WID           | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_WUSER         | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_ARVALID       | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_ARREADY       |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_ARADDR        | out |   32|    m_axi   |       B      |    pointer   |
|m_axi_B_ARID          | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_ARLEN         | out |    8|    m_axi   |       B      |    pointer   |
|m_axi_B_ARSIZE        | out |    3|    m_axi   |       B      |    pointer   |
|m_axi_B_ARBURST       | out |    2|    m_axi   |       B      |    pointer   |
|m_axi_B_ARLOCK        | out |    2|    m_axi   |       B      |    pointer   |
|m_axi_B_ARCACHE       | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_ARPROT        | out |    3|    m_axi   |       B      |    pointer   |
|m_axi_B_ARQOS         | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_ARREGION      | out |    4|    m_axi   |       B      |    pointer   |
|m_axi_B_ARUSER        | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_RVALID        |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_RREADY        | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_RDATA         |  in |   32|    m_axi   |       B      |    pointer   |
|m_axi_B_RLAST         |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_RID           |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_RUSER         |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_RRESP         |  in |    2|    m_axi   |       B      |    pointer   |
|m_axi_B_BVALID        |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_BREADY        | out |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_BRESP         |  in |    2|    m_axi   |       B      |    pointer   |
|m_axi_B_BID           |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_B_BUSER         |  in |    1|    m_axi   |       B      |    pointer   |
|m_axi_OUT_r_AWVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_AWUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WVALID    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WREADY    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WDATA     | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WSTRB     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WLAST     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WID       | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_WUSER     | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARVALID   | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREADY   |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARADDR    | out |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARID      | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLEN     | out |    8|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARSIZE    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARBURST   | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARLOCK    | out |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARCACHE   | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARPROT    | out |    3|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARQOS     | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARREGION  | out |    4|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_ARUSER    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RDATA     |  in |   32|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RLAST     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_RRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BVALID    |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BREADY    | out |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BRESP     |  in |    2|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BID       |  in |    1|    m_axi   |     OUT_r    |    pointer   |
|m_axi_OUT_r_BUSER     |  in |    1|    m_axi   |     OUT_r    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 16 
25 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Operation 26 'read' 'out_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%bias_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_V)"   --->   Operation 27 'read' 'bias_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%weight_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weight_V)"   --->   Operation 28 'read' 'weight_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Operation 29 'read' 'in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_V_read, i32 1, i32 31)"   --->   Operation 30 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%bias_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bias_V_read, i32 1, i32 31)"   --->   Operation 31 'partselect' 'bias_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = zext i31 %bias_V5 to i64"   --->   Operation 32 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i16* %B, i64 %empty"   --->   Operation 33 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weight_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weight_V_read, i32 1, i32 31)"   --->   Operation 34 'partselect' 'weight_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_4 = zext i31 %weight_V3 to i64"   --->   Operation 35 'zext' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W_addr = getelementptr i16* %W, i64 %empty_4"   --->   Operation 36 'getelementptr' 'W_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_V_read, i32 1, i32 31)"   --->   Operation 37 'partselect' 'in_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty_5 = zext i31 %in_V1 to i64"   --->   Operation 38 'zext' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%IN_addr = getelementptr i16* %IN_r, i64 %empty_5"   --->   Operation 39 'getelementptr' 'IN_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 40 [7/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 40 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 41 [7/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 41 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 42 [6/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 42 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [6/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 43 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 44 [5/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 44 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 45 [5/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 45 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 46 [4/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 46 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 47 [4/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 47 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 48 [3/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 48 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 49 [3/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 49 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 50 [2/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 50 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 51 [2/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 51 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%p_cast15 = zext i31 %tmp_3 to i32"   --->   Operation 52 'zext' 'p_cast15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !58"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !64"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %W), !map !68"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %IN_r), !map !72"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @fc_str) nounwind"   --->   Operation 57 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:4]   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [4 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:5]   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:5]   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %B, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:6]   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:6]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %W, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:7]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weight_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:7]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:8]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:8]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 67 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 5)" [FC/fc.cpp:11]   --->   Operation 68 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 69 [1/7] (8.75ns)   --->   "%W_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %W_addr, i32 24000)" [FC/fc.cpp:15]   --->   Operation 69 'readreq' 'W_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [1/1] (0.46ns)   --->   "br label %1" [FC/fc.cpp:10]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 71 [7/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 71 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 72 [6/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 72 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 73 [5/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 73 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 74 [4/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 74 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 75 [3/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 75 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 76 [1/1] (8.75ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %B_addr)" [FC/fc.cpp:11]   --->   Operation 76 'read' 'tmp_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 77 [2/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 77 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 78 [1/1] (0.00ns)   --->   "%i_011 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 78 'phi' 'i_011' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i3 %i_011 to i32" [FC/fc.cpp:11]   --->   Operation 79 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 80 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.76ns)   --->   "%i = add i3 %i_011, 1" [FC/fc.cpp:10]   --->   Operation 81 'add' 'i' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 82 [1/7] (8.75ns)   --->   "%IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IN_addr, i32 4800)" [FC/fc.cpp:15]   --->   Operation 82 'readreq' 'IN_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 83 [1/1] (0.46ns)   --->   "br label %Loop2" [FC/fc.cpp:13]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.46>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 84 [1/1] (0.00ns)   --->   "%j_010 = phi i13 [ 0, %1 ], [ %j, %ifFalse ]"   --->   Operation 84 'phi' 'j_010' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 85 [1/1] (8.75ns)   --->   "%IN_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %IN_addr)" [FC/fc.cpp:15]   --->   Operation 85 'read' 'IN_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 86 [1/1] (8.75ns)   --->   "%W_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %W_addr)" [FC/fc.cpp:15]   --->   Operation 86 'read' 'W_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 87 [1/1] (1.53ns)   --->   "%j = add i13 1, %j_010" [FC/fc.cpp:13]   --->   Operation 87 'add' 'j' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 88 [1/1] (1.90ns)   --->   "%icmp_ln13 = icmp eq i13 %j_010, -3393" [FC/fc.cpp:13]   --->   Operation 88 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4800, i64 4800, i64 4800)"   --->   Operation 89 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %2, label %Loop2" [FC/fc.cpp:13]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%r_V = sext i16 %IN_addr_read to i32" [FC/fc.cpp:15]   --->   Operation 91 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %W_addr_read to i32" [FC/fc.cpp:15]   --->   Operation 92 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (5.55ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i32 %r_V, %sext_ln1118" [FC/fc.cpp:15]   --->   Operation 93 'mul' 'r_V_2' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %r_V_2, i32 9)" [FC/fc.cpp:15]   --->   Operation 94 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (1.90ns)   --->   "%icmp_ln13_1 = icmp eq i13 %j, -3392" [FC/fc.cpp:13]   --->   Operation 95 'icmp' 'icmp_ln13_1' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %ifTrue, label %ifFalse" [FC/fc.cpp:13]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (1.87ns)   --->   "%add_ln203 = add i32 %p_cast15, %zext_ln11" [FC/fc.cpp:18]   --->   Operation 97 'add' 'add_ln203' <Predicate = (icmp_ln13_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i32 %add_ln203 to i64" [FC/fc.cpp:18]   --->   Operation 98 'zext' 'zext_ln203' <Predicate = (icmp_ln13_1)> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i16* %OUT_r, i64 %zext_ln203" [FC/fc.cpp:18]   --->   Operation 99 'getelementptr' 'OUT_addr' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i16 [ %tmp_V, %1 ], [ %p_Val2_s, %ifFalse ]"   --->   Operation 100 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_9, i10 0)" [FC/fc.cpp:15]   --->   Operation 101 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %lhs_V to i32" [FC/fc.cpp:15]   --->   Operation 102 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (1.89ns)   --->   "%ret_V = add i32 %r_V_2, %sext_ln728" [FC/fc.cpp:15]   --->   Operation 103 'add' 'ret_V' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 31)" [FC/fc.cpp:15]   --->   Operation 104 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %ret_V, i32 10, i32 25)" [FC/fc.cpp:15]   --->   Operation 105 'partselect' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 25)" [FC/fc.cpp:15]   --->   Operation 106 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_6 to i16" [FC/fc.cpp:15]   --->   Operation 107 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (1.54ns)   --->   "%tmp_V_4 = add i16 %tmp_V_3, %zext_ln415" [FC/fc.cpp:15]   --->   Operation 108 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_4, i32 15)" [FC/fc.cpp:15]   --->   Operation 109 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_7, true" [FC/fc.cpp:15]   --->   Operation 110 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 111 [1/1] (0.80ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416" [FC/fc.cpp:15]   --->   Operation 111 'and' 'carry_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_4, i32 15)" [FC/fc.cpp:15]   --->   Operation 112 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ret_V, i32 27, i32 31)" [FC/fc.cpp:15]   --->   Operation 113 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.97ns)   --->   "%Range2_all_ones = icmp eq i5 %tmp_1, -1" [FC/fc.cpp:15]   --->   Operation 114 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %ret_V, i32 26, i32 31)" [FC/fc.cpp:15]   --->   Operation 115 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (1.07ns)   --->   "%Range1_all_ones = icmp eq i6 %tmp_2, -1" [FC/fc.cpp:15]   --->   Operation 116 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (1.07ns)   --->   "%Range1_all_zeros = icmp eq i6 %tmp_2, 0" [FC/fc.cpp:15]   --->   Operation 117 'icmp' 'Range1_all_zeros' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [FC/fc.cpp:15]   --->   Operation 118 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ret_V, i32 26)" [FC/fc.cpp:15]   --->   Operation 119 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_9, true" [FC/fc.cpp:15]   --->   Operation 120 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [FC/fc.cpp:15]   --->   Operation 121 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [FC/fc.cpp:15]   --->   Operation 122 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 123 [1/1] (0.80ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [FC/fc.cpp:15]   --->   Operation 123 'and' 'and_ln781' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [FC/fc.cpp:15]   --->   Operation 124 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %p_Result_2, %xor_ln785" [FC/fc.cpp:15]   --->   Operation 125 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.80ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [FC/fc.cpp:15]   --->   Operation 126 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [FC/fc.cpp:15]   --->   Operation 127 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 128 [1/1] (0.81ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_2, %deleted_ones" [FC/fc.cpp:15]   --->   Operation 128 'and' 'and_ln786' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [FC/fc.cpp:15]   --->   Operation 129 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [FC/fc.cpp:15]   --->   Operation 130 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.80ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [FC/fc.cpp:15]   --->   Operation 131 'and' 'underflow' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.81ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %underflow, %overflow" [FC/fc.cpp:15]   --->   Operation 132 'or' 'or_ln340' <Predicate = true> <Delay = 0.81> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [FC/fc.cpp:15]   --->   Operation 133 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln340_1 = or i1 %or_ln340_2, %and_ln781" [FC/fc.cpp:15]   --->   Operation 134 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 135 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i16 32767, i16 %tmp_V_4" [FC/fc.cpp:15]   --->   Operation 135 'select' 'select_ln340' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %tmp_V_4" [FC/fc.cpp:15]   --->   Operation 136 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.80ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %or_ln340_1, i16 %select_ln340, i16 %select_ln388" [FC/fc.cpp:15]   --->   Operation 137 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (8.75ns)   --->   "%OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)" [FC/fc.cpp:18]   --->   Operation 138 'writereq' 'OUT_addr_1_req' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 139 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %p_Val2_s, i2 -1)" [FC/fc.cpp:18]   --->   Operation 139 'write' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 140 [5/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 140 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 141 [4/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 141 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 142 [3/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 142 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 143 [2/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 143 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str9) nounwind" [FC/fc.cpp:13]   --->   Operation 144 'specloopname' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str9)" [FC/fc.cpp:13]   --->   Operation 145 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [FC/fc.cpp:14]   --->   Operation 146 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str9, i32 %tmp)" [FC/fc.cpp:16]   --->   Operation 147 'specregionend' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 148 [1/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [FC/fc.cpp:18]   --->   Operation 148 'writeresp' 'OUT_addr_1_resp' <Predicate = (icmp_ln13_1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 149 'br' <Predicate = (icmp_ln13_1)> <Delay = 0.00>

State 25 <SV = 16> <Delay = 0.98>
ST_25 : Operation 150 [1/1] (0.98ns)   --->   "%icmp_ln10 = icmp eq i3 %i_011, -4" [FC/fc.cpp:10]   --->   Operation 150 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %1" [FC/fc.cpp:10]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "ret void" [FC/fc.cpp:20]   --->   Operation 152 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weight_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V_read        (read             ) [ 00000000000000000000000000]
bias_V_read       (read             ) [ 00000000000000000000000000]
weight_V_read     (read             ) [ 00000000000000000000000000]
in_V_read         (read             ) [ 00000000000000000000000000]
tmp_3             (partselect       ) [ 00111111100000000000000000]
bias_V5           (partselect       ) [ 00000000000000000000000000]
empty             (zext             ) [ 00000000000000000000000000]
B_addr            (getelementptr    ) [ 00111111111111111111111111]
weight_V3         (partselect       ) [ 00000000000000000000000000]
empty_4           (zext             ) [ 00000000000000000000000000]
W_addr            (getelementptr    ) [ 00111111111111111111111111]
in_V1             (partselect       ) [ 00000000000000000000000000]
empty_5           (zext             ) [ 00000000000000000000000000]
IN_addr           (getelementptr    ) [ 00111111111111111111111111]
p_cast15          (zext             ) [ 00000000011111111111111111]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln4 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln5 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln5 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln6 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln6 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln7 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln7 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln8 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln8 (specinterface    ) [ 00000000000000000000000000]
empty_6           (speclooptripcount) [ 00000000000000000000000000]
B_addr_rd_req     (readreq          ) [ 00000000000000000000000000]
W_addr_rd_req     (readreq          ) [ 00000000000000000000000000]
br_ln10           (br               ) [ 00000000111111111111111111]
tmp_V             (read             ) [ 00000000000000011111111110]
i_011             (phi              ) [ 00000000011111111111111111]
zext_ln11         (zext             ) [ 00000000000000001111111110]
empty_7           (speclooptripcount) [ 00000000000000000000000000]
i                 (add              ) [ 00000000111111111111111111]
IN_addr_rd_req    (readreq          ) [ 00000000000000000000000000]
br_ln13           (br               ) [ 00000000011111111111111111]
j_010             (phi              ) [ 00000000000000001111111110]
IN_addr_read      (read             ) [ 00000000000000001100000000]
W_addr_read       (read             ) [ 00000000000000001100000000]
j                 (add              ) [ 00000000011111111111111111]
icmp_ln13         (icmp             ) [ 00000000011111111111111111]
empty_9           (speclooptripcount) [ 00000000000000000000000000]
br_ln13           (br               ) [ 00000000011111111111111111]
r_V               (sext             ) [ 00000000000000000000000000]
sext_ln1118       (sext             ) [ 00000000000000000000000000]
r_V_2             (mul              ) [ 00000000000000001010000000]
tmp_6             (bitselect        ) [ 00000000000000001010000000]
icmp_ln13_1       (icmp             ) [ 00000000011111111111111111]
br_ln13           (br               ) [ 00000000000000000000000000]
add_ln203         (add              ) [ 00000000000000000000000000]
zext_ln203        (zext             ) [ 00000000000000000000000000]
OUT_addr          (getelementptr    ) [ 00000000000000001011111110]
p_Val2_9          (phi              ) [ 00000000000000001110000000]
lhs_V             (bitconcatenate   ) [ 00000000000000000000000000]
sext_ln728        (sext             ) [ 00000000000000000000000000]
ret_V             (add              ) [ 00000000000000000000000000]
p_Result_s        (bitselect        ) [ 00000000000000000000000000]
tmp_V_3           (partselect       ) [ 00000000000000000000000000]
p_Result_1        (bitselect        ) [ 00000000000000000000000000]
zext_ln415        (zext             ) [ 00000000000000000000000000]
tmp_V_4           (add              ) [ 00000000000000000000000000]
tmp_7             (bitselect        ) [ 00000000000000000000000000]
xor_ln416         (xor              ) [ 00000000000000000000000000]
carry_1           (and              ) [ 00000000000000000000000000]
p_Result_2        (bitselect        ) [ 00000000000000000000000000]
tmp_1             (partselect       ) [ 00000000000000000000000000]
Range2_all_ones   (icmp             ) [ 00000000000000000000000000]
tmp_2             (partselect       ) [ 00000000000000000000000000]
Range1_all_ones   (icmp             ) [ 00000000000000000000000000]
Range1_all_zeros  (icmp             ) [ 00000000000000000000000000]
deleted_zeros     (select           ) [ 00000000000000000000000000]
tmp_9             (bitselect        ) [ 00000000000000000000000000]
xor_ln779         (xor              ) [ 00000000000000000000000000]
and_ln779         (and              ) [ 00000000000000000000000000]
deleted_ones      (select           ) [ 00000000000000000000000000]
and_ln781         (and              ) [ 00000000000000000000000000]
xor_ln785         (xor              ) [ 00000000000000000000000000]
or_ln785          (or               ) [ 00000000000000000000000000]
xor_ln785_1       (xor              ) [ 00000000000000000000000000]
overflow          (and              ) [ 00000000000000000000000000]
and_ln786         (and              ) [ 00000000000000000000000000]
or_ln786          (or               ) [ 00000000000000000000000000]
xor_ln786         (xor              ) [ 00000000000000000000000000]
underflow         (and              ) [ 00000000000000000000000000]
or_ln340          (or               ) [ 00000000000000000000000000]
or_ln340_2        (or               ) [ 00000000000000000000000000]
or_ln340_1        (or               ) [ 00000000000000000000000000]
select_ln340      (select           ) [ 00000000000000000000000000]
select_ln388      (select           ) [ 00000000000000000000000000]
p_Val2_s          (select           ) [ 00000000011111111111111111]
OUT_addr_1_req    (writereq         ) [ 00000000000000000000000000]
write_ln18        (write            ) [ 00000000000000000000000000]
specloopname_ln13 (specloopname     ) [ 00000000000000000000000000]
tmp               (specregionbegin  ) [ 00000000000000000000000000]
specpipeline_ln14 (specpipeline     ) [ 00000000000000000000000000]
empty_8           (specregionend    ) [ 00000000000000000000000000]
OUT_addr_1_resp   (writeresp        ) [ 00000000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000000]
icmp_ln10         (icmp             ) [ 00000000011111111111111111]
br_ln10           (br               ) [ 00000000111111111111111111]
ret_ln20          (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="W">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weight_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="7"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i16.i10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="out_V_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="bias_V_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_V_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="weight_V_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_V_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="in_V_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_readreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="1"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="B_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_readreq_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="16" slack="1"/>
<pin id="194" dir="0" index="2" bw="16" slack="0"/>
<pin id="195" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="W_addr_rd_req/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_readreq_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="8"/>
<pin id="201" dir="0" index="2" bw="14" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="IN_addr_rd_req/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_V_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="13"/>
<pin id="208" dir="1" index="2" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/14 "/>
</bind>
</comp>

<comp id="210" class="1004" name="IN_addr_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="15"/>
<pin id="213" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="IN_addr_read/16 "/>
</bind>
</comp>

<comp id="215" class="1004" name="W_addr_read_read_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="16" slack="15"/>
<pin id="218" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="W_addr_read/16 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_writeresp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="1"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="OUT_addr_1_req/18 OUT_addr_1_resp/20 "/>
</bind>
</comp>

<comp id="227" class="1004" name="write_ln18_write_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="0" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="2"/>
<pin id="230" dir="0" index="2" bw="16" slack="1"/>
<pin id="231" dir="0" index="3" bw="1" slack="0"/>
<pin id="232" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/19 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_011_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="2"/>
<pin id="238" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_011 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_011_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="7"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="3" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_011/15 "/>
</bind>
</comp>

<comp id="248" class="1005" name="j_010_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="j_010 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="j_010_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="13" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_010/16 "/>
</bind>
</comp>

<comp id="259" class="1005" name="p_Val2_9_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="261" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_9 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_9_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="4"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_9/18 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="1" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="31" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="bias_V5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="0" index="3" bw="6" slack="0"/>
<pin id="283" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bias_V5/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="empty_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="31" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="B_addr_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="weight_V3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="31" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="0" index="3" bw="6" slack="0"/>
<pin id="303" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_V3/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="empty_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_4/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="W_addr_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_addr/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="in_V1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="31" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_V1/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_5_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="IN_addr_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="IN_addr/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_cast15_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="7"/>
<pin id="340" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast15/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln11_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/15 "/>
</bind>
</comp>

<comp id="345" class="1004" name="i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/15 "/>
</bind>
</comp>

<comp id="351" class="1004" name="j_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="13" slack="0"/>
<pin id="354" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/16 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln13_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="13" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/16 "/>
</bind>
</comp>

<comp id="363" class="1004" name="r_V_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/17 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln1118_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/17 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="376" class="1004" name="icmp_ln13_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="13" slack="1"/>
<pin id="378" dir="0" index="1" bw="13" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/17 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln203_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="9"/>
<pin id="383" dir="0" index="1" bw="3" slack="2"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/17 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln203_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/17 "/>
</bind>
</comp>

<comp id="389" class="1004" name="OUT_addr_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_addr/17 "/>
</bind>
</comp>

<comp id="395" class="1004" name="lhs_V_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="26" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/18 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln728_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="26" slack="0"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/18 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ret_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="26" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/18 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_Result_s_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="6" slack="0"/>
<pin id="416" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/18 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_V_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_3/18 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Result_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/18 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln415_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/18 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_V_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/18 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_7_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/18 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln416_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/18 "/>
</bind>
</comp>

<comp id="461" class="1004" name="carry_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/18 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_Result_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="16" slack="0"/>
<pin id="470" dir="0" index="2" bw="5" slack="0"/>
<pin id="471" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/18 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="6" slack="0"/>
<pin id="479" dir="0" index="3" bw="6" slack="0"/>
<pin id="480" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="485" class="1004" name="Range2_all_ones_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/18 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="0" index="3" bw="6" slack="0"/>
<pin id="496" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/18 "/>
</bind>
</comp>

<comp id="501" class="1004" name="Range1_all_ones_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/18 "/>
</bind>
</comp>

<comp id="507" class="1004" name="Range1_all_zeros_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="6" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/18 "/>
</bind>
</comp>

<comp id="513" class="1004" name="deleted_zeros_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="1" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/18 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_9_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="0" index="2" bw="6" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/18 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln779_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/18 "/>
</bind>
</comp>

<comp id="535" class="1004" name="and_ln779_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/18 "/>
</bind>
</comp>

<comp id="541" class="1004" name="deleted_ones_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/18 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln781_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/18 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln785_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/18 "/>
</bind>
</comp>

<comp id="561" class="1004" name="or_ln785_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/18 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln785_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/18 "/>
</bind>
</comp>

<comp id="573" class="1004" name="overflow_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/18 "/>
</bind>
</comp>

<comp id="579" class="1004" name="and_ln786_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/18 "/>
</bind>
</comp>

<comp id="585" class="1004" name="or_ln786_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/18 "/>
</bind>
</comp>

<comp id="591" class="1004" name="xor_ln786_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/18 "/>
</bind>
</comp>

<comp id="597" class="1004" name="underflow_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/18 "/>
</bind>
</comp>

<comp id="603" class="1004" name="or_ln340_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/18 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln340_2_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/18 "/>
</bind>
</comp>

<comp id="615" class="1004" name="or_ln340_1_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/18 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln340_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="0" index="2" bw="16" slack="0"/>
<pin id="625" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/18 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln388_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="16" slack="0"/>
<pin id="633" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/18 "/>
</bind>
</comp>

<comp id="637" class="1004" name="p_Val2_s_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="16" slack="0"/>
<pin id="640" dir="0" index="2" bw="16" slack="0"/>
<pin id="641" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/18 "/>
</bind>
</comp>

<comp id="645" class="1004" name="icmp_ln10_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="2"/>
<pin id="647" dir="0" index="1" bw="3" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/25 "/>
</bind>
</comp>

<comp id="651" class="1007" name="r_V_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="16" slack="0"/>
<pin id="654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_2/17 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_3_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="7"/>
<pin id="660" dir="1" index="1" bw="31" slack="7"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="663" class="1005" name="B_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="1"/>
<pin id="665" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="W_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="16" slack="1"/>
<pin id="671" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_addr "/>
</bind>
</comp>

<comp id="675" class="1005" name="IN_addr_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="16" slack="8"/>
<pin id="677" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="IN_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="p_cast15_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="9"/>
<pin id="683" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="p_cast15 "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_V_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="16" slack="4"/>
<pin id="688" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="691" class="1005" name="zext_ln11_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="2"/>
<pin id="693" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="696" class="1005" name="i_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="3" slack="0"/>
<pin id="698" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="701" class="1005" name="IN_addr_read_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="16" slack="1"/>
<pin id="703" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="IN_addr_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="W_addr_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="W_addr_read "/>
</bind>
</comp>

<comp id="711" class="1005" name="j_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="13" slack="0"/>
<pin id="713" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="717" class="1005" name="icmp_ln13_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="1"/>
<pin id="719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="721" class="1005" name="r_V_2_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="tmp_6_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="1"/>
<pin id="728" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="731" class="1005" name="icmp_ln13_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="1"/>
<pin id="733" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="OUT_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="OUT_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="p_Val2_s_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="164"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="24" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="84" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="84" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="84" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="138" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="140" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="142" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="235"><net_src comp="144" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="239"><net_src comp="86" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="90" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="274"><net_src comp="18" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="160" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="284"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="166" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="286"><net_src comp="20" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="287"><net_src comp="22" pin="0"/><net_sink comp="278" pin=3"/></net>

<net id="291"><net_src comp="278" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="4" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="172" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="2" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="308" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="178" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="20" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="240" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="240" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="88" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="92" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="252" pin="4"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="252" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="94" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="374"><net_src comp="98" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="100" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="102" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="381" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="6" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="104" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="262" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="106" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="98" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="407" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="426"><net_src comp="108" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="407" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="110" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="112" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="435"><net_src comp="98" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="407" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="112" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="445"><net_src comp="420" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="438" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="114" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="116" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="459"><net_src comp="447" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="118" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="430" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="114" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="441" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="116" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="481"><net_src comp="120" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="407" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="122" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="22" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="489"><net_src comp="475" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="124" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="126" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="407" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="128" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="505"><net_src comp="491" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="130" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="491" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="132" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="461" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="501" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="507" pin="2"/><net_sink comp="513" pin=2"/></net>

<net id="526"><net_src comp="98" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="407" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="528"><net_src comp="128" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="533"><net_src comp="521" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="118" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="485" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="461" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="501" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="461" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="501" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="513" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="118" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="467" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="412" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="118" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="561" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="467" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="541" pin="3"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="549" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="579" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="585" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="118" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="412" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="573" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="579" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="567" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="549" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="603" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="134" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="441" pin="2"/><net_sink comp="621" pin=2"/></net>

<net id="634"><net_src comp="597" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="136" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="441" pin="2"/><net_sink comp="629" pin=2"/></net>

<net id="642"><net_src comp="615" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="621" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="629" pin="3"/><net_sink comp="637" pin=2"/></net>

<net id="649"><net_src comp="236" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="158" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="363" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="366" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="657"><net_src comp="651" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="661"><net_src comp="268" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="666"><net_src comp="292" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="672"><net_src comp="312" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="678"><net_src comp="332" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="684"><net_src comp="338" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="689"><net_src comp="205" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="694"><net_src comp="341" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="699"><net_src comp="345" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="704"><net_src comp="210" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="709"><net_src comp="215" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="714"><net_src comp="351" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="720"><net_src comp="357" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="651" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="729"><net_src comp="369" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="734"><net_src comp="376" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="389" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="744"><net_src comp="637" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {18 19 20 21 22 23 24 }
 - Input state : 
	Port: fc : IN_r | {9 10 11 12 13 14 15 16 }
	Port: fc : W | {2 3 4 5 6 7 8 16 }
	Port: fc : B | {2 3 4 5 6 7 8 14 }
	Port: fc : in_V | {1 }
	Port: fc : weight_V | {1 }
	Port: fc : bias_V | {1 }
	Port: fc : out_V | {1 }
  - Chain level:
	State 1
		empty : 1
		B_addr : 2
		empty_4 : 1
		W_addr : 2
		empty_5 : 1
		IN_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln11 : 1
		i : 1
	State 16
		j : 1
		icmp_ln13 : 1
		br_ln13 : 2
	State 17
		r_V_2 : 1
		tmp_6 : 2
		br_ln13 : 1
		zext_ln203 : 1
		OUT_addr : 2
	State 18
		lhs_V : 1
		sext_ln728 : 2
		ret_V : 3
		p_Result_s : 4
		tmp_V_3 : 4
		p_Result_1 : 4
		tmp_V_4 : 5
		tmp_7 : 6
		xor_ln416 : 7
		carry_1 : 7
		p_Result_2 : 6
		tmp_1 : 4
		Range2_all_ones : 5
		tmp_2 : 4
		Range1_all_ones : 5
		Range1_all_zeros : 5
		deleted_zeros : 7
		tmp_9 : 4
		xor_ln779 : 5
		and_ln779 : 5
		deleted_ones : 7
		and_ln781 : 7
		xor_ln785 : 8
		or_ln785 : 8
		xor_ln785_1 : 5
		overflow : 8
		and_ln786 : 8
		or_ln786 : 8
		xor_ln786 : 8
		underflow : 8
		or_ln340 : 8
		or_ln340_2 : 8
		or_ln340_1 : 8
		select_ln340 : 8
		select_ln388 : 8
		p_Val2_s : 9
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		empty_8 : 1
	State 25
		br_ln10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |          i_fu_345         |    0    |    0    |    4    |
|          |          j_fu_351         |    0    |    0    |    13   |
|    add   |      add_ln203_fu_381     |    0    |    0    |    31   |
|          |        ret_V_fu_407       |    0    |    0    |    32   |
|          |       tmp_V_4_fu_441      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |    deleted_zeros_fu_513   |    0    |    0    |    2    |
|          |    deleted_ones_fu_541    |    0    |    0    |    2    |
|  select  |    select_ln340_fu_621    |    0    |    0    |    16   |
|          |    select_ln388_fu_629    |    0    |    0    |    16   |
|          |      p_Val2_s_fu_637      |    0    |    0    |    16   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln13_fu_357     |    0    |    0    |    6    |
|          |     icmp_ln13_1_fu_376    |    0    |    0    |    6    |
|   icmp   |   Range2_all_ones_fu_485  |    0    |    0    |    2    |
|          |   Range1_all_ones_fu_501  |    0    |    0    |    3    |
|          |  Range1_all_zeros_fu_507  |    0    |    0    |    3    |
|          |      icmp_ln10_fu_645     |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       carry_1_fu_461      |    0    |    0    |    1    |
|          |      and_ln779_fu_535     |    0    |    0    |    1    |
|    and   |      and_ln781_fu_549     |    0    |    0    |    1    |
|          |      overflow_fu_573      |    0    |    0    |    1    |
|          |      and_ln786_fu_579     |    0    |    0    |    1    |
|          |      underflow_fu_597     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |      xor_ln416_fu_455     |    0    |    0    |    1    |
|          |      xor_ln779_fu_529     |    0    |    0    |    1    |
|    xor   |      xor_ln785_fu_555     |    0    |    0    |    1    |
|          |     xor_ln785_1_fu_567    |    0    |    0    |    1    |
|          |      xor_ln786_fu_591     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|          |      or_ln785_fu_561      |    0    |    0    |    1    |
|          |      or_ln786_fu_585      |    0    |    0    |    1    |
|    or    |      or_ln340_fu_603      |    0    |    0    |    1    |
|          |     or_ln340_2_fu_609     |    0    |    0    |    1    |
|          |     or_ln340_1_fu_615     |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|    mul   |        r_V_2_fu_651       |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |   out_V_read_read_fu_160  |    0    |    0    |    0    |
|          |  bias_V_read_read_fu_166  |    0    |    0    |    0    |
|          | weight_V_read_read_fu_172 |    0    |    0    |    0    |
|   read   |   in_V_read_read_fu_178   |    0    |    0    |    0    |
|          |     tmp_V_read_fu_205     |    0    |    0    |    0    |
|          |  IN_addr_read_read_fu_210 |    0    |    0    |    0    |
|          |  W_addr_read_read_fu_215  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     grp_readreq_fu_184    |    0    |    0    |    0    |
|  readreq |     grp_readreq_fu_191    |    0    |    0    |    0    |
|          |     grp_readreq_fu_198    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_220   |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |  write_ln18_write_fu_227  |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_268       |    0    |    0    |    0    |
|          |       bias_V5_fu_278      |    0    |    0    |    0    |
|          |      weight_V3_fu_298     |    0    |    0    |    0    |
|partselect|        in_V1_fu_318       |    0    |    0    |    0    |
|          |       tmp_V_3_fu_420      |    0    |    0    |    0    |
|          |        tmp_1_fu_475       |    0    |    0    |    0    |
|          |        tmp_2_fu_491       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_288       |    0    |    0    |    0    |
|          |       empty_4_fu_308      |    0    |    0    |    0    |
|          |       empty_5_fu_328      |    0    |    0    |    0    |
|   zext   |      p_cast15_fu_338      |    0    |    0    |    0    |
|          |      zext_ln11_fu_341     |    0    |    0    |    0    |
|          |     zext_ln203_fu_385     |    0    |    0    |    0    |
|          |     zext_ln415_fu_438     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         r_V_fu_363        |    0    |    0    |    0    |
|   sext   |     sext_ln1118_fu_366    |    0    |    0    |    0    |
|          |     sext_ln728_fu_403     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_6_fu_369       |    0    |    0    |    0    |
|          |     p_Result_s_fu_412     |    0    |    0    |    0    |
| bitselect|     p_Result_1_fu_430     |    0    |    0    |    0    |
|          |        tmp_7_fu_447       |    0    |    0    |    0    |
|          |     p_Result_2_fu_467     |    0    |    0    |    0    |
|          |        tmp_9_fu_521       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        lhs_V_fu_395       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |    0    |   186   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   B_addr_reg_663   |   16   |
|IN_addr_read_reg_701|   16   |
|   IN_addr_reg_675  |   16   |
|  OUT_addr_reg_735  |   16   |
| W_addr_read_reg_706|   16   |
|   W_addr_reg_669   |   16   |
|    i_011_reg_236   |    3   |
|      i_reg_696     |    3   |
| icmp_ln13_1_reg_731|    1   |
|  icmp_ln13_reg_717 |    1   |
|    j_010_reg_248   |   13   |
|      j_reg_711     |   13   |
|  p_Val2_9_reg_259  |   16   |
|  p_Val2_s_reg_741  |   16   |
|  p_cast15_reg_681  |   32   |
|    r_V_2_reg_721   |   32   |
|    tmp_3_reg_658   |   31   |
|    tmp_6_reg_726   |    1   |
|    tmp_V_reg_686   |   16   |
|  zext_ln11_reg_691 |   32   |
+--------------------+--------+
|        Total       |   306  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_220 |  p0  |   2  |   1  |    2   |
|     i_011_reg_236    |  p0  |   2  |   3  |    6   ||    3    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    8   ||  0.932  ||    3    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   186  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    3   |
|  Register |    -   |    -   |   306  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   306  |   189  |
+-----------+--------+--------+--------+--------+
