# mux_4to1
This repo contains Verilog design and testbench files for a 4:1 multiplexer using three 2:1 multiplexers
