
*** Running vivado
    with args -log overlay_amix_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source overlay_amix_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source overlay_amix_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hk19197/awesomeaudiomixer/hls-proj'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top overlay_amix_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 861966
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2288.242 ; gain = 0.000 ; free physical = 150997 ; free virtual = 175403
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'overlay_amix_0' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_amix_0/synth/overlay_amix_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'amix' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix.v:12]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_state20 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state21 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state22 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state23 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state24 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state25 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state26 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 19'b1000000000000000000 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'amix_num_lp' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_lp.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'amix_num_lp_rom' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_lp.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 51 - type: integer 
INFO: [Synth 8-3876] $readmem data file './amix_num_lp_rom.dat' is read successfully [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_lp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'amix_num_lp_rom' (1#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_lp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'amix_num_lp' (2#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_lp.v:39]
INFO: [Synth 8-6157] synthesizing module 'amix_num_bp' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_bp.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'amix_num_bp_rom' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_bp.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 51 - type: integer 
INFO: [Synth 8-3876] $readmem data file './amix_num_bp_rom.dat' is read successfully [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_bp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'amix_num_bp_rom' (3#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_bp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'amix_num_bp' (4#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_bp.v:39]
INFO: [Synth 8-6157] synthesizing module 'amix_num_hp' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_hp.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'amix_num_hp_rom' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_hp.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 51 - type: integer 
INFO: [Synth 8-3876] $readmem data file './amix_num_hp_rom.dat' is read successfully [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_hp.v:21]
INFO: [Synth 8-6155] done synthesizing module 'amix_num_hp_rom' (5#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_hp.v:6]
INFO: [Synth 8-6155] done synthesizing module 'amix_num_hp' (6#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_num_hp.v:39]
INFO: [Synth 8-6157] synthesizing module 'amix_control_s_axi' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_control_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_AP_RETURN_0 bound to: 6'b010000 
	Parameter ADDR_SAMPLE_IN_DATA_0 bound to: 6'b011000 
	Parameter ADDR_SAMPLE_IN_CTRL bound to: 6'b011100 
	Parameter ADDR_GAIN_LP_DATA_0 bound to: 6'b100000 
	Parameter ADDR_GAIN_LP_CTRL bound to: 6'b100100 
	Parameter ADDR_GAIN_BP_DATA_0 bound to: 6'b101000 
	Parameter ADDR_GAIN_BP_CTRL bound to: 6'b101100 
	Parameter ADDR_GAIN_HP_DATA_0 bound to: 6'b110000 
	Parameter ADDR_GAIN_HP_CTRL bound to: 6'b110100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_control_s_axi.v:218]
INFO: [Synth 8-6155] done synthesizing module 'amix_control_s_axi' (7#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'amix_fadd_32ns_32ns_32_5_full_dsp_1' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'amix_ap_fadd_3_full_dsp_32' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/ip/amix_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (8#1) [/opt/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:39137]
INFO: [Synth 8-6155] done synthesizing module 'amix_ap_fadd_3_full_dsp_32' (27#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/ip/amix_ap_fadd_3_full_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'amix_fadd_32ns_32ns_32_5_full_dsp_1' (28#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_fadd_32ns_32ns_32_5_full_dsp_1.v:8]
INFO: [Synth 8-6157] synthesizing module 'amix_fmul_32ns_32ns_32_4_max_dsp_1' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'amix_ap_fmul_2_max_dsp_32' [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/ip/amix_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'amix_ap_fmul_2_max_dsp_32' (36#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/ip/amix_ap_fmul_2_max_dsp_32.v:60]
INFO: [Synth 8-6155] done synthesizing module 'amix_fmul_32ns_32ns_32_4_max_dsp_1' (37#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix_fmul_32ns_32ns_32_4_max_dsp_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'amix' (38#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ipshared/911e/hdl/verilog/amix.v:12]
INFO: [Synth 8-6155] done synthesizing module 'overlay_amix_0' (39#1) [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_amix_0/synth/overlay_amix_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 2288.242 ; gain = 0.000 ; free physical = 150981 ; free virtual = 175406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2288.242 ; gain = 0.000 ; free physical = 150981 ; free virtual = 175406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 2288.242 ; gain = 0.000 ; free physical = 150981 ; free virtual = 175406
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2288.242 ; gain = 0.000 ; free physical = 150963 ; free virtual = 175388
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_amix_0/constraints/amix_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.gen/sources_1/bd/overlay/ip/overlay_amix_0/constraints/amix_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_amix_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_amix_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.973 ; gain = 0.000 ; free physical = 150867 ; free virtual = 175293
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2366.973 ; gain = 0.000 ; free physical = 150867 ; free virtual = 175292
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2366.973 ; gain = 78.730 ; free physical = 150949 ; free virtual = 175380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2366.973 ; gain = 78.730 ; free physical = 150949 ; free virtual = 175380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_amix_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 2366.973 ; gain = 78.730 ; free physical = 150949 ; free virtual = 175380
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'amix_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'amix_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'amix_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'amix_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:50 . Memory (MB): peak = 2366.973 ; gain = 78.730 ; free physical = 150944 ; free virtual = 175377
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U1/amix_ap_fadd_3_full_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'amix_fmul_32ns_32ns_32_4_max_dsp_1:/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'amix_fmul_32ns_32ns_32_4_max_dsp_1:/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'amix_fmul_32ns_32ns_32_4_max_dsp_1:/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'amix_fmul_32ns_32ns_32_4_max_dsp_1:/amix_ap_fmul_2_max_dsp_32_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:14 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150916 ; free virtual = 175331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:27 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150757 ; free virtual = 175174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:30 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150726 ; free virtual = 175143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:34 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150744 ; free virtual = 175160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:40 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:40 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:40 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:40 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |DSP48E1  |     8|
|7     |LUT1     |     6|
|8     |LUT2     |   114|
|9     |LUT3     |   321|
|10    |LUT4     |   162|
|11    |LUT5     |   251|
|12    |LUT6     |  1126|
|13    |MUXCY    |    90|
|14    |RAMB18E1 |     3|
|17    |XORCY    |    33|
|18    |FDE      |     3|
|19    |FDRE     |  2610|
|20    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 2767.957 ; gain = 479.715 ; free physical = 150750 ; free virtual = 175166
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:34 . Memory (MB): peak = 2767.957 ; gain = 400.984 ; free physical = 150825 ; free virtual = 175242
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:40 . Memory (MB): peak = 2767.965 ; gain = 479.715 ; free physical = 150826 ; free virtual = 175242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2767.965 ; gain = 0.000 ; free physical = 150911 ; free virtual = 175327
INFO: [Netlist 29-17] Analyzing 140 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2799.973 ; gain = 0.000 ; free physical = 150854 ; free virtual = 175271
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 24 instances
  FDE => FDRE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:50 . Memory (MB): peak = 2799.973 ; gain = 511.906 ; free physical = 151021 ; free virtual = 175437
INFO: [Common 17-1381] The checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_amix_0_synth_1/overlay_amix_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP overlay_amix_0, cache-ID = 8be5bc02e1ea35bd
INFO: [Coretcl 2-1174] Renamed 141 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/hk19197/awesomeaudiomixer/rtl-proj/rtl.runs/overlay_amix_0_synth_1/overlay_amix_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file overlay_amix_0_utilization_synth.rpt -pb overlay_amix_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 15:00:25 2021...
