// Seed: 1445737323
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    output tri id_10
);
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    output wire id_0,
    input tri0 _id_1,
    output tri1 id_2,
    input uwire id_3,
    output supply0 id_4
);
  reg [id_1 : 1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_4
  );
  logic id_8;
  ;
  always @(1 - -1 or posedge id_8) begin : LABEL_0
    id_6 <= 1;
  end
endmodule
