#! /usr/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x559a6c30dc00 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x559a6c33ade0_0 .var "clk", 0 0;
v0x559a6c33aea0_0 .net "dataadr", 31 0, L_0x559a6c34df50;  1 drivers
v0x559a6c33af60_0 .net "memwrite", 0 0, L_0x559a6c33b4e0;  1 drivers
v0x559a6c33b000_0 .var "reset", 0 0;
v0x559a6c33b130_0 .net "writedata", 31 0, L_0x559a6c34cf70;  1 drivers
E_0x559a6c2de730 .event negedge, v0x559a6c32d490_0;
S_0x559a6c30ae70 .scope module, "dut" "top" 2 11, 3 4 0, S_0x559a6c30dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x559a6c33a5f0_0 .net "clk", 0 0, v0x559a6c33ade0_0;  1 drivers
v0x559a6c33a6b0_0 .net "dataadr", 31 0, L_0x559a6c34df50;  alias, 1 drivers
v0x559a6c33a770_0 .net "instr", 31 0, L_0x559a6c33bcf0;  1 drivers
v0x559a6c33a810_0 .net "memwrite", 0 0, L_0x559a6c33b4e0;  alias, 1 drivers
v0x559a6c33a940_0 .net "pc", 31 0, v0x559a6c334380_0;  1 drivers
v0x559a6c33aa90_0 .net "readdata", 31 0, L_0x559a6c34e8a0;  1 drivers
v0x559a6c33abe0_0 .net "reset", 0 0, v0x559a6c33b000_0;  1 drivers
v0x559a6c33ac80_0 .net "writedata", 31 0, L_0x559a6c34cf70;  alias, 1 drivers
L_0x559a6c34e620 .part v0x559a6c334380_0, 2, 6;
S_0x559a6c308b30 .scope module, "dmem" "dmem" 3 13, 4 1 0, S_0x559a6c30ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x559a6c34e8a0 .functor BUFZ 32, L_0x559a6c34e710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559a6c30b630 .array "RAM", 0 63, 31 0;
v0x559a6c3106f0_0 .net *"_s0", 31 0, L_0x559a6c34e710;  1 drivers
v0x559a6c32d2f0_0 .net *"_s3", 29 0, L_0x559a6c34e7b0;  1 drivers
v0x559a6c32d3b0_0 .net "a", 31 0, L_0x559a6c34df50;  alias, 1 drivers
v0x559a6c32d490_0 .net "clk", 0 0, v0x559a6c33ade0_0;  alias, 1 drivers
v0x559a6c32d550_0 .net "rd", 31 0, L_0x559a6c34e8a0;  alias, 1 drivers
v0x559a6c32d630_0 .net "wd", 31 0, L_0x559a6c34cf70;  alias, 1 drivers
v0x559a6c32d710_0 .net "we", 0 0, L_0x559a6c33b4e0;  alias, 1 drivers
E_0x559a6c2de4f0 .event posedge, v0x559a6c32d490_0;
L_0x559a6c34e710 .array/port v0x559a6c30b630, L_0x559a6c34e7b0;
L_0x559a6c34e7b0 .part L_0x559a6c34df50, 2, 30;
S_0x559a6c32d870 .scope module, "imem" "imem" 3 12, 5 1 0, S_0x559a6c30ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x559a6c33bcf0 .functor BUFZ 32, L_0x559a6c34e530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x559a6c32da60 .array "RAM", 17 0, 31 0;
v0x559a6c32db40_0 .net *"_s0", 31 0, L_0x559a6c34e530;  1 drivers
v0x559a6c32dc20_0 .net "a", 5 0, L_0x559a6c34e620;  1 drivers
v0x559a6c32dce0_0 .net "rd", 31 0, L_0x559a6c33bcf0;  alias, 1 drivers
L_0x559a6c34e530 .array/port v0x559a6c32da60, L_0x559a6c34e620;
S_0x559a6c32de20 .scope module, "mips" "mips" 3 11, 6 3 0, S_0x559a6c30ae70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x559a6c339520_0 .net "alucontrol", 2 0, v0x559a6c32e560_0;  1 drivers
v0x559a6c339600_0 .net "aluout", 31 0, L_0x559a6c34df50;  alias, 1 drivers
v0x559a6c339750_0 .net "alusrc", 0 0, L_0x559a6c33b310;  1 drivers
v0x559a6c339880_0 .net "clk", 0 0, v0x559a6c33ade0_0;  alias, 1 drivers
v0x559a6c3399b0_0 .net "instr", 31 0, L_0x559a6c33bcf0;  alias, 1 drivers
v0x559a6c339a50_0 .net "jump", 0 0, L_0x559a6c33b660;  1 drivers
v0x559a6c339b80_0 .net "memtoreg", 0 0, L_0x559a6c33b580;  1 drivers
v0x559a6c339cb0_0 .net "memwrite", 0 0, L_0x559a6c33b4e0;  alias, 1 drivers
v0x559a6c339d50_0 .net "pc", 31 0, v0x559a6c334380_0;  alias, 1 drivers
v0x559a6c339ea0_0 .net "pcsrc", 0 0, L_0x559a6c33b920;  1 drivers
v0x559a6c339f40_0 .net "readdata", 31 0, L_0x559a6c34e8a0;  alias, 1 drivers
v0x559a6c33a000_0 .net "regdst", 0 0, L_0x559a6c33b270;  1 drivers
v0x559a6c33a130_0 .net "regwrite", 0 0, L_0x559a6c33b1d0;  1 drivers
v0x559a6c33a260_0 .net "reset", 0 0, v0x559a6c33b000_0;  alias, 1 drivers
v0x559a6c33a300_0 .net "writedata", 31 0, L_0x559a6c34cf70;  alias, 1 drivers
v0x559a6c33a450_0 .net "zero", 0 0, L_0x559a6c34e3a0;  1 drivers
L_0x559a6c33ba60 .part L_0x559a6c33bcf0, 26, 6;
L_0x559a6c33bbb0 .part L_0x559a6c33bcf0, 0, 6;
S_0x559a6c32e110 .scope module, "c" "controller" 6 15, 7 3 0, S_0x559a6c32de20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 3 "alucontrol"
L_0x559a6c33b920 .functor AND 1, L_0x559a6c33b3b0, L_0x559a6c34e3a0, C4<1>, C4<1>;
v0x559a6c32f550_0 .net "alucontrol", 2 0, v0x559a6c32e560_0;  alias, 1 drivers
v0x559a6c32f660_0 .net "aluop", 1 0, L_0x559a6c33b700;  1 drivers
v0x559a6c32f700_0 .net "alusrc", 0 0, L_0x559a6c33b310;  alias, 1 drivers
v0x559a6c32f7d0_0 .net "branch", 0 0, L_0x559a6c33b3b0;  1 drivers
v0x559a6c32f8a0_0 .net "funct", 5 0, L_0x559a6c33bbb0;  1 drivers
v0x559a6c32f990_0 .net "jump", 0 0, L_0x559a6c33b660;  alias, 1 drivers
v0x559a6c32fa60_0 .net "memtoreg", 0 0, L_0x559a6c33b580;  alias, 1 drivers
v0x559a6c32fb30_0 .net "memwrite", 0 0, L_0x559a6c33b4e0;  alias, 1 drivers
v0x559a6c32fc20_0 .net "op", 5 0, L_0x559a6c33ba60;  1 drivers
v0x559a6c32fd50_0 .net "pcsrc", 0 0, L_0x559a6c33b920;  alias, 1 drivers
v0x559a6c32fdf0_0 .net "regdst", 0 0, L_0x559a6c33b270;  alias, 1 drivers
v0x559a6c32fec0_0 .net "regwrite", 0 0, L_0x559a6c33b1d0;  alias, 1 drivers
v0x559a6c32ff90_0 .net "zero", 0 0, L_0x559a6c34e3a0;  alias, 1 drivers
S_0x559a6c32e2e0 .scope module, "ad" "aludec" 7 17, 8 1 0, S_0x559a6c32e110;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x559a6c32e560_0 .var "alucontrol", 2 0;
v0x559a6c32e660_0 .net "aluop", 1 0, L_0x559a6c33b700;  alias, 1 drivers
v0x559a6c32e740_0 .net "funct", 5 0, L_0x559a6c33bbb0;  alias, 1 drivers
E_0x559a6c2deb10 .event edge, v0x559a6c32e660_0, v0x559a6c32e740_0;
S_0x559a6c32e880 .scope module, "md" "maindec" 7 14, 9 1 0, S_0x559a6c32e110;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x559a6c32eba0_0 .net *"_s10", 8 0, v0x559a6c32eea0_0;  1 drivers
v0x559a6c32eca0_0 .net "aluop", 1 0, L_0x559a6c33b700;  alias, 1 drivers
v0x559a6c32ed60_0 .net "alusrc", 0 0, L_0x559a6c33b310;  alias, 1 drivers
v0x559a6c32ee00_0 .net "branch", 0 0, L_0x559a6c33b3b0;  alias, 1 drivers
v0x559a6c32eea0_0 .var "controls", 8 0;
v0x559a6c32efd0_0 .net "jump", 0 0, L_0x559a6c33b660;  alias, 1 drivers
v0x559a6c32f090_0 .net "memtoreg", 0 0, L_0x559a6c33b580;  alias, 1 drivers
v0x559a6c32f150_0 .net "memwrite", 0 0, L_0x559a6c33b4e0;  alias, 1 drivers
v0x559a6c32f1f0_0 .net "op", 5 0, L_0x559a6c33ba60;  alias, 1 drivers
v0x559a6c32f2b0_0 .net "regdst", 0 0, L_0x559a6c33b270;  alias, 1 drivers
v0x559a6c32f370_0 .net "regwrite", 0 0, L_0x559a6c33b1d0;  alias, 1 drivers
E_0x559a6c315b30 .event edge, v0x559a6c32f1f0_0;
L_0x559a6c33b1d0 .part v0x559a6c32eea0_0, 8, 1;
L_0x559a6c33b270 .part v0x559a6c32eea0_0, 7, 1;
L_0x559a6c33b310 .part v0x559a6c32eea0_0, 6, 1;
L_0x559a6c33b3b0 .part v0x559a6c32eea0_0, 5, 1;
L_0x559a6c33b4e0 .part v0x559a6c32eea0_0, 4, 1;
L_0x559a6c33b580 .part v0x559a6c32eea0_0, 3, 1;
L_0x559a6c33b660 .part v0x559a6c32eea0_0, 2, 1;
L_0x559a6c33b700 .part v0x559a6c32eea0_0, 0, 2;
S_0x559a6c3300f0 .scope module, "dp" "datapath" 6 19, 10 9 0, S_0x559a6c32de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x559a6c337aa0_0 .net *"_s3", 3 0, L_0x559a6c34c360;  1 drivers
v0x559a6c337ba0_0 .net *"_s5", 25 0, L_0x559a6c34c400;  1 drivers
L_0x7f3460e020a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559a6c337c80_0 .net/2u *"_s6", 1 0, L_0x7f3460e020a8;  1 drivers
v0x559a6c337d40_0 .net "alucontrol", 2 0, v0x559a6c32e560_0;  alias, 1 drivers
v0x559a6c337e00_0 .net "aluout", 31 0, L_0x559a6c34df50;  alias, 1 drivers
v0x559a6c337f10_0 .net "alusrc", 0 0, L_0x559a6c33b310;  alias, 1 drivers
v0x559a6c337fb0_0 .net "clk", 0 0, v0x559a6c33ade0_0;  alias, 1 drivers
v0x559a6c338050_0 .net "instr", 31 0, L_0x559a6c33bcf0;  alias, 1 drivers
v0x559a6c338110_0 .net "jump", 0 0, L_0x559a6c33b660;  alias, 1 drivers
v0x559a6c3381b0_0 .net "memtoreg", 0 0, L_0x559a6c33b580;  alias, 1 drivers
v0x559a6c338250_0 .net "pc", 31 0, v0x559a6c334380_0;  alias, 1 drivers
v0x559a6c3382f0_0 .net "pcbranch", 31 0, L_0x559a6c34bfd0;  1 drivers
v0x559a6c338400_0 .net "pcnext", 31 0, L_0x559a6c34c230;  1 drivers
v0x559a6c338510_0 .net "pcnextbr", 31 0, L_0x559a6c34c100;  1 drivers
v0x559a6c338620_0 .net "pcplus4", 31 0, L_0x559a6c33bc50;  1 drivers
v0x559a6c3386e0_0 .net "pcsrc", 0 0, L_0x559a6c33b920;  alias, 1 drivers
v0x559a6c3387d0_0 .net "readdata", 31 0, L_0x559a6c34e8a0;  alias, 1 drivers
v0x559a6c3389f0_0 .net "regdst", 0 0, L_0x559a6c33b270;  alias, 1 drivers
v0x559a6c338a90_0 .net "regwrite", 0 0, L_0x559a6c33b1d0;  alias, 1 drivers
v0x559a6c338b30_0 .net "reset", 0 0, v0x559a6c33b000_0;  alias, 1 drivers
v0x559a6c338bd0_0 .net "result", 31 0, L_0x559a6c34d650;  1 drivers
v0x559a6c338cc0_0 .net "signimm", 31 0, L_0x559a6c34dc30;  1 drivers
v0x559a6c338d80_0 .net "signimmsh", 31 0, L_0x559a6c34bf30;  1 drivers
v0x559a6c338e90_0 .net "srca", 31 0, L_0x559a6c34c8b0;  1 drivers
v0x559a6c338f50_0 .net "srcb", 31 0, L_0x559a6c34de10;  1 drivers
v0x559a6c3390a0_0 .net "writedata", 31 0, L_0x559a6c34cf70;  alias, 1 drivers
v0x559a6c339160_0 .net "writereg", 4 0, L_0x559a6c34d390;  1 drivers
v0x559a6c339220_0 .net "zero", 0 0, L_0x559a6c34e3a0;  alias, 1 drivers
L_0x559a6c34c360 .part L_0x559a6c33bc50, 28, 4;
L_0x559a6c34c400 .part L_0x559a6c33bcf0, 0, 26;
L_0x559a6c34c4a0 .concat [ 2 26 4 0], L_0x7f3460e020a8, L_0x559a6c34c400, L_0x559a6c34c360;
L_0x559a6c34d110 .part L_0x559a6c33bcf0, 21, 5;
L_0x559a6c34d1e0 .part L_0x559a6c33bcf0, 16, 5;
L_0x559a6c34d430 .part L_0x559a6c33bcf0, 16, 5;
L_0x559a6c34d560 .part L_0x559a6c33bcf0, 11, 5;
L_0x559a6c34dd20 .part L_0x559a6c33bcf0, 0, 16;
S_0x559a6c330310 .scope module, "alu" "alu" 10 40, 11 3 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 3 "AluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "zero"
v0x559a6c331540_0 .net "A", 31 0, L_0x559a6c34c8b0;  alias, 1 drivers
v0x559a6c331670_0 .net "AluOp", 2 0, v0x559a6c32e560_0;  alias, 1 drivers
v0x559a6c3317c0_0 .net "B", 31 0, L_0x559a6c34de10;  alias, 1 drivers
v0x559a6c331860_0 .net "Result", 31 0, L_0x559a6c34df50;  alias, 1 drivers
v0x559a6c331920_0 .net *"_s1", 0 0, L_0x559a6c34deb0;  1 drivers
v0x559a6c331a30_0 .net *"_s5", 0 0, L_0x559a6c34e1f0;  1 drivers
v0x559a6c331b10_0 .net "arith_result", 31 0, v0x559a6c3312d0_0;  1 drivers
v0x559a6c331bd0_0 .net "logic_result", 31 0, v0x559a6c330b40_0;  1 drivers
v0x559a6c331c70_0 .net "zero", 0 0, L_0x559a6c34e3a0;  alias, 1 drivers
v0x559a6c331dd0_0 .net "zeroA", 0 0, v0x559a6c331390_0;  1 drivers
v0x559a6c331ea0_0 .net "zeroL", 0 0, v0x559a6c330c20_0;  1 drivers
L_0x559a6c34deb0 .part v0x559a6c32e560_0, 2, 1;
L_0x559a6c34df50 .functor MUXZ 32, v0x559a6c3312d0_0, v0x559a6c330b40_0, L_0x559a6c34deb0, C4<>;
L_0x559a6c34e1f0 .part v0x559a6c32e560_0, 2, 1;
L_0x559a6c34e3a0 .functor MUXZ 1, v0x559a6c331390_0, v0x559a6c330c20_0, L_0x559a6c34e1f0, C4<>;
S_0x559a6c330590 .scope module, "Logic" "Logic" 11 10, 12 1 0, S_0x559a6c330310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 3 "AluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "zero"
v0x559a6c330870_0 .net "A", 31 0, L_0x559a6c34c8b0;  alias, 1 drivers
v0x559a6c330970_0 .net "AluOp", 2 0, v0x559a6c32e560_0;  alias, 1 drivers
v0x559a6c330a80_0 .net "B", 31 0, L_0x559a6c34de10;  alias, 1 drivers
v0x559a6c330b40_0 .var "Result", 31 0;
v0x559a6c330c20_0 .var "zero", 0 0;
E_0x559a6c315b70 .event edge, v0x559a6c32e560_0, v0x559a6c330870_0, v0x559a6c330a80_0;
S_0x559a6c330dd0 .scope module, "arith" "arith" 11 11, 13 1 0, S_0x559a6c330310;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 3 "AluOp"
    .port_info 3 /OUTPUT 32 "Result"
    .port_info 4 /OUTPUT 1 "zero"
v0x559a6c331040_0 .net "A", 31 0, L_0x559a6c34c8b0;  alias, 1 drivers
v0x559a6c331130_0 .net "AluOp", 2 0, v0x559a6c32e560_0;  alias, 1 drivers
v0x559a6c3311d0_0 .net "B", 31 0, L_0x559a6c34de10;  alias, 1 drivers
v0x559a6c3312d0_0 .var "Result", 31 0;
v0x559a6c331390_0 .var "zero", 0 0;
S_0x559a6c331fc0 .scope module, "immsh" "sl2" 10 25, 14 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x559a6c3321a0_0 .net *"_s1", 29 0, L_0x559a6c34be00;  1 drivers
L_0x7f3460e02060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559a6c3322a0_0 .net/2u *"_s2", 1 0, L_0x7f3460e02060;  1 drivers
v0x559a6c332380_0 .net "a", 31 0, L_0x559a6c34dc30;  alias, 1 drivers
v0x559a6c332440_0 .net "y", 31 0, L_0x559a6c34bf30;  alias, 1 drivers
L_0x559a6c34be00 .part L_0x559a6c34dc30, 0, 30;
L_0x559a6c34bf30 .concat [ 2 30 0 0], L_0x7f3460e02060, L_0x559a6c34be00;
S_0x559a6c332580 .scope module, "pcadd1" "adder" 10 24, 15 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x559a6c3327d0_0 .net "a", 31 0, v0x559a6c334380_0;  alias, 1 drivers
L_0x7f3460e02018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x559a6c3328b0_0 .net "b", 31 0, L_0x7f3460e02018;  1 drivers
v0x559a6c332990_0 .net "y", 31 0, L_0x559a6c33bc50;  alias, 1 drivers
L_0x559a6c33bc50 .arith/sum 32, v0x559a6c334380_0, L_0x7f3460e02018;
S_0x559a6c332b00 .scope module, "pcadd2" "adder" 10 26, 15 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x559a6c332d20_0 .net "a", 31 0, L_0x559a6c33bc50;  alias, 1 drivers
v0x559a6c332e30_0 .net "b", 31 0, L_0x559a6c34bf30;  alias, 1 drivers
v0x559a6c332f00_0 .net "y", 31 0, L_0x559a6c34bfd0;  alias, 1 drivers
L_0x559a6c34bfd0 .arith/sum 32, L_0x559a6c33bc50, L_0x559a6c34bf30;
S_0x559a6c333050 .scope module, "pcbrmux" "mux2" 10 27, 16 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 32 "result"
P_0x559a6c333270 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x559a6c3333d0_0 .net "A", 31 0, L_0x559a6c33bc50;  alias, 1 drivers
v0x559a6c3334e0_0 .net "B", 31 0, L_0x559a6c34bfd0;  alias, 1 drivers
v0x559a6c3335a0_0 .net "result", 31 0, L_0x559a6c34c100;  alias, 1 drivers
v0x559a6c333670_0 .net "selector", 0 0, L_0x559a6c33b920;  alias, 1 drivers
L_0x559a6c34c100 .functor MUXZ 32, L_0x559a6c34bfd0, L_0x559a6c33bc50, L_0x559a6c33b920, C4<>;
S_0x559a6c3337d0 .scope module, "pcmux" "mux2" 10 28, 16 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 32 "result"
P_0x559a6c3339a0 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x559a6c333a70_0 .net "A", 31 0, L_0x559a6c34c100;  alias, 1 drivers
v0x559a6c333b80_0 .net "B", 31 0, L_0x559a6c34c4a0;  1 drivers
v0x559a6c333c40_0 .net "result", 31 0, L_0x559a6c34c230;  alias, 1 drivers
v0x559a6c333d30_0 .net "selector", 0 0, L_0x559a6c33b660;  alias, 1 drivers
L_0x559a6c34c230 .functor MUXZ 32, L_0x559a6c34c4a0, L_0x559a6c34c100, L_0x559a6c33b660, C4<>;
S_0x559a6c333ea0 .scope module, "pcreg" "flopr" 10 23, 17 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x559a6c334070 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0x559a6c3341c0_0 .net "clk", 0 0, v0x559a6c33ade0_0;  alias, 1 drivers
v0x559a6c3342b0_0 .net "d", 31 0, L_0x559a6c34c230;  alias, 1 drivers
v0x559a6c334380_0 .var "q", 31 0;
v0x559a6c334480_0 .net "reset", 0 0, v0x559a6c33b000_0;  alias, 1 drivers
E_0x559a6c334140 .event posedge, v0x559a6c334480_0, v0x559a6c32d490_0;
S_0x559a6c3345b0 .scope module, "resmux" "mux2" 10 35, 16 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 32 "result"
P_0x559a6c334780 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x559a6c3348c0_0 .net "A", 31 0, L_0x559a6c34df50;  alias, 1 drivers
v0x559a6c3349f0_0 .net "B", 31 0, L_0x559a6c34e8a0;  alias, 1 drivers
v0x559a6c334ab0_0 .net "result", 31 0, L_0x559a6c34d650;  alias, 1 drivers
v0x559a6c334b80_0 .net "selector", 0 0, L_0x559a6c33b580;  alias, 1 drivers
L_0x559a6c34d650 .functor MUXZ 32, L_0x559a6c34e8a0, L_0x559a6c34df50, L_0x559a6c33b580, C4<>;
S_0x559a6c334cf0 .scope module, "rf" "regfile" 10 33, 18 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x559a6c334f90_0 .net *"_s0", 31 0, L_0x559a6c34c540;  1 drivers
v0x559a6c335090_0 .net *"_s10", 6 0, L_0x559a6c34c720;  1 drivers
L_0x7f3460e02180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559a6c335170_0 .net *"_s13", 1 0, L_0x7f3460e02180;  1 drivers
L_0x7f3460e021c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559a6c335230_0 .net/2u *"_s14", 31 0, L_0x7f3460e021c8;  1 drivers
v0x559a6c335310_0 .net *"_s18", 31 0, L_0x559a6c34ca40;  1 drivers
L_0x7f3460e02210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559a6c335440_0 .net *"_s21", 26 0, L_0x7f3460e02210;  1 drivers
L_0x7f3460e02258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559a6c335520_0 .net/2u *"_s22", 31 0, L_0x7f3460e02258;  1 drivers
v0x559a6c335600_0 .net *"_s24", 0 0, L_0x559a6c34cc00;  1 drivers
v0x559a6c3356c0_0 .net *"_s26", 31 0, L_0x559a6c34ccf0;  1 drivers
v0x559a6c335830_0 .net *"_s28", 6 0, L_0x559a6c34cde0;  1 drivers
L_0x7f3460e020f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559a6c335910_0 .net *"_s3", 26 0, L_0x7f3460e020f0;  1 drivers
L_0x7f3460e022a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x559a6c3359f0_0 .net *"_s31", 1 0, L_0x7f3460e022a0;  1 drivers
L_0x7f3460e022e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559a6c335ad0_0 .net/2u *"_s32", 31 0, L_0x7f3460e022e8;  1 drivers
L_0x7f3460e02138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x559a6c335bb0_0 .net/2u *"_s4", 31 0, L_0x7f3460e02138;  1 drivers
v0x559a6c335c90_0 .net *"_s6", 0 0, L_0x559a6c34c5e0;  1 drivers
v0x559a6c335d50_0 .net *"_s8", 31 0, L_0x559a6c34c680;  1 drivers
v0x559a6c335e30_0 .net "clk", 0 0, v0x559a6c33ade0_0;  alias, 1 drivers
v0x559a6c335ed0_0 .net "ra1", 4 0, L_0x559a6c34d110;  1 drivers
v0x559a6c335fb0_0 .net "ra2", 4 0, L_0x559a6c34d1e0;  1 drivers
v0x559a6c336090_0 .net "rd1", 31 0, L_0x559a6c34c8b0;  alias, 1 drivers
v0x559a6c336150_0 .net "rd2", 31 0, L_0x559a6c34cf70;  alias, 1 drivers
v0x559a6c336210 .array "rf", 31 0, 31 0;
v0x559a6c3362b0_0 .net "wa3", 4 0, L_0x559a6c34d390;  alias, 1 drivers
v0x559a6c336390_0 .net "wd3", 31 0, L_0x559a6c34d650;  alias, 1 drivers
v0x559a6c336450_0 .net "we3", 0 0, L_0x559a6c33b1d0;  alias, 1 drivers
L_0x559a6c34c540 .concat [ 5 27 0 0], L_0x559a6c34d110, L_0x7f3460e020f0;
L_0x559a6c34c5e0 .cmp/ne 32, L_0x559a6c34c540, L_0x7f3460e02138;
L_0x559a6c34c680 .array/port v0x559a6c336210, L_0x559a6c34c720;
L_0x559a6c34c720 .concat [ 5 2 0 0], L_0x559a6c34d110, L_0x7f3460e02180;
L_0x559a6c34c8b0 .functor MUXZ 32, L_0x7f3460e021c8, L_0x559a6c34c680, L_0x559a6c34c5e0, C4<>;
L_0x559a6c34ca40 .concat [ 5 27 0 0], L_0x559a6c34d1e0, L_0x7f3460e02210;
L_0x559a6c34cc00 .cmp/ne 32, L_0x559a6c34ca40, L_0x7f3460e02258;
L_0x559a6c34ccf0 .array/port v0x559a6c336210, L_0x559a6c34cde0;
L_0x559a6c34cde0 .concat [ 5 2 0 0], L_0x559a6c34d1e0, L_0x7f3460e022a0;
L_0x559a6c34cf70 .functor MUXZ 32, L_0x7f3460e022e8, L_0x559a6c34ccf0, L_0x559a6c34cc00, C4<>;
S_0x559a6c336670 .scope module, "se" "signext" 10 36, 19 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x559a6c336850_0 .net *"_s1", 0 0, L_0x559a6c34d6f0;  1 drivers
v0x559a6c336950_0 .net *"_s2", 15 0, L_0x559a6c34d790;  1 drivers
v0x559a6c336a30_0 .net "a", 15 0, L_0x559a6c34dd20;  1 drivers
v0x559a6c336af0_0 .net "y", 31 0, L_0x559a6c34dc30;  alias, 1 drivers
L_0x559a6c34d6f0 .part L_0x559a6c34dd20, 15, 1;
LS_0x559a6c34d790_0_0 .concat [ 1 1 1 1], L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0;
LS_0x559a6c34d790_0_4 .concat [ 1 1 1 1], L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0;
LS_0x559a6c34d790_0_8 .concat [ 1 1 1 1], L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0;
LS_0x559a6c34d790_0_12 .concat [ 1 1 1 1], L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0, L_0x559a6c34d6f0;
L_0x559a6c34d790 .concat [ 4 4 4 4], LS_0x559a6c34d790_0_0, LS_0x559a6c34d790_0_4, LS_0x559a6c34d790_0_8, LS_0x559a6c34d790_0_12;
L_0x559a6c34dc30 .concat [ 16 16 0 0], L_0x559a6c34dd20, L_0x559a6c34d790;
S_0x559a6c336c20 .scope module, "srcbmux" "mux2" 10 39, 16 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 32 "result"
P_0x559a6c336df0 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x559a6c336f60_0 .net "A", 31 0, L_0x559a6c34cf70;  alias, 1 drivers
v0x559a6c337070_0 .net "B", 31 0, L_0x559a6c34dc30;  alias, 1 drivers
v0x559a6c337180_0 .net "result", 31 0, L_0x559a6c34de10;  alias, 1 drivers
v0x559a6c337220_0 .net "selector", 0 0, L_0x559a6c33b310;  alias, 1 drivers
L_0x559a6c34de10 .functor MUXZ 32, L_0x559a6c34dc30, L_0x559a6c34cf70, L_0x559a6c33b310, C4<>;
S_0x559a6c337390 .scope module, "wrmux" "mux2" 10 34, 16 1 0, S_0x559a6c3300f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A"
    .port_info 1 /INPUT 5 "B"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /OUTPUT 5 "result"
P_0x559a6c337560 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000000101>;
v0x559a6c337670_0 .net "A", 4 0, L_0x559a6c34d430;  1 drivers
v0x559a6c337770_0 .net "B", 4 0, L_0x559a6c34d560;  1 drivers
v0x559a6c337850_0 .net "result", 4 0, L_0x559a6c34d390;  alias, 1 drivers
v0x559a6c337950_0 .net "selector", 0 0, L_0x559a6c33b270;  alias, 1 drivers
L_0x559a6c34d390 .functor MUXZ 5, L_0x559a6c34d560, L_0x559a6c34d430, L_0x559a6c33b270, C4<>;
    .scope S_0x559a6c32e880;
T_0 ;
    %wait E_0x559a6c315b30;
    %load/vec4 v0x559a6c32f1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x559a6c32eea0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x559a6c32e2e0;
T_1 ;
    %wait E_0x559a6c2deb10;
    %load/vec4 v0x559a6c32e660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x559a6c32e740_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x559a6c32e560_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x559a6c333ea0;
T_2 ;
    %wait E_0x559a6c334140;
    %load/vec4 v0x559a6c334480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x559a6c334380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x559a6c3342b0_0;
    %assign/vec4 v0x559a6c334380_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x559a6c334cf0;
T_3 ;
    %wait E_0x559a6c2de4f0;
    %load/vec4 v0x559a6c336450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x559a6c336390_0;
    %load/vec4 v0x559a6c3362b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559a6c336210, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x559a6c330590;
T_4 ;
    %wait E_0x559a6c315b70;
    %load/vec4 v0x559a6c330970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x559a6c330870_0;
    %load/vec4 v0x559a6c330a80_0;
    %and;
    %store/vec4 v0x559a6c330b40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a6c330c20_0, 0, 1;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x559a6c330870_0;
    %load/vec4 v0x559a6c330a80_0;
    %or;
    %store/vec4 v0x559a6c330b40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a6c330c20_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x559a6c330dd0;
T_5 ;
    %wait E_0x559a6c315b70;
    %load/vec4 v0x559a6c331130_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x559a6c331040_0;
    %load/vec4 v0x559a6c3311d0_0;
    %add;
    %store/vec4 v0x559a6c3312d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a6c331390_0, 0, 1;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x559a6c331040_0;
    %load/vec4 v0x559a6c3311d0_0;
    %sub;
    %store/vec4 v0x559a6c3312d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a6c331390_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x559a6c3311d0_0;
    %load/vec4 v0x559a6c331040_0;
    %cmp/u;
    %jmp/0xz  T_5.4, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x559a6c3312d0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x559a6c3312d0_0, 0, 32;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x559a6c331390_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x559a6c32d870;
T_6 ;
    %vpi_call 5 8 "$readmemh", "memfile.dat", v0x559a6c32da60 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x559a6c308b30;
T_7 ;
    %wait E_0x559a6c2de4f0;
    %load/vec4 v0x559a6c32d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x559a6c32d630_0;
    %load/vec4 v0x559a6c32d3b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x559a6c30b630, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x559a6c30dc00;
T_8 ;
    %vpi_call 2 16 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x559a6c30dc00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a6c33b000_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a6c33b000_0, 0;
    %delay 300, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x559a6c30dc00;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x559a6c33ade0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x559a6c33ade0_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x559a6c30dc00;
T_10 ;
    %wait E_0x559a6c2de730;
    %load/vec4 v0x559a6c33af60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x559a6c33aea0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x559a6c33b130_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x559a6c33aea0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./top.v";
    "./dmem.v";
    "./imem.v";
    "./mips.v";
    "./controller.v";
    "./aludec.v";
    "./maindec.v";
    "./datapath.v";
    "./alu.v";
    "./logic.v";
    "./aritmetica.v";
    "./sl2.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./signext.v";
