\doxysubsubsubsection{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}
\hypertarget{group___peripheral___registers___bits___definition}{}\label{group___peripheral___registers___bits___definition}\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{ADC\+\_\+\+SR\+\_\+\+OVR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\+\_\+\+CR2\+\_\+\+DDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\+\_\+\+CR2\+\_\+\+EOCS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000001\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+E00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00038000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x38000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{ADC\+\_\+\+CSR\+\_\+\+AWD1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{ADC\+\_\+\+CSR\+\_\+\+EOC1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\+\_\+\+CSR\+\_\+\+JEOC1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{ADC\+\_\+\+CSR\+\_\+\+STRT1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}{ADC\+\_\+\+CSR\+\_\+\+DOVR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{ADC\+\_\+\+CSR\+\_\+\+AWD2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{ADC\+\_\+\+CSR\+\_\+\+EOC2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\+\_\+\+CSR\+\_\+\+JEOC2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{ADC\+\_\+\+CSR\+\_\+\+JSTRT2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{ADC\+\_\+\+CSR\+\_\+\+STRT2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}{ADC\+\_\+\+CSR\+\_\+\+DOVR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{ADC\+\_\+\+CSR\+\_\+\+AWD3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{ADC\+\_\+\+CSR\+\_\+\+EOC3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\+\_\+\+CSR\+\_\+\+JEOC3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{ADC\+\_\+\+CSR\+\_\+\+JSTRT3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{ADC\+\_\+\+CSR\+\_\+\+STRT3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}{ADC\+\_\+\+CSR\+\_\+\+DOVR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\+\_\+\+CCR\+\_\+\+MULTI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\+\_\+\+CCR\+\_\+\+DDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\+\_\+\+CCR\+\_\+\+VBATE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{ADC\+\_\+\+CDR\+\_\+\+DATA1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{ADC\+\_\+\+CDR\+\_\+\+DATA2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+E000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00600000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}{DMA\+\_\+\+Sx\+NDT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{DMA\+\_\+\+Sx\+NDT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{DMA\+\_\+\+Sx\+NDT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{DMA\+\_\+\+Sx\+NDT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{DMA\+\_\+\+Sx\+NDT\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{DMA\+\_\+\+Sx\+NDT\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{DMA\+\_\+\+Sx\+NDT\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{DMA\+\_\+\+Sx\+NDT\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{DMA\+\_\+\+Sx\+NDT\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{DMA\+\_\+\+Sx\+NDT\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{DMA\+\_\+\+Sx\+NDT\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{DMA\+\_\+\+Sx\+NDT\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{DMA\+\_\+\+Sx\+NDT\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{DMA\+\_\+\+Sx\+NDT\+\_\+12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{DMA\+\_\+\+Sx\+NDT\+\_\+13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{DMA\+\_\+\+Sx\+NDT\+\_\+14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{DMA\+\_\+\+Sx\+NDT\+\_\+15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}{DMA\+\_\+\+LISR\+\_\+\+HTIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}{DMA\+\_\+\+LISR\+\_\+\+TEIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}{DMA\+\_\+\+LISR\+\_\+\+FEIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}{DMA\+\_\+\+LISR\+\_\+\+TCIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}{DMA\+\_\+\+LISR\+\_\+\+HTIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}{DMA\+\_\+\+LISR\+\_\+\+TEIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}{DMA\+\_\+\+LISR\+\_\+\+FEIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}{DMA\+\_\+\+LISR\+\_\+\+TCIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}{DMA\+\_\+\+LISR\+\_\+\+HTIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}{DMA\+\_\+\+LISR\+\_\+\+TEIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}{DMA\+\_\+\+LISR\+\_\+\+FEIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}{DMA\+\_\+\+LISR\+\_\+\+TCIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}{DMA\+\_\+\+LISR\+\_\+\+HTIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}{DMA\+\_\+\+LISR\+\_\+\+TEIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}{DMA\+\_\+\+LISR\+\_\+\+FEIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}{DMA\+\_\+\+HISR\+\_\+\+TCIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}{DMA\+\_\+\+HISR\+\_\+\+HTIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}{DMA\+\_\+\+HISR\+\_\+\+TEIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}{DMA\+\_\+\+HISR\+\_\+\+FEIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}{DMA\+\_\+\+HISR\+\_\+\+TCIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}{DMA\+\_\+\+HISR\+\_\+\+HTIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}{DMA\+\_\+\+HISR\+\_\+\+TEIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}{DMA\+\_\+\+HISR\+\_\+\+FEIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}{DMA\+\_\+\+HISR\+\_\+\+TCIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}{DMA\+\_\+\+HISR\+\_\+\+HTIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}{DMA\+\_\+\+HISR\+\_\+\+TEIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}{DMA\+\_\+\+HISR\+\_\+\+FEIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}{DMA\+\_\+\+HISR\+\_\+\+TCIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}{DMA\+\_\+\+HISR\+\_\+\+HTIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}{DMA\+\_\+\+HISR\+\_\+\+TEIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}{DMA\+\_\+\+HISR\+\_\+\+FEIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000005)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}{FLASH\+\_\+\+ACR\+\_\+\+ICEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}{FLASH\+\_\+\+ACR\+\_\+\+DCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}{FLASH\+\_\+\+ACR\+\_\+\+ICRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}{FLASH\+\_\+\+ACR\+\_\+\+DCRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}{FLASH\+\_\+\+SR\+\_\+\+EOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}{FLASH\+\_\+\+SR\+\_\+\+SOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}{FLASH\+\_\+\+SR\+\_\+\+WRPERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}{FLASH\+\_\+\+SR\+\_\+\+PGAERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}{FLASH\+\_\+\+SR\+\_\+\+PGPERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}{FLASH\+\_\+\+SR\+\_\+\+PGSERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}{FLASH\+\_\+\+SR\+\_\+\+BSY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}{FLASH\+\_\+\+CR\+\_\+\+PG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}{FLASH\+\_\+\+CR\+\_\+\+SER}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}{FLASH\+\_\+\+CR\+\_\+\+MER}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}{FLASH\+\_\+\+CR\+\_\+\+SNB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}{FLASH\+\_\+\+CR\+\_\+\+PSIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}{FLASH\+\_\+\+CR\+\_\+\+STRT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}{FLASH\+\_\+\+CR\+\_\+\+EOPIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}{FLASH\+\_\+\+CR\+\_\+\+LOCK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}{GPIO\+\_\+\+MODER\+\_\+\+MODER0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}{GPIO\+\_\+\+MODER\+\_\+\+MODER1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}{GPIO\+\_\+\+MODER\+\_\+\+MODER2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}{GPIO\+\_\+\+MODER\+\_\+\+MODER3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}{GPIO\+\_\+\+MODER\+\_\+\+MODER4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}{GPIO\+\_\+\+MODER\+\_\+\+MODER5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}{GPIO\+\_\+\+MODER\+\_\+\+MODER6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}{GPIO\+\_\+\+MODER\+\_\+\+MODER8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}{GPIO\+\_\+\+MODER\+\_\+\+MODER9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}{GPIO\+\_\+\+MODER\+\_\+\+MODER10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}{GPIO\+\_\+\+MODER\+\_\+\+MODER11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}{GPIO\+\_\+\+MODER\+\_\+\+MODER12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}{GPIO\+\_\+\+MODER\+\_\+\+MODER13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}{GPIO\+\_\+\+MODER\+\_\+\+MODER14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}{GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}{GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd}{GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e}{GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}{GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}{GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FE)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795}{I2\+C\+\_\+\+FLTR\+\_\+\+DNF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32}{I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\+\_\+\+CR\+\_\+\+FPDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}{PWR\+\_\+\+CR\+\_\+\+LPLVDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}{PWR\+\_\+\+CR\+\_\+\+MRLVDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga977b89f2739e32b704194a6995d3d33d}{PWR\+\_\+\+CR\+\_\+\+ADCDC1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3093c26b256c965cebec3b2e388a3b4}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}{PWR\+\_\+\+CR\+\_\+\+PMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\+\_\+\+CSR\+\_\+\+BRR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\+\_\+\+CSR\+\_\+\+BRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}{PWR\+\_\+\+CSR\+\_\+\+REGRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}{RCC\+\_\+\+CR\+\_\+\+HSITRIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F8)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FC0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000090)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+B0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+D0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+A000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00600000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x38000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}{RCC\+\_\+\+CIR\+\_\+\+CSSF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}{RCC\+\_\+\+CIR\+\_\+\+CSSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee817715d402e9c41037a29e99e916c}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM3\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}{RCC\+\_\+\+BDCR\+\_\+\+LSEON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}{RCC\+\_\+\+BDCR\+\_\+\+BDRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}{RCC\+\_\+\+CSR\+\_\+\+LSION}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}{RCC\+\_\+\+CSR\+\_\+\+RMVF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}{RCC\+\_\+\+CSR\+\_\+\+PADRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}{RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFFE000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FC0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x70000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}{RTC\+\_\+\+TR\+\_\+\+PM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}{RTC\+\_\+\+TR\+\_\+\+HT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}{RTC\+\_\+\+TR\+\_\+\+HU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}{RTC\+\_\+\+TR\+\_\+\+MNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}{RTC\+\_\+\+TR\+\_\+\+MNU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}{RTC\+\_\+\+TR\+\_\+\+ST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}{RTC\+\_\+\+TR\+\_\+\+SU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}{RTC\+\_\+\+DR\+\_\+\+YT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}{RTC\+\_\+\+DR\+\_\+\+YU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}{RTC\+\_\+\+DR\+\_\+\+WDU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}{RTC\+\_\+\+DR\+\_\+\+MT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}{RTC\+\_\+\+DR\+\_\+\+MU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}{RTC\+\_\+\+DR\+\_\+\+DT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}{RTC\+\_\+\+DR\+\_\+\+DU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}{RTC\+\_\+\+CR\+\_\+\+COE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}{RTC\+\_\+\+CR\+\_\+\+OSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00600000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}{RTC\+\_\+\+CR\+\_\+\+POL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}{RTC\+\_\+\+CR\+\_\+\+COSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}{RTC\+\_\+\+CR\+\_\+\+BCK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}{RTC\+\_\+\+CR\+\_\+\+SUB1H}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}{RTC\+\_\+\+CR\+\_\+\+ADD1H}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}{RTC\+\_\+\+CR\+\_\+\+TSIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}{RTC\+\_\+\+CR\+\_\+\+WUTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}{RTC\+\_\+\+CR\+\_\+\+ALRBIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}{RTC\+\_\+\+CR\+\_\+\+ALRAIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}{RTC\+\_\+\+CR\+\_\+\+TSE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}{RTC\+\_\+\+CR\+\_\+\+WUTE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}{RTC\+\_\+\+CR\+\_\+\+ALRBE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}{RTC\+\_\+\+CR\+\_\+\+ALRAE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}{RTC\+\_\+\+CR\+\_\+\+DCE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}{RTC\+\_\+\+CR\+\_\+\+FMT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}{RTC\+\_\+\+CR\+\_\+\+REFCKON}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}{RTC\+\_\+\+CR\+\_\+\+TSEDGE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}{RTC\+\_\+\+ISR\+\_\+\+RECALPF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}{RTC\+\_\+\+ISR\+\_\+\+TAMP1F}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}{RTC\+\_\+\+ISR\+\_\+\+TAMP2F}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}{RTC\+\_\+\+ISR\+\_\+\+TSOVF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}{RTC\+\_\+\+ISR\+\_\+\+TSF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}{RTC\+\_\+\+ISR\+\_\+\+WUTF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}{RTC\+\_\+\+ISR\+\_\+\+ALRBF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}{RTC\+\_\+\+ISR\+\_\+\+ALRAF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}{RTC\+\_\+\+ISR\+\_\+\+INIT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}{RTC\+\_\+\+ISR\+\_\+\+INITF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}{RTC\+\_\+\+ISR\+\_\+\+RSF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}{RTC\+\_\+\+ISR\+\_\+\+INITS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}{RTC\+\_\+\+ISR\+\_\+\+SHPF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}{RTC\+\_\+\+ISR\+\_\+\+WUTWF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x007\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}{RTC\+\_\+\+WUTR\+\_\+\+WUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}{RTC\+\_\+\+CALIBR\+\_\+\+DCS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}{RTC\+\_\+\+CALIBR\+\_\+\+DC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}{RTC\+\_\+\+ALRMAR\+\_\+\+DT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}{RTC\+\_\+\+ALRMAR\+\_\+\+DU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}{RTC\+\_\+\+ALRMAR\+\_\+\+PM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}{RTC\+\_\+\+ALRMAR\+\_\+\+HT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}{RTC\+\_\+\+ALRMAR\+\_\+\+HU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}{RTC\+\_\+\+ALRMAR\+\_\+\+SU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}{RTC\+\_\+\+ALRMBR\+\_\+\+DT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}{RTC\+\_\+\+ALRMBR\+\_\+\+DU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}{RTC\+\_\+\+ALRMBR\+\_\+\+PM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}{RTC\+\_\+\+ALRMBR\+\_\+\+HT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}{RTC\+\_\+\+ALRMBR\+\_\+\+HU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}{RTC\+\_\+\+ALRMBR\+\_\+\+SU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}{RTC\+\_\+\+WPR\+\_\+\+KEY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}{RTC\+\_\+\+SSR\+\_\+\+SS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}{RTC\+\_\+\+TSTR\+\_\+\+PM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}{RTC\+\_\+\+TSTR\+\_\+\+HT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}{RTC\+\_\+\+TSTR\+\_\+\+HU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}{RTC\+\_\+\+TSTR\+\_\+\+MNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}{RTC\+\_\+\+TSTR\+\_\+\+MNU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}{RTC\+\_\+\+TSTR\+\_\+\+ST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}{RTC\+\_\+\+TSTR\+\_\+\+SU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}{RTC\+\_\+\+TSDR\+\_\+\+WDU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}{RTC\+\_\+\+TSDR\+\_\+\+MT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}{RTC\+\_\+\+TSDR\+\_\+\+MU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}{RTC\+\_\+\+TSDR\+\_\+\+DT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}{RTC\+\_\+\+TSDR\+\_\+\+DU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}{RTC\+\_\+\+TSSSR\+\_\+\+SS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}{RTC\+\_\+\+CALR\+\_\+\+CALP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}{RTC\+\_\+\+CALR\+\_\+\+CALW8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}{RTC\+\_\+\+CALR\+\_\+\+CALW16}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}{RTC\+\_\+\+CALR\+\_\+\+CALM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000001\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00006000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}{RTC\+\_\+\+BKP0R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}{RTC\+\_\+\+BKP1R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}{RTC\+\_\+\+BKP2R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}{RTC\+\_\+\+BKP3R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}{RTC\+\_\+\+BKP4R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}{RTC\+\_\+\+BKP5R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}{RTC\+\_\+\+BKP6R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}{RTC\+\_\+\+BKP7R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}{RTC\+\_\+\+BKP8R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}{RTC\+\_\+\+BKP9R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}{RTC\+\_\+\+BKP10R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}{RTC\+\_\+\+BKP11R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}{RTC\+\_\+\+BKP12R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}{RTC\+\_\+\+BKP13R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}{RTC\+\_\+\+BKP14R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}{RTC\+\_\+\+BKP15R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}{RTC\+\_\+\+BKP16R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}{RTC\+\_\+\+BKP17R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}{RTC\+\_\+\+BKP18R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}{RTC\+\_\+\+BKP19R}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{SDIO\+\_\+\+ARG\+\_\+\+CMDARG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x003F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{SDIO\+\_\+\+CMD\+\_\+\+WAITINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{SDIO\+\_\+\+CMD\+\_\+\+NIEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{SDIO\+\_\+\+STA\+\_\+\+RXOVERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{SDIO\+\_\+\+STA\+\_\+\+CMDREND}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{SDIO\+\_\+\+STA\+\_\+\+CMDSENT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{SDIO\+\_\+\+STA\+\_\+\+DATAEND}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{SDIO\+\_\+\+STA\+\_\+\+STBITERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{SDIO\+\_\+\+STA\+\_\+\+DBCKEND}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{SDIO\+\_\+\+STA\+\_\+\+CMDACT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{SDIO\+\_\+\+STA\+\_\+\+TXACT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{SDIO\+\_\+\+STA\+\_\+\+RXACT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{SDIO\+\_\+\+STA\+\_\+\+TXDAVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{SDIO\+\_\+\+STA\+\_\+\+RXDAVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{SDIO\+\_\+\+STA\+\_\+\+SDIOIT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{SDIO\+\_\+\+STA\+\_\+\+CEATAEND}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e}{SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration ~\newline
 \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0060)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000C)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+F00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}{WWDG\+\_\+\+CR\+\_\+\+T0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}{WWDG\+\_\+\+CR\+\_\+\+T1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}{WWDG\+\_\+\+CR\+\_\+\+T2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}{WWDG\+\_\+\+CR\+\_\+\+T3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}{WWDG\+\_\+\+CR\+\_\+\+T4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}{WWDG\+\_\+\+CR\+\_\+\+T5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}{WWDG\+\_\+\+CR\+\_\+\+T6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}{WWDG\+\_\+\+CFR\+\_\+\+W0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}{WWDG\+\_\+\+CFR\+\_\+\+W1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}{WWDG\+\_\+\+CFR\+\_\+\+W2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}{WWDG\+\_\+\+CFR\+\_\+\+W3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}{WWDG\+\_\+\+CFR\+\_\+\+W4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}{WWDG\+\_\+\+CFR\+\_\+\+W5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}{WWDG\+\_\+\+CFR\+\_\+\+W6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0180)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+F0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000006)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x003\+FFF00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001E)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+C0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00018000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{USB\+\_\+\+OTG\+\_\+\+CHNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{USB\+\_\+\+OTG\+\_\+\+CHNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{USB\+\_\+\+OTG\+\_\+\+BCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{USB\+\_\+\+OTG\+\_\+\+BCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FF0)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{USB\+\_\+\+OTG\+\_\+\+DPID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00018000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{USB\+\_\+\+OTG\+\_\+\+DPID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00018000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{USB\+\_\+\+OTG\+\_\+\+PKTSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{USB\+\_\+\+OTG\+\_\+\+PKTSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+E0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{USB\+\_\+\+OTG\+\_\+\+EPNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{USB\+\_\+\+OTG\+\_\+\+EPNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{USB\+\_\+\+OTG\+\_\+\+FRMNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{USB\+\_\+\+OTG\+\_\+\+FRMNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+E00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{USB\+\_\+\+OTG\+\_\+\+NPTXFD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+FFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7\+F000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FC)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03\+FE0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001\+E000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00060000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03\+C00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FC00000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000007F)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003\+F80)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FF80000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x60000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FF80000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x60000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FF)            /\texorpdfstring{$\ast$}{*}!$<$ Maximum packet size \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007\+FFFF)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FF80000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x60000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}}~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}\label{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_ADCPRE@{ADC\_CCR\_ADCPRE}}
\index{ADC\_CCR\_ADCPRE@{ADC\_CCR\_ADCPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_ADCPRE}{ADC\_CCR\_ADCPRE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ADCPRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)}

ADCPRE\mbox{[}1\+:0\mbox{]} bits (ADC prescaler) \Hypertarget{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}\label{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_ADCPRE\_0@{ADC\_CCR\_ADCPRE\_0}}
\index{ADC\_CCR\_ADCPRE\_0@{ADC\_CCR\_ADCPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_ADCPRE\_0}{ADC\_CCR\_ADCPRE\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}\label{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_ADCPRE\_1@{ADC\_CCR\_ADCPRE\_1}}
\index{ADC\_CCR\_ADCPRE\_1@{ADC\_CCR\_ADCPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_ADCPRE\_1}{ADC\_CCR\_ADCPRE\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}\label{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DDS@{ADC\_CCR\_DDS}}
\index{ADC\_CCR\_DDS@{ADC\_CCR\_DDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DDS}{ADC\_CCR\_DDS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

DMA disable selection (Multi-\/\+ADC mode) \Hypertarget{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}\label{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY@{ADC\_CCR\_DELAY}}
\index{ADC\_CCR\_DELAY@{ADC\_CCR\_DELAY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DELAY}{ADC\_CCR\_DELAY}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

DELAY\mbox{[}3\+:0\mbox{]} bits (Delay between 2 sampling phases) \Hypertarget{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}\label{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_0@{ADC\_CCR\_DELAY\_0}}
\index{ADC\_CCR\_DELAY\_0@{ADC\_CCR\_DELAY\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DELAY\_0}{ADC\_CCR\_DELAY\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}\label{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_1@{ADC\_CCR\_DELAY\_1}}
\index{ADC\_CCR\_DELAY\_1@{ADC\_CCR\_DELAY\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DELAY\_1}{ADC\_CCR\_DELAY\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}\label{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_2@{ADC\_CCR\_DELAY\_2}}
\index{ADC\_CCR\_DELAY\_2@{ADC\_CCR\_DELAY\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DELAY\_2}{ADC\_CCR\_DELAY\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}\label{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DELAY\_3@{ADC\_CCR\_DELAY\_3}}
\index{ADC\_CCR\_DELAY\_3@{ADC\_CCR\_DELAY\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DELAY\_3}{ADC\_CCR\_DELAY\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}\label{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DMA@{ADC\_CCR\_DMA}}
\index{ADC\_CCR\_DMA@{ADC\_CCR\_DMA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DMA}{ADC\_CCR\_DMA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DMA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

DMA\mbox{[}1\+:0\mbox{]} bits (Direct Memory Access mode for multimode) \Hypertarget{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}\label{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DMA\_0@{ADC\_CCR\_DMA\_0}}
\index{ADC\_CCR\_DMA\_0@{ADC\_CCR\_DMA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DMA\_0}{ADC\_CCR\_DMA\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}\label{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_DMA\_1@{ADC\_CCR\_DMA\_1}}
\index{ADC\_CCR\_DMA\_1@{ADC\_CCR\_DMA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_DMA\_1}{ADC\_CCR\_DMA\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}\label{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI@{ADC\_CCR\_MULTI}}
\index{ADC\_CCR\_MULTI@{ADC\_CCR\_MULTI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_MULTI}{ADC\_CCR\_MULTI}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

MULTI\mbox{[}4\+:0\mbox{]} bits (Multi-\/\+ADC mode selection) \Hypertarget{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}\label{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_0@{ADC\_CCR\_MULTI\_0}}
\index{ADC\_CCR\_MULTI\_0@{ADC\_CCR\_MULTI\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_MULTI\_0}{ADC\_CCR\_MULTI\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}\label{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_1@{ADC\_CCR\_MULTI\_1}}
\index{ADC\_CCR\_MULTI\_1@{ADC\_CCR\_MULTI\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_MULTI\_1}{ADC\_CCR\_MULTI\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}\label{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_2@{ADC\_CCR\_MULTI\_2}}
\index{ADC\_CCR\_MULTI\_2@{ADC\_CCR\_MULTI\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_MULTI\_2}{ADC\_CCR\_MULTI\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}\label{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_3@{ADC\_CCR\_MULTI\_3}}
\index{ADC\_CCR\_MULTI\_3@{ADC\_CCR\_MULTI\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_MULTI\_3}{ADC\_CCR\_MULTI\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}\label{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_MULTI\_4@{ADC\_CCR\_MULTI\_4}}
\index{ADC\_CCR\_MULTI\_4@{ADC\_CCR\_MULTI\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_MULTI\_4}{ADC\_CCR\_MULTI\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}\label{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_TSVREFE@{ADC\_CCR\_TSVREFE}}
\index{ADC\_CCR\_TSVREFE@{ADC\_CCR\_TSVREFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_TSVREFE}{ADC\_CCR\_TSVREFE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+TSVREFE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Temperature Sensor and VREFINT Enable \Hypertarget{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}\label{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CCR\_VBATE@{ADC\_CCR\_VBATE}}
\index{ADC\_CCR\_VBATE@{ADC\_CCR\_VBATE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CCR\_VBATE}{ADC\_CCR\_VBATE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CCR\+\_\+\+VBATE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

VBAT Enable \Hypertarget{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}\label{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CDR\_DATA1@{ADC\_CDR\_DATA1}}
\index{ADC\_CDR\_DATA1@{ADC\_CDR\_DATA1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CDR\_DATA1}{ADC\_CDR\_DATA1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CDR\+\_\+\+DATA1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

1st data of a pair of regular conversions \Hypertarget{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}\label{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CDR\_DATA2@{ADC\_CDR\_DATA2}}
\index{ADC\_CDR\_DATA2@{ADC\_CDR\_DATA2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CDR\_DATA2}{ADC\_CDR\_DATA2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CDR\+\_\+\+DATA2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

2nd data of a pair of regular conversions \Hypertarget{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}\label{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH@{ADC\_CR1\_AWDCH}}
\index{ADC\_CR1\_AWDCH@{ADC\_CR1\_AWDCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH}{ADC\_CR1\_AWDCH}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

AWDCH\mbox{[}4\+:0\mbox{]} bits (Analog watchdog channel select bits) \Hypertarget{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}\label{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_0@{ADC\_CR1\_AWDCH\_0}}
\index{ADC\_CR1\_AWDCH\_0@{ADC\_CR1\_AWDCH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_0}{ADC\_CR1\_AWDCH\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}\label{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_1@{ADC\_CR1\_AWDCH\_1}}
\index{ADC\_CR1\_AWDCH\_1@{ADC\_CR1\_AWDCH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_1}{ADC\_CR1\_AWDCH\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}\label{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_2@{ADC\_CR1\_AWDCH\_2}}
\index{ADC\_CR1\_AWDCH\_2@{ADC\_CR1\_AWDCH\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_2}{ADC\_CR1\_AWDCH\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}\label{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_3@{ADC\_CR1\_AWDCH\_3}}
\index{ADC\_CR1\_AWDCH\_3@{ADC\_CR1\_AWDCH\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_3}{ADC\_CR1\_AWDCH\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}\label{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDCH\_4@{ADC\_CR1\_AWDCH\_4}}
\index{ADC\_CR1\_AWDCH\_4@{ADC\_CR1\_AWDCH\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDCH\_4}{ADC\_CR1\_AWDCH\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}\label{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDEN@{ADC\_CR1\_AWDEN}}
\index{ADC\_CR1\_AWDEN@{ADC\_CR1\_AWDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDEN}{ADC\_CR1\_AWDEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Analog watchdog enable on regular channels \Hypertarget{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}\label{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDIE@{ADC\_CR1\_AWDIE}}
\index{ADC\_CR1\_AWDIE@{ADC\_CR1\_AWDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDIE}{ADC\_CR1\_AWDIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

AAnalog Watchdog interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}\label{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_AWDSGL@{ADC\_CR1\_AWDSGL}}
\index{ADC\_CR1\_AWDSGL@{ADC\_CR1\_AWDSGL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_AWDSGL}{ADC\_CR1\_AWDSGL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+AWDSGL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Enable the watchdog on a single channel in scan mode \Hypertarget{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}\label{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCEN@{ADC\_CR1\_DISCEN}}
\index{ADC\_CR1\_DISCEN@{ADC\_CR1\_DISCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCEN}{ADC\_CR1\_DISCEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Discontinuous mode on regular channels \Hypertarget{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}\label{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM@{ADC\_CR1\_DISCNUM}}
\index{ADC\_CR1\_DISCNUM@{ADC\_CR1\_DISCNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM}{ADC\_CR1\_DISCNUM}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)}

DISCNUM\mbox{[}2\+:0\mbox{]} bits (Discontinuous mode channel count) \Hypertarget{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}\label{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_0@{ADC\_CR1\_DISCNUM\_0}}
\index{ADC\_CR1\_DISCNUM\_0@{ADC\_CR1\_DISCNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM\_0}{ADC\_CR1\_DISCNUM\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}\label{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_1@{ADC\_CR1\_DISCNUM\_1}}
\index{ADC\_CR1\_DISCNUM\_1@{ADC\_CR1\_DISCNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM\_1}{ADC\_CR1\_DISCNUM\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}\label{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_DISCNUM\_2@{ADC\_CR1\_DISCNUM\_2}}
\index{ADC\_CR1\_DISCNUM\_2@{ADC\_CR1\_DISCNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_DISCNUM\_2}{ADC\_CR1\_DISCNUM\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}\label{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_EOCIE@{ADC\_CR1\_EOCIE}}
\index{ADC\_CR1\_EOCIE@{ADC\_CR1\_EOCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_EOCIE}{ADC\_CR1\_EOCIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+EOCIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Interrupt enable for EOC \Hypertarget{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}\label{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JAUTO@{ADC\_CR1\_JAUTO}}
\index{ADC\_CR1\_JAUTO@{ADC\_CR1\_JAUTO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JAUTO}{ADC\_CR1\_JAUTO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JAUTO~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Automatic injected group conversion \Hypertarget{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}\label{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JAWDEN@{ADC\_CR1\_JAWDEN}}
\index{ADC\_CR1\_JAWDEN@{ADC\_CR1\_JAWDEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JAWDEN}{ADC\_CR1\_JAWDEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JAWDEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Analog watchdog enable on injected channels \Hypertarget{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}\label{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JDISCEN@{ADC\_CR1\_JDISCEN}}
\index{ADC\_CR1\_JDISCEN@{ADC\_CR1\_JDISCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JDISCEN}{ADC\_CR1\_JDISCEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JDISCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Discontinuous mode on injected channels \Hypertarget{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}\label{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_JEOCIE@{ADC\_CR1\_JEOCIE}}
\index{ADC\_CR1\_JEOCIE@{ADC\_CR1\_JEOCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_JEOCIE}{ADC\_CR1\_JEOCIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+JEOCIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Interrupt enable for injected channels \Hypertarget{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}\label{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_OVRIE@{ADC\_CR1\_OVRIE}}
\index{ADC\_CR1\_OVRIE@{ADC\_CR1\_OVRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_OVRIE}{ADC\_CR1\_OVRIE}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+OVRIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

overrun interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}\label{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_RES@{ADC\_CR1\_RES}}
\index{ADC\_CR1\_RES@{ADC\_CR1\_RES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_RES}{ADC\_CR1\_RES}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+RES~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)}

RES\mbox{[}2\+:0\mbox{]} bits (Resolution) \Hypertarget{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}\label{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_RES\_0@{ADC\_CR1\_RES\_0}}
\index{ADC\_CR1\_RES\_0@{ADC\_CR1\_RES\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_RES\_0}{ADC\_CR1\_RES\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}\label{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_RES\_1@{ADC\_CR1\_RES\_1}}
\index{ADC\_CR1\_RES\_1@{ADC\_CR1\_RES\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_RES\_1}{ADC\_CR1\_RES\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}\label{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR1\_SCAN@{ADC\_CR1\_SCAN}}
\index{ADC\_CR1\_SCAN@{ADC\_CR1\_SCAN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR1\_SCAN}{ADC\_CR1\_SCAN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR1\+\_\+\+SCAN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Scan mode \Hypertarget{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}\label{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_ADON@{ADC\_CR2\_ADON}}
\index{ADC\_CR2\_ADON@{ADC\_CR2\_ADON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_ADON}{ADC\_CR2\_ADON}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+ADON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

A/D Converter ON / OFF \Hypertarget{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}\label{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_ALIGN@{ADC\_CR2\_ALIGN}}
\index{ADC\_CR2\_ALIGN@{ADC\_CR2\_ALIGN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_ALIGN}{ADC\_CR2\_ALIGN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+ALIGN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Data Alignment \Hypertarget{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}\label{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_CONT@{ADC\_CR2\_CONT}}
\index{ADC\_CR2\_CONT@{ADC\_CR2\_CONT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_CONT}{ADC\_CR2\_CONT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+CONT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Continuous Conversion \Hypertarget{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}\label{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_DDS@{ADC\_CR2\_DDS}}
\index{ADC\_CR2\_DDS@{ADC\_CR2\_DDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_DDS}{ADC\_CR2\_DDS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

DMA disable selection (Single ADC) \Hypertarget{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}\label{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_DMA@{ADC\_CR2\_DMA}}
\index{ADC\_CR2\_DMA@{ADC\_CR2\_DMA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_DMA}{ADC\_CR2\_DMA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+DMA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Direct Memory access mode \Hypertarget{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}\label{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EOCS@{ADC\_CR2\_EOCS}}
\index{ADC\_CR2\_EOCS@{ADC\_CR2\_EOCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EOCS}{ADC\_CR2\_EOCS}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EOCS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

End of conversion selection \Hypertarget{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}\label{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTEN@{ADC\_CR2\_EXTEN}}
\index{ADC\_CR2\_EXTEN@{ADC\_CR2\_EXTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTEN}{ADC\_CR2\_EXTEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)}

EXTEN\mbox{[}1\+:0\mbox{]} bits (External Trigger Conversion mode for regular channelsp) \Hypertarget{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}\label{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTEN\_0@{ADC\_CR2\_EXTEN\_0}}
\index{ADC\_CR2\_EXTEN\_0@{ADC\_CR2\_EXTEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTEN\_0}{ADC\_CR2\_EXTEN\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}\label{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTEN\_1@{ADC\_CR2\_EXTEN\_1}}
\index{ADC\_CR2\_EXTEN\_1@{ADC\_CR2\_EXTEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTEN\_1}{ADC\_CR2\_EXTEN\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}\label{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL@{ADC\_CR2\_EXTSEL}}
\index{ADC\_CR2\_EXTSEL@{ADC\_CR2\_EXTSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL}{ADC\_CR2\_EXTSEL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)}

EXTSEL\mbox{[}3\+:0\mbox{]} bits (External Event Select for regular group) \Hypertarget{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}\label{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_0@{ADC\_CR2\_EXTSEL\_0}}
\index{ADC\_CR2\_EXTSEL\_0@{ADC\_CR2\_EXTSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_0}{ADC\_CR2\_EXTSEL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}\label{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_1@{ADC\_CR2\_EXTSEL\_1}}
\index{ADC\_CR2\_EXTSEL\_1@{ADC\_CR2\_EXTSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_1}{ADC\_CR2\_EXTSEL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}\label{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_2@{ADC\_CR2\_EXTSEL\_2}}
\index{ADC\_CR2\_EXTSEL\_2@{ADC\_CR2\_EXTSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_2}{ADC\_CR2\_EXTSEL\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}\label{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_EXTSEL\_3@{ADC\_CR2\_EXTSEL\_3}}
\index{ADC\_CR2\_EXTSEL\_3@{ADC\_CR2\_EXTSEL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_EXTSEL\_3}{ADC\_CR2\_EXTSEL\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}\label{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTEN@{ADC\_CR2\_JEXTEN}}
\index{ADC\_CR2\_JEXTEN@{ADC\_CR2\_JEXTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTEN}{ADC\_CR2\_JEXTEN}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

JEXTEN\mbox{[}1\+:0\mbox{]} bits (External Trigger Conversion mode for injected channelsp) \Hypertarget{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}\label{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTEN\_0@{ADC\_CR2\_JEXTEN\_0}}
\index{ADC\_CR2\_JEXTEN\_0@{ADC\_CR2\_JEXTEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTEN\_0}{ADC\_CR2\_JEXTEN\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}\label{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTEN\_1@{ADC\_CR2\_JEXTEN\_1}}
\index{ADC\_CR2\_JEXTEN\_1@{ADC\_CR2\_JEXTEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTEN\_1}{ADC\_CR2\_JEXTEN\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}\label{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL@{ADC\_CR2\_JEXTSEL}}
\index{ADC\_CR2\_JEXTSEL@{ADC\_CR2\_JEXTSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL}{ADC\_CR2\_JEXTSEL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)}

JEXTSEL\mbox{[}3\+:0\mbox{]} bits (External event select for injected group) \Hypertarget{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}\label{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_0@{ADC\_CR2\_JEXTSEL\_0}}
\index{ADC\_CR2\_JEXTSEL\_0@{ADC\_CR2\_JEXTSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_0}{ADC\_CR2\_JEXTSEL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}\label{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_1@{ADC\_CR2\_JEXTSEL\_1}}
\index{ADC\_CR2\_JEXTSEL\_1@{ADC\_CR2\_JEXTSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_1}{ADC\_CR2\_JEXTSEL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}\label{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_2@{ADC\_CR2\_JEXTSEL\_2}}
\index{ADC\_CR2\_JEXTSEL\_2@{ADC\_CR2\_JEXTSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_2}{ADC\_CR2\_JEXTSEL\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}\label{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JEXTSEL\_3@{ADC\_CR2\_JEXTSEL\_3}}
\index{ADC\_CR2\_JEXTSEL\_3@{ADC\_CR2\_JEXTSEL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JEXTSEL\_3}{ADC\_CR2\_JEXTSEL\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}\label{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_JSWSTART@{ADC\_CR2\_JSWSTART}}
\index{ADC\_CR2\_JSWSTART@{ADC\_CR2\_JSWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_JSWSTART}{ADC\_CR2\_JSWSTART}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+JSWSTART~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Start Conversion of injected channels \Hypertarget{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}\label{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CR2\_SWSTART@{ADC\_CR2\_SWSTART}}
\index{ADC\_CR2\_SWSTART@{ADC\_CR2\_SWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CR2\_SWSTART}{ADC\_CR2\_SWSTART}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CR2\+\_\+\+SWSTART~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Start Conversion of regular channels \Hypertarget{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}\label{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_AWD1@{ADC\_CSR\_AWD1}}
\index{ADC\_CSR\_AWD1@{ADC\_CSR\_AWD1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_AWD1}{ADC\_CSR\_AWD1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+AWD1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

ADC1 Analog watchdog flag \Hypertarget{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}\label{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_AWD2@{ADC\_CSR\_AWD2}}
\index{ADC\_CSR\_AWD2@{ADC\_CSR\_AWD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_AWD2}{ADC\_CSR\_AWD2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+AWD2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

ADC2 Analog watchdog flag \Hypertarget{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}\label{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_AWD3@{ADC\_CSR\_AWD3}}
\index{ADC\_CSR\_AWD3@{ADC\_CSR\_AWD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_AWD3}{ADC\_CSR\_AWD3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+AWD3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

ADC3 Analog watchdog flag \Hypertarget{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a}\label{group___peripheral___registers___bits___definition_ga321ed2ccdf98d3a3307947056a8c401a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_DOVR1@{ADC\_CSR\_DOVR1}}
\index{ADC\_CSR\_DOVR1@{ADC\_CSR\_DOVR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_DOVR1}{ADC\_CSR\_DOVR1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+DOVR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

ADC1 DMA overrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35}\label{group___peripheral___registers___bits___definition_ga00e2a30df5568b5663e9f016743b3a35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_DOVR2@{ADC\_CSR\_DOVR2}}
\index{ADC\_CSR\_DOVR2@{ADC\_CSR\_DOVR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_DOVR2}{ADC\_CSR\_DOVR2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+DOVR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

ADC2 DMA overrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c}\label{group___peripheral___registers___bits___definition_ga396513974cf26f2a4aa0f36e755e227c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_DOVR3@{ADC\_CSR\_DOVR3}}
\index{ADC\_CSR\_DOVR3@{ADC\_CSR\_DOVR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_DOVR3}{ADC\_CSR\_DOVR3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+DOVR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

ADC3 DMA overrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}\label{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_EOC1@{ADC\_CSR\_EOC1}}
\index{ADC\_CSR\_EOC1@{ADC\_CSR\_EOC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_EOC1}{ADC\_CSR\_EOC1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+EOC1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

ADC1 End of conversion \Hypertarget{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}\label{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_EOC2@{ADC\_CSR\_EOC2}}
\index{ADC\_CSR\_EOC2@{ADC\_CSR\_EOC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_EOC2}{ADC\_CSR\_EOC2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+EOC2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

ADC2 End of conversion \Hypertarget{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}\label{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_EOC3@{ADC\_CSR\_EOC3}}
\index{ADC\_CSR\_EOC3@{ADC\_CSR\_EOC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_EOC3}{ADC\_CSR\_EOC3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+EOC3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

ADC3 End of conversion \Hypertarget{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}\label{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JEOC1@{ADC\_CSR\_JEOC1}}
\index{ADC\_CSR\_JEOC1@{ADC\_CSR\_JEOC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_JEOC1}{ADC\_CSR\_JEOC1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JEOC1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

ADC1 Injected channel end of conversion \Hypertarget{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}\label{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JEOC2@{ADC\_CSR\_JEOC2}}
\index{ADC\_CSR\_JEOC2@{ADC\_CSR\_JEOC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_JEOC2}{ADC\_CSR\_JEOC2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JEOC2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

ADC2 Injected channel end of conversion \Hypertarget{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}\label{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JEOC3@{ADC\_CSR\_JEOC3}}
\index{ADC\_CSR\_JEOC3@{ADC\_CSR\_JEOC3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_JEOC3}{ADC\_CSR\_JEOC3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JEOC3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

ADC3 Injected channel end of conversion \Hypertarget{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}\label{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JSTRT1@{ADC\_CSR\_JSTRT1}}
\index{ADC\_CSR\_JSTRT1@{ADC\_CSR\_JSTRT1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_JSTRT1}{ADC\_CSR\_JSTRT1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JSTRT1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

ADC1 Injected channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}\label{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JSTRT2@{ADC\_CSR\_JSTRT2}}
\index{ADC\_CSR\_JSTRT2@{ADC\_CSR\_JSTRT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_JSTRT2}{ADC\_CSR\_JSTRT2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JSTRT2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

ADC2 Injected channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}\label{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_JSTRT3@{ADC\_CSR\_JSTRT3}}
\index{ADC\_CSR\_JSTRT3@{ADC\_CSR\_JSTRT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_JSTRT3}{ADC\_CSR\_JSTRT3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+JSTRT3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

ADC3 Injected channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}\label{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_STRT1@{ADC\_CSR\_STRT1}}
\index{ADC\_CSR\_STRT1@{ADC\_CSR\_STRT1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_STRT1}{ADC\_CSR\_STRT1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+STRT1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

ADC1 Regular channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}\label{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_STRT2@{ADC\_CSR\_STRT2}}
\index{ADC\_CSR\_STRT2@{ADC\_CSR\_STRT2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_STRT2}{ADC\_CSR\_STRT2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+STRT2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

ADC2 Regular channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}\label{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_CSR\_STRT3@{ADC\_CSR\_STRT3}}
\index{ADC\_CSR\_STRT3@{ADC\_CSR\_STRT3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_CSR\_STRT3}{ADC\_CSR\_STRT3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CSR\+\_\+\+STRT3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

ADC3 Regular channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}\label{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_DR\_ADC2DATA@{ADC\_DR\_ADC2DATA}}
\index{ADC\_DR\_ADC2DATA@{ADC\_DR\_ADC2DATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DR\_ADC2DATA}{ADC\_DR\_ADC2DATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

ADC2 data \Hypertarget{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}\label{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_DR\_DATA@{ADC\_DR\_DATA}}
\index{ADC\_DR\_DATA@{ADC\_DR\_DATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_DR\_DATA}{ADC\_DR\_DATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+DR\+\_\+\+DATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Regular data \Hypertarget{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}\label{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_HTR\_HT@{ADC\_HTR\_HT}}
\index{ADC\_HTR\_HT@{ADC\_HTR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_HTR\_HT}{ADC\_HTR\_HT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+HTR\+\_\+\+HT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Analog watchdog high threshold \Hypertarget{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}\label{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR1\_JDATA@{ADC\_JDR1\_JDATA}}
\index{ADC\_JDR1\_JDATA@{ADC\_JDR1\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR1\_JDATA}{ADC\_JDR1\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR1\+\_\+\+JDATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}\label{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR2\_JDATA@{ADC\_JDR2\_JDATA}}
\index{ADC\_JDR2\_JDATA@{ADC\_JDR2\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR2\_JDATA}{ADC\_JDR2\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR2\+\_\+\+JDATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}\label{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR3\_JDATA@{ADC\_JDR3\_JDATA}}
\index{ADC\_JDR3\_JDATA@{ADC\_JDR3\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR3\_JDATA}{ADC\_JDR3\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR3\+\_\+\+JDATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}\label{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JDR4\_JDATA@{ADC\_JDR4\_JDATA}}
\index{ADC\_JDR4\_JDATA@{ADC\_JDR4\_JDATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JDR4\_JDATA}{ADC\_JDR4\_JDATA}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JDR4\+\_\+\+JDATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Injected data \Hypertarget{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}\label{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR1\_JOFFSET1@{ADC\_JOFR1\_JOFFSET1}}
\index{ADC\_JOFR1\_JOFFSET1@{ADC\_JOFR1\_JOFFSET1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR1\_JOFFSET1}{ADC\_JOFR1\_JOFFSET1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Data offset for injected channel 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}\label{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR2\_JOFFSET2@{ADC\_JOFR2\_JOFFSET2}}
\index{ADC\_JOFR2\_JOFFSET2@{ADC\_JOFR2\_JOFFSET2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR2\_JOFFSET2}{ADC\_JOFR2\_JOFFSET2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Data offset for injected channel 2 \Hypertarget{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}\label{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR3\_JOFFSET3@{ADC\_JOFR3\_JOFFSET3}}
\index{ADC\_JOFR3\_JOFFSET3@{ADC\_JOFR3\_JOFFSET3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR3\_JOFFSET3}{ADC\_JOFR3\_JOFFSET3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Data offset for injected channel 3 \Hypertarget{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}\label{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JOFR4\_JOFFSET4@{ADC\_JOFR4\_JOFFSET4}}
\index{ADC\_JOFR4\_JOFFSET4@{ADC\_JOFR4\_JOFFSET4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JOFR4\_JOFFSET4}{ADC\_JOFR4\_JOFFSET4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Data offset for injected channel 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}\label{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL@{ADC\_JSQR\_JL}}
\index{ADC\_JSQR\_JL@{ADC\_JSQR\_JL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JL}{ADC\_JSQR\_JL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

JL\mbox{[}1\+:0\mbox{]} bits (Injected Sequence length) \Hypertarget{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}\label{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL\_0@{ADC\_JSQR\_JL\_0}}
\index{ADC\_JSQR\_JL\_0@{ADC\_JSQR\_JL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JL\_0}{ADC\_JSQR\_JL\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}\label{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JL\_1@{ADC\_JSQR\_JL\_1}}
\index{ADC\_JSQR\_JL\_1@{ADC\_JSQR\_JL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JL\_1}{ADC\_JSQR\_JL\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}\label{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1@{ADC\_JSQR\_JSQ1}}
\index{ADC\_JSQR\_JSQ1@{ADC\_JSQR\_JSQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1}{ADC\_JSQR\_JSQ1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

JSQ1\mbox{[}4\+:0\mbox{]} bits (1st conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}\label{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_0@{ADC\_JSQR\_JSQ1\_0}}
\index{ADC\_JSQR\_JSQ1\_0@{ADC\_JSQR\_JSQ1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_0}{ADC\_JSQR\_JSQ1\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}\label{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_1@{ADC\_JSQR\_JSQ1\_1}}
\index{ADC\_JSQR\_JSQ1\_1@{ADC\_JSQR\_JSQ1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_1}{ADC\_JSQR\_JSQ1\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}\label{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_2@{ADC\_JSQR\_JSQ1\_2}}
\index{ADC\_JSQR\_JSQ1\_2@{ADC\_JSQR\_JSQ1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_2}{ADC\_JSQR\_JSQ1\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}\label{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_3@{ADC\_JSQR\_JSQ1\_3}}
\index{ADC\_JSQR\_JSQ1\_3@{ADC\_JSQR\_JSQ1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_3}{ADC\_JSQR\_JSQ1\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}\label{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ1\_4@{ADC\_JSQR\_JSQ1\_4}}
\index{ADC\_JSQR\_JSQ1\_4@{ADC\_JSQR\_JSQ1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ1\_4}{ADC\_JSQR\_JSQ1\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}\label{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2@{ADC\_JSQR\_JSQ2}}
\index{ADC\_JSQR\_JSQ2@{ADC\_JSQR\_JSQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2}{ADC\_JSQR\_JSQ2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)}

JSQ2\mbox{[}4\+:0\mbox{]} bits (2nd conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}\label{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_0@{ADC\_JSQR\_JSQ2\_0}}
\index{ADC\_JSQR\_JSQ2\_0@{ADC\_JSQR\_JSQ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_0}{ADC\_JSQR\_JSQ2\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}\label{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_1@{ADC\_JSQR\_JSQ2\_1}}
\index{ADC\_JSQR\_JSQ2\_1@{ADC\_JSQR\_JSQ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_1}{ADC\_JSQR\_JSQ2\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}\label{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_2@{ADC\_JSQR\_JSQ2\_2}}
\index{ADC\_JSQR\_JSQ2\_2@{ADC\_JSQR\_JSQ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_2}{ADC\_JSQR\_JSQ2\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}\label{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_3@{ADC\_JSQR\_JSQ2\_3}}
\index{ADC\_JSQR\_JSQ2\_3@{ADC\_JSQR\_JSQ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_3}{ADC\_JSQR\_JSQ2\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}\label{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ2\_4@{ADC\_JSQR\_JSQ2\_4}}
\index{ADC\_JSQR\_JSQ2\_4@{ADC\_JSQR\_JSQ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ2\_4}{ADC\_JSQR\_JSQ2\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}\label{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3@{ADC\_JSQR\_JSQ3}}
\index{ADC\_JSQR\_JSQ3@{ADC\_JSQR\_JSQ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3}{ADC\_JSQR\_JSQ3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)}

JSQ3\mbox{[}4\+:0\mbox{]} bits (3rd conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}\label{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_0@{ADC\_JSQR\_JSQ3\_0}}
\index{ADC\_JSQR\_JSQ3\_0@{ADC\_JSQR\_JSQ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_0}{ADC\_JSQR\_JSQ3\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}\label{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_1@{ADC\_JSQR\_JSQ3\_1}}
\index{ADC\_JSQR\_JSQ3\_1@{ADC\_JSQR\_JSQ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_1}{ADC\_JSQR\_JSQ3\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}\label{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_2@{ADC\_JSQR\_JSQ3\_2}}
\index{ADC\_JSQR\_JSQ3\_2@{ADC\_JSQR\_JSQ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_2}{ADC\_JSQR\_JSQ3\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}\label{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_3@{ADC\_JSQR\_JSQ3\_3}}
\index{ADC\_JSQR\_JSQ3\_3@{ADC\_JSQR\_JSQ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_3}{ADC\_JSQR\_JSQ3\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}\label{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ3\_4@{ADC\_JSQR\_JSQ3\_4}}
\index{ADC\_JSQR\_JSQ3\_4@{ADC\_JSQR\_JSQ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ3\_4}{ADC\_JSQR\_JSQ3\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}\label{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4@{ADC\_JSQR\_JSQ4}}
\index{ADC\_JSQR\_JSQ4@{ADC\_JSQR\_JSQ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4}{ADC\_JSQR\_JSQ4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)}

JSQ4\mbox{[}4\+:0\mbox{]} bits (4th conversion in injected sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}\label{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_0@{ADC\_JSQR\_JSQ4\_0}}
\index{ADC\_JSQR\_JSQ4\_0@{ADC\_JSQR\_JSQ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_0}{ADC\_JSQR\_JSQ4\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}\label{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_1@{ADC\_JSQR\_JSQ4\_1}}
\index{ADC\_JSQR\_JSQ4\_1@{ADC\_JSQR\_JSQ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_1}{ADC\_JSQR\_JSQ4\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}\label{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_2@{ADC\_JSQR\_JSQ4\_2}}
\index{ADC\_JSQR\_JSQ4\_2@{ADC\_JSQR\_JSQ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_2}{ADC\_JSQR\_JSQ4\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}\label{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_3@{ADC\_JSQR\_JSQ4\_3}}
\index{ADC\_JSQR\_JSQ4\_3@{ADC\_JSQR\_JSQ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_3}{ADC\_JSQR\_JSQ4\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}\label{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_JSQR\_JSQ4\_4@{ADC\_JSQR\_JSQ4\_4}}
\index{ADC\_JSQR\_JSQ4\_4@{ADC\_JSQR\_JSQ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_JSQR\_JSQ4\_4}{ADC\_JSQR\_JSQ4\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}\label{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_LTR\_LT@{ADC\_LTR\_LT}}
\index{ADC\_LTR\_LT@{ADC\_LTR\_LT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_LTR\_LT}{ADC\_LTR\_LT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+LTR\+\_\+\+LT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Analog watchdog low threshold \Hypertarget{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}\label{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10@{ADC\_SMPR1\_SMP10}}
\index{ADC\_SMPR1\_SMP10@{ADC\_SMPR1\_SMP10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10}{ADC\_SMPR1\_SMP10}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)}

SMP10\mbox{[}2\+:0\mbox{]} bits (Channel 10 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}\label{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_0@{ADC\_SMPR1\_SMP10\_0}}
\index{ADC\_SMPR1\_SMP10\_0@{ADC\_SMPR1\_SMP10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10\_0}{ADC\_SMPR1\_SMP10\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}\label{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_1@{ADC\_SMPR1\_SMP10\_1}}
\index{ADC\_SMPR1\_SMP10\_1@{ADC\_SMPR1\_SMP10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10\_1}{ADC\_SMPR1\_SMP10\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}\label{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP10\_2@{ADC\_SMPR1\_SMP10\_2}}
\index{ADC\_SMPR1\_SMP10\_2@{ADC\_SMPR1\_SMP10\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP10\_2}{ADC\_SMPR1\_SMP10\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}\label{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11@{ADC\_SMPR1\_SMP11}}
\index{ADC\_SMPR1\_SMP11@{ADC\_SMPR1\_SMP11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11}{ADC\_SMPR1\_SMP11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)}

SMP11\mbox{[}2\+:0\mbox{]} bits (Channel 11 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}\label{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_0@{ADC\_SMPR1\_SMP11\_0}}
\index{ADC\_SMPR1\_SMP11\_0@{ADC\_SMPR1\_SMP11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11\_0}{ADC\_SMPR1\_SMP11\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}\label{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_1@{ADC\_SMPR1\_SMP11\_1}}
\index{ADC\_SMPR1\_SMP11\_1@{ADC\_SMPR1\_SMP11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11\_1}{ADC\_SMPR1\_SMP11\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}\label{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP11\_2@{ADC\_SMPR1\_SMP11\_2}}
\index{ADC\_SMPR1\_SMP11\_2@{ADC\_SMPR1\_SMP11\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP11\_2}{ADC\_SMPR1\_SMP11\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}\label{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12@{ADC\_SMPR1\_SMP12}}
\index{ADC\_SMPR1\_SMP12@{ADC\_SMPR1\_SMP12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12}{ADC\_SMPR1\_SMP12}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000001\+C0)}

SMP12\mbox{[}2\+:0\mbox{]} bits (Channel 12 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}\label{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_0@{ADC\_SMPR1\_SMP12\_0}}
\index{ADC\_SMPR1\_SMP12\_0@{ADC\_SMPR1\_SMP12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12\_0}{ADC\_SMPR1\_SMP12\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}\label{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_1@{ADC\_SMPR1\_SMP12\_1}}
\index{ADC\_SMPR1\_SMP12\_1@{ADC\_SMPR1\_SMP12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12\_1}{ADC\_SMPR1\_SMP12\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}\label{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP12\_2@{ADC\_SMPR1\_SMP12\_2}}
\index{ADC\_SMPR1\_SMP12\_2@{ADC\_SMPR1\_SMP12\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP12\_2}{ADC\_SMPR1\_SMP12\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}\label{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13@{ADC\_SMPR1\_SMP13}}
\index{ADC\_SMPR1\_SMP13@{ADC\_SMPR1\_SMP13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13}{ADC\_SMPR1\_SMP13}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+E00)}

SMP13\mbox{[}2\+:0\mbox{]} bits (Channel 13 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}\label{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_0@{ADC\_SMPR1\_SMP13\_0}}
\index{ADC\_SMPR1\_SMP13\_0@{ADC\_SMPR1\_SMP13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13\_0}{ADC\_SMPR1\_SMP13\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}\label{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_1@{ADC\_SMPR1\_SMP13\_1}}
\index{ADC\_SMPR1\_SMP13\_1@{ADC\_SMPR1\_SMP13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13\_1}{ADC\_SMPR1\_SMP13\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}\label{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP13\_2@{ADC\_SMPR1\_SMP13\_2}}
\index{ADC\_SMPR1\_SMP13\_2@{ADC\_SMPR1\_SMP13\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP13\_2}{ADC\_SMPR1\_SMP13\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}\label{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14@{ADC\_SMPR1\_SMP14}}
\index{ADC\_SMPR1\_SMP14@{ADC\_SMPR1\_SMP14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14}{ADC\_SMPR1\_SMP14}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)}

SMP14\mbox{[}2\+:0\mbox{]} bits (Channel 14 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}\label{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_0@{ADC\_SMPR1\_SMP14\_0}}
\index{ADC\_SMPR1\_SMP14\_0@{ADC\_SMPR1\_SMP14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14\_0}{ADC\_SMPR1\_SMP14\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}\label{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_1@{ADC\_SMPR1\_SMP14\_1}}
\index{ADC\_SMPR1\_SMP14\_1@{ADC\_SMPR1\_SMP14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14\_1}{ADC\_SMPR1\_SMP14\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}\label{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP14\_2@{ADC\_SMPR1\_SMP14\_2}}
\index{ADC\_SMPR1\_SMP14\_2@{ADC\_SMPR1\_SMP14\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP14\_2}{ADC\_SMPR1\_SMP14\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}\label{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15@{ADC\_SMPR1\_SMP15}}
\index{ADC\_SMPR1\_SMP15@{ADC\_SMPR1\_SMP15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15}{ADC\_SMPR1\_SMP15}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00038000)}

SMP15\mbox{[}2\+:0\mbox{]} bits (Channel 15 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}\label{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_0@{ADC\_SMPR1\_SMP15\_0}}
\index{ADC\_SMPR1\_SMP15\_0@{ADC\_SMPR1\_SMP15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15\_0}{ADC\_SMPR1\_SMP15\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}\label{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_1@{ADC\_SMPR1\_SMP15\_1}}
\index{ADC\_SMPR1\_SMP15\_1@{ADC\_SMPR1\_SMP15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15\_1}{ADC\_SMPR1\_SMP15\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}\label{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP15\_2@{ADC\_SMPR1\_SMP15\_2}}
\index{ADC\_SMPR1\_SMP15\_2@{ADC\_SMPR1\_SMP15\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP15\_2}{ADC\_SMPR1\_SMP15\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}\label{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16@{ADC\_SMPR1\_SMP16}}
\index{ADC\_SMPR1\_SMP16@{ADC\_SMPR1\_SMP16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16}{ADC\_SMPR1\_SMP16}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+C0000)}

SMP16\mbox{[}2\+:0\mbox{]} bits (Channel 16 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}\label{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_0@{ADC\_SMPR1\_SMP16\_0}}
\index{ADC\_SMPR1\_SMP16\_0@{ADC\_SMPR1\_SMP16\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16\_0}{ADC\_SMPR1\_SMP16\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}\label{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_1@{ADC\_SMPR1\_SMP16\_1}}
\index{ADC\_SMPR1\_SMP16\_1@{ADC\_SMPR1\_SMP16\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16\_1}{ADC\_SMPR1\_SMP16\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}\label{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP16\_2@{ADC\_SMPR1\_SMP16\_2}}
\index{ADC\_SMPR1\_SMP16\_2@{ADC\_SMPR1\_SMP16\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP16\_2}{ADC\_SMPR1\_SMP16\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}\label{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17@{ADC\_SMPR1\_SMP17}}
\index{ADC\_SMPR1\_SMP17@{ADC\_SMPR1\_SMP17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17}{ADC\_SMPR1\_SMP17}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+E00000)}

SMP17\mbox{[}2\+:0\mbox{]} bits (Channel 17 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}\label{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_0@{ADC\_SMPR1\_SMP17\_0}}
\index{ADC\_SMPR1\_SMP17\_0@{ADC\_SMPR1\_SMP17\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17\_0}{ADC\_SMPR1\_SMP17\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}\label{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_1@{ADC\_SMPR1\_SMP17\_1}}
\index{ADC\_SMPR1\_SMP17\_1@{ADC\_SMPR1\_SMP17\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17\_1}{ADC\_SMPR1\_SMP17\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}\label{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP17\_2@{ADC\_SMPR1\_SMP17\_2}}
\index{ADC\_SMPR1\_SMP17\_2@{ADC\_SMPR1\_SMP17\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP17\_2}{ADC\_SMPR1\_SMP17\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}\label{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18@{ADC\_SMPR1\_SMP18}}
\index{ADC\_SMPR1\_SMP18@{ADC\_SMPR1\_SMP18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP18}{ADC\_SMPR1\_SMP18}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07000000)}

SMP18\mbox{[}2\+:0\mbox{]} bits (Channel 18 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}\label{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18\_0@{ADC\_SMPR1\_SMP18\_0}}
\index{ADC\_SMPR1\_SMP18\_0@{ADC\_SMPR1\_SMP18\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP18\_0}{ADC\_SMPR1\_SMP18\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}\label{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18\_1@{ADC\_SMPR1\_SMP18\_1}}
\index{ADC\_SMPR1\_SMP18\_1@{ADC\_SMPR1\_SMP18\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP18\_1}{ADC\_SMPR1\_SMP18\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}\label{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR1\_SMP18\_2@{ADC\_SMPR1\_SMP18\_2}}
\index{ADC\_SMPR1\_SMP18\_2@{ADC\_SMPR1\_SMP18\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR1\_SMP18\_2}{ADC\_SMPR1\_SMP18\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}\label{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0@{ADC\_SMPR2\_SMP0}}
\index{ADC\_SMPR2\_SMP0@{ADC\_SMPR2\_SMP0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0}{ADC\_SMPR2\_SMP0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)}

SMP0\mbox{[}2\+:0\mbox{]} bits (Channel 0 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}\label{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_0@{ADC\_SMPR2\_SMP0\_0}}
\index{ADC\_SMPR2\_SMP0\_0@{ADC\_SMPR2\_SMP0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0\_0}{ADC\_SMPR2\_SMP0\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}\label{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_1@{ADC\_SMPR2\_SMP0\_1}}
\index{ADC\_SMPR2\_SMP0\_1@{ADC\_SMPR2\_SMP0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0\_1}{ADC\_SMPR2\_SMP0\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}\label{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP0\_2@{ADC\_SMPR2\_SMP0\_2}}
\index{ADC\_SMPR2\_SMP0\_2@{ADC\_SMPR2\_SMP0\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP0\_2}{ADC\_SMPR2\_SMP0\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}\label{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1@{ADC\_SMPR2\_SMP1}}
\index{ADC\_SMPR2\_SMP1@{ADC\_SMPR2\_SMP1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1}{ADC\_SMPR2\_SMP1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)}

SMP1\mbox{[}2\+:0\mbox{]} bits (Channel 1 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}\label{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_0@{ADC\_SMPR2\_SMP1\_0}}
\index{ADC\_SMPR2\_SMP1\_0@{ADC\_SMPR2\_SMP1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1\_0}{ADC\_SMPR2\_SMP1\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}\label{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_1@{ADC\_SMPR2\_SMP1\_1}}
\index{ADC\_SMPR2\_SMP1\_1@{ADC\_SMPR2\_SMP1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1\_1}{ADC\_SMPR2\_SMP1\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}\label{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP1\_2@{ADC\_SMPR2\_SMP1\_2}}
\index{ADC\_SMPR2\_SMP1\_2@{ADC\_SMPR2\_SMP1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP1\_2}{ADC\_SMPR2\_SMP1\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}\label{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2@{ADC\_SMPR2\_SMP2}}
\index{ADC\_SMPR2\_SMP2@{ADC\_SMPR2\_SMP2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2}{ADC\_SMPR2\_SMP2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000001\+C0)}

SMP2\mbox{[}2\+:0\mbox{]} bits (Channel 2 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}\label{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_0@{ADC\_SMPR2\_SMP2\_0}}
\index{ADC\_SMPR2\_SMP2\_0@{ADC\_SMPR2\_SMP2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2\_0}{ADC\_SMPR2\_SMP2\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}\label{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_1@{ADC\_SMPR2\_SMP2\_1}}
\index{ADC\_SMPR2\_SMP2\_1@{ADC\_SMPR2\_SMP2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2\_1}{ADC\_SMPR2\_SMP2\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}\label{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP2\_2@{ADC\_SMPR2\_SMP2\_2}}
\index{ADC\_SMPR2\_SMP2\_2@{ADC\_SMPR2\_SMP2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP2\_2}{ADC\_SMPR2\_SMP2\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}\label{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3@{ADC\_SMPR2\_SMP3}}
\index{ADC\_SMPR2\_SMP3@{ADC\_SMPR2\_SMP3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3}{ADC\_SMPR2\_SMP3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+E00)}

SMP3\mbox{[}2\+:0\mbox{]} bits (Channel 3 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}\label{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_0@{ADC\_SMPR2\_SMP3\_0}}
\index{ADC\_SMPR2\_SMP3\_0@{ADC\_SMPR2\_SMP3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3\_0}{ADC\_SMPR2\_SMP3\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}\label{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_1@{ADC\_SMPR2\_SMP3\_1}}
\index{ADC\_SMPR2\_SMP3\_1@{ADC\_SMPR2\_SMP3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3\_1}{ADC\_SMPR2\_SMP3\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}\label{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP3\_2@{ADC\_SMPR2\_SMP3\_2}}
\index{ADC\_SMPR2\_SMP3\_2@{ADC\_SMPR2\_SMP3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP3\_2}{ADC\_SMPR2\_SMP3\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}\label{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4@{ADC\_SMPR2\_SMP4}}
\index{ADC\_SMPR2\_SMP4@{ADC\_SMPR2\_SMP4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4}{ADC\_SMPR2\_SMP4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)}

SMP4\mbox{[}2\+:0\mbox{]} bits (Channel 4 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}\label{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_0@{ADC\_SMPR2\_SMP4\_0}}
\index{ADC\_SMPR2\_SMP4\_0@{ADC\_SMPR2\_SMP4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4\_0}{ADC\_SMPR2\_SMP4\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}\label{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_1@{ADC\_SMPR2\_SMP4\_1}}
\index{ADC\_SMPR2\_SMP4\_1@{ADC\_SMPR2\_SMP4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4\_1}{ADC\_SMPR2\_SMP4\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}\label{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP4\_2@{ADC\_SMPR2\_SMP4\_2}}
\index{ADC\_SMPR2\_SMP4\_2@{ADC\_SMPR2\_SMP4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP4\_2}{ADC\_SMPR2\_SMP4\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}\label{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5@{ADC\_SMPR2\_SMP5}}
\index{ADC\_SMPR2\_SMP5@{ADC\_SMPR2\_SMP5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5}{ADC\_SMPR2\_SMP5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00038000)}

SMP5\mbox{[}2\+:0\mbox{]} bits (Channel 5 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}\label{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_0@{ADC\_SMPR2\_SMP5\_0}}
\index{ADC\_SMPR2\_SMP5\_0@{ADC\_SMPR2\_SMP5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5\_0}{ADC\_SMPR2\_SMP5\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}\label{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_1@{ADC\_SMPR2\_SMP5\_1}}
\index{ADC\_SMPR2\_SMP5\_1@{ADC\_SMPR2\_SMP5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5\_1}{ADC\_SMPR2\_SMP5\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}\label{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP5\_2@{ADC\_SMPR2\_SMP5\_2}}
\index{ADC\_SMPR2\_SMP5\_2@{ADC\_SMPR2\_SMP5\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP5\_2}{ADC\_SMPR2\_SMP5\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}\label{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6@{ADC\_SMPR2\_SMP6}}
\index{ADC\_SMPR2\_SMP6@{ADC\_SMPR2\_SMP6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6}{ADC\_SMPR2\_SMP6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+C0000)}

SMP6\mbox{[}2\+:0\mbox{]} bits (Channel 6 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}\label{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_0@{ADC\_SMPR2\_SMP6\_0}}
\index{ADC\_SMPR2\_SMP6\_0@{ADC\_SMPR2\_SMP6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6\_0}{ADC\_SMPR2\_SMP6\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}\label{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_1@{ADC\_SMPR2\_SMP6\_1}}
\index{ADC\_SMPR2\_SMP6\_1@{ADC\_SMPR2\_SMP6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6\_1}{ADC\_SMPR2\_SMP6\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}\label{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP6\_2@{ADC\_SMPR2\_SMP6\_2}}
\index{ADC\_SMPR2\_SMP6\_2@{ADC\_SMPR2\_SMP6\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP6\_2}{ADC\_SMPR2\_SMP6\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}\label{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7@{ADC\_SMPR2\_SMP7}}
\index{ADC\_SMPR2\_SMP7@{ADC\_SMPR2\_SMP7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7}{ADC\_SMPR2\_SMP7}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+E00000)}

SMP7\mbox{[}2\+:0\mbox{]} bits (Channel 7 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}\label{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_0@{ADC\_SMPR2\_SMP7\_0}}
\index{ADC\_SMPR2\_SMP7\_0@{ADC\_SMPR2\_SMP7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7\_0}{ADC\_SMPR2\_SMP7\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}\label{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_1@{ADC\_SMPR2\_SMP7\_1}}
\index{ADC\_SMPR2\_SMP7\_1@{ADC\_SMPR2\_SMP7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7\_1}{ADC\_SMPR2\_SMP7\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}\label{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP7\_2@{ADC\_SMPR2\_SMP7\_2}}
\index{ADC\_SMPR2\_SMP7\_2@{ADC\_SMPR2\_SMP7\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP7\_2}{ADC\_SMPR2\_SMP7\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}\label{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8@{ADC\_SMPR2\_SMP8}}
\index{ADC\_SMPR2\_SMP8@{ADC\_SMPR2\_SMP8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8}{ADC\_SMPR2\_SMP8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07000000)}

SMP8\mbox{[}2\+:0\mbox{]} bits (Channel 8 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}\label{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_0@{ADC\_SMPR2\_SMP8\_0}}
\index{ADC\_SMPR2\_SMP8\_0@{ADC\_SMPR2\_SMP8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8\_0}{ADC\_SMPR2\_SMP8\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}\label{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_1@{ADC\_SMPR2\_SMP8\_1}}
\index{ADC\_SMPR2\_SMP8\_1@{ADC\_SMPR2\_SMP8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8\_1}{ADC\_SMPR2\_SMP8\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}\label{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP8\_2@{ADC\_SMPR2\_SMP8\_2}}
\index{ADC\_SMPR2\_SMP8\_2@{ADC\_SMPR2\_SMP8\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP8\_2}{ADC\_SMPR2\_SMP8\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}\label{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9@{ADC\_SMPR2\_SMP9}}
\index{ADC\_SMPR2\_SMP9@{ADC\_SMPR2\_SMP9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9}{ADC\_SMPR2\_SMP9}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x38000000)}

SMP9\mbox{[}2\+:0\mbox{]} bits (Channel 9 Sample time selection) \Hypertarget{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}\label{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_0@{ADC\_SMPR2\_SMP9\_0}}
\index{ADC\_SMPR2\_SMP9\_0@{ADC\_SMPR2\_SMP9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9\_0}{ADC\_SMPR2\_SMP9\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}\label{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_1@{ADC\_SMPR2\_SMP9\_1}}
\index{ADC\_SMPR2\_SMP9\_1@{ADC\_SMPR2\_SMP9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9\_1}{ADC\_SMPR2\_SMP9\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}\label{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SMPR2\_SMP9\_2@{ADC\_SMPR2\_SMP9\_2}}
\index{ADC\_SMPR2\_SMP9\_2@{ADC\_SMPR2\_SMP9\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SMPR2\_SMP9\_2}{ADC\_SMPR2\_SMP9\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}\label{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L@{ADC\_SQR1\_L}}
\index{ADC\_SQR1\_L@{ADC\_SQR1\_L}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L}{ADC\_SQR1\_L}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+L~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F00000)}

L\mbox{[}3\+:0\mbox{]} bits (Regular channel sequence length) \Hypertarget{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}\label{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_0@{ADC\_SQR1\_L\_0}}
\index{ADC\_SQR1\_L\_0@{ADC\_SQR1\_L\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_0}{ADC\_SQR1\_L\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}\label{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_1@{ADC\_SQR1\_L\_1}}
\index{ADC\_SQR1\_L\_1@{ADC\_SQR1\_L\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_1}{ADC\_SQR1\_L\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}\label{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_2@{ADC\_SQR1\_L\_2}}
\index{ADC\_SQR1\_L\_2@{ADC\_SQR1\_L\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_2}{ADC\_SQR1\_L\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}\label{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_L\_3@{ADC\_SQR1\_L\_3}}
\index{ADC\_SQR1\_L\_3@{ADC\_SQR1\_L\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_L\_3}{ADC\_SQR1\_L\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}\label{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13@{ADC\_SQR1\_SQ13}}
\index{ADC\_SQR1\_SQ13@{ADC\_SQR1\_SQ13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13}{ADC\_SQR1\_SQ13}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

SQ13\mbox{[}4\+:0\mbox{]} bits (13th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}\label{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_0@{ADC\_SQR1\_SQ13\_0}}
\index{ADC\_SQR1\_SQ13\_0@{ADC\_SQR1\_SQ13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_0}{ADC\_SQR1\_SQ13\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}\label{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_1@{ADC\_SQR1\_SQ13\_1}}
\index{ADC\_SQR1\_SQ13\_1@{ADC\_SQR1\_SQ13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_1}{ADC\_SQR1\_SQ13\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}\label{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_2@{ADC\_SQR1\_SQ13\_2}}
\index{ADC\_SQR1\_SQ13\_2@{ADC\_SQR1\_SQ13\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_2}{ADC\_SQR1\_SQ13\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}\label{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_3@{ADC\_SQR1\_SQ13\_3}}
\index{ADC\_SQR1\_SQ13\_3@{ADC\_SQR1\_SQ13\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_3}{ADC\_SQR1\_SQ13\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}\label{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ13\_4@{ADC\_SQR1\_SQ13\_4}}
\index{ADC\_SQR1\_SQ13\_4@{ADC\_SQR1\_SQ13\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ13\_4}{ADC\_SQR1\_SQ13\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}\label{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14@{ADC\_SQR1\_SQ14}}
\index{ADC\_SQR1\_SQ14@{ADC\_SQR1\_SQ14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14}{ADC\_SQR1\_SQ14}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)}

SQ14\mbox{[}4\+:0\mbox{]} bits (14th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}\label{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_0@{ADC\_SQR1\_SQ14\_0}}
\index{ADC\_SQR1\_SQ14\_0@{ADC\_SQR1\_SQ14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_0}{ADC\_SQR1\_SQ14\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}\label{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_1@{ADC\_SQR1\_SQ14\_1}}
\index{ADC\_SQR1\_SQ14\_1@{ADC\_SQR1\_SQ14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_1}{ADC\_SQR1\_SQ14\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}\label{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_2@{ADC\_SQR1\_SQ14\_2}}
\index{ADC\_SQR1\_SQ14\_2@{ADC\_SQR1\_SQ14\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_2}{ADC\_SQR1\_SQ14\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}\label{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_3@{ADC\_SQR1\_SQ14\_3}}
\index{ADC\_SQR1\_SQ14\_3@{ADC\_SQR1\_SQ14\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_3}{ADC\_SQR1\_SQ14\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}\label{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ14\_4@{ADC\_SQR1\_SQ14\_4}}
\index{ADC\_SQR1\_SQ14\_4@{ADC\_SQR1\_SQ14\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ14\_4}{ADC\_SQR1\_SQ14\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}\label{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15@{ADC\_SQR1\_SQ15}}
\index{ADC\_SQR1\_SQ15@{ADC\_SQR1\_SQ15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15}{ADC\_SQR1\_SQ15}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)}

SQ15\mbox{[}4\+:0\mbox{]} bits (15th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}\label{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_0@{ADC\_SQR1\_SQ15\_0}}
\index{ADC\_SQR1\_SQ15\_0@{ADC\_SQR1\_SQ15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_0}{ADC\_SQR1\_SQ15\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}\label{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_1@{ADC\_SQR1\_SQ15\_1}}
\index{ADC\_SQR1\_SQ15\_1@{ADC\_SQR1\_SQ15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_1}{ADC\_SQR1\_SQ15\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}\label{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_2@{ADC\_SQR1\_SQ15\_2}}
\index{ADC\_SQR1\_SQ15\_2@{ADC\_SQR1\_SQ15\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_2}{ADC\_SQR1\_SQ15\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}\label{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_3@{ADC\_SQR1\_SQ15\_3}}
\index{ADC\_SQR1\_SQ15\_3@{ADC\_SQR1\_SQ15\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_3}{ADC\_SQR1\_SQ15\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}\label{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ15\_4@{ADC\_SQR1\_SQ15\_4}}
\index{ADC\_SQR1\_SQ15\_4@{ADC\_SQR1\_SQ15\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ15\_4}{ADC\_SQR1\_SQ15\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}\label{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16@{ADC\_SQR1\_SQ16}}
\index{ADC\_SQR1\_SQ16@{ADC\_SQR1\_SQ16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16}{ADC\_SQR1\_SQ16}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)}

SQ16\mbox{[}4\+:0\mbox{]} bits (16th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}\label{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_0@{ADC\_SQR1\_SQ16\_0}}
\index{ADC\_SQR1\_SQ16\_0@{ADC\_SQR1\_SQ16\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_0}{ADC\_SQR1\_SQ16\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}\label{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_1@{ADC\_SQR1\_SQ16\_1}}
\index{ADC\_SQR1\_SQ16\_1@{ADC\_SQR1\_SQ16\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_1}{ADC\_SQR1\_SQ16\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}\label{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_2@{ADC\_SQR1\_SQ16\_2}}
\index{ADC\_SQR1\_SQ16\_2@{ADC\_SQR1\_SQ16\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_2}{ADC\_SQR1\_SQ16\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}\label{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_3@{ADC\_SQR1\_SQ16\_3}}
\index{ADC\_SQR1\_SQ16\_3@{ADC\_SQR1\_SQ16\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_3}{ADC\_SQR1\_SQ16\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}\label{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR1\_SQ16\_4@{ADC\_SQR1\_SQ16\_4}}
\index{ADC\_SQR1\_SQ16\_4@{ADC\_SQR1\_SQ16\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR1\_SQ16\_4}{ADC\_SQR1\_SQ16\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}\label{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10@{ADC\_SQR2\_SQ10}}
\index{ADC\_SQR2\_SQ10@{ADC\_SQR2\_SQ10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10}{ADC\_SQR2\_SQ10}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)}

SQ10\mbox{[}4\+:0\mbox{]} bits (10th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}\label{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_0@{ADC\_SQR2\_SQ10\_0}}
\index{ADC\_SQR2\_SQ10\_0@{ADC\_SQR2\_SQ10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_0}{ADC\_SQR2\_SQ10\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}\label{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_1@{ADC\_SQR2\_SQ10\_1}}
\index{ADC\_SQR2\_SQ10\_1@{ADC\_SQR2\_SQ10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_1}{ADC\_SQR2\_SQ10\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}\label{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_2@{ADC\_SQR2\_SQ10\_2}}
\index{ADC\_SQR2\_SQ10\_2@{ADC\_SQR2\_SQ10\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_2}{ADC\_SQR2\_SQ10\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}\label{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_3@{ADC\_SQR2\_SQ10\_3}}
\index{ADC\_SQR2\_SQ10\_3@{ADC\_SQR2\_SQ10\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_3}{ADC\_SQR2\_SQ10\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}\label{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ10\_4@{ADC\_SQR2\_SQ10\_4}}
\index{ADC\_SQR2\_SQ10\_4@{ADC\_SQR2\_SQ10\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ10\_4}{ADC\_SQR2\_SQ10\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}\label{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11@{ADC\_SQR2\_SQ11}}
\index{ADC\_SQR2\_SQ11@{ADC\_SQR2\_SQ11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11}{ADC\_SQR2\_SQ11}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+F00000)}

SQ11\mbox{[}4\+:0\mbox{]} bits (11th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}\label{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_0@{ADC\_SQR2\_SQ11\_0}}
\index{ADC\_SQR2\_SQ11\_0@{ADC\_SQR2\_SQ11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_0}{ADC\_SQR2\_SQ11\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}\label{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_1@{ADC\_SQR2\_SQ11\_1}}
\index{ADC\_SQR2\_SQ11\_1@{ADC\_SQR2\_SQ11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_1}{ADC\_SQR2\_SQ11\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}\label{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_2@{ADC\_SQR2\_SQ11\_2}}
\index{ADC\_SQR2\_SQ11\_2@{ADC\_SQR2\_SQ11\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_2}{ADC\_SQR2\_SQ11\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}\label{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_3@{ADC\_SQR2\_SQ11\_3}}
\index{ADC\_SQR2\_SQ11\_3@{ADC\_SQR2\_SQ11\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_3}{ADC\_SQR2\_SQ11\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}\label{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ11\_4@{ADC\_SQR2\_SQ11\_4}}
\index{ADC\_SQR2\_SQ11\_4@{ADC\_SQR2\_SQ11\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ11\_4}{ADC\_SQR2\_SQ11\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}\label{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12@{ADC\_SQR2\_SQ12}}
\index{ADC\_SQR2\_SQ12@{ADC\_SQR2\_SQ12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12}{ADC\_SQR2\_SQ12}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3\+E000000)}

SQ12\mbox{[}4\+:0\mbox{]} bits (12th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}\label{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_0@{ADC\_SQR2\_SQ12\_0}}
\index{ADC\_SQR2\_SQ12\_0@{ADC\_SQR2\_SQ12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_0}{ADC\_SQR2\_SQ12\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}\label{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_1@{ADC\_SQR2\_SQ12\_1}}
\index{ADC\_SQR2\_SQ12\_1@{ADC\_SQR2\_SQ12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_1}{ADC\_SQR2\_SQ12\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}\label{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_2@{ADC\_SQR2\_SQ12\_2}}
\index{ADC\_SQR2\_SQ12\_2@{ADC\_SQR2\_SQ12\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_2}{ADC\_SQR2\_SQ12\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}\label{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_3@{ADC\_SQR2\_SQ12\_3}}
\index{ADC\_SQR2\_SQ12\_3@{ADC\_SQR2\_SQ12\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_3}{ADC\_SQR2\_SQ12\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}\label{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ12\_4@{ADC\_SQR2\_SQ12\_4}}
\index{ADC\_SQR2\_SQ12\_4@{ADC\_SQR2\_SQ12\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ12\_4}{ADC\_SQR2\_SQ12\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}\label{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7@{ADC\_SQR2\_SQ7}}
\index{ADC\_SQR2\_SQ7@{ADC\_SQR2\_SQ7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7}{ADC\_SQR2\_SQ7}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

SQ7\mbox{[}4\+:0\mbox{]} bits (7th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}\label{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_0@{ADC\_SQR2\_SQ7\_0}}
\index{ADC\_SQR2\_SQ7\_0@{ADC\_SQR2\_SQ7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_0}{ADC\_SQR2\_SQ7\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}\label{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_1@{ADC\_SQR2\_SQ7\_1}}
\index{ADC\_SQR2\_SQ7\_1@{ADC\_SQR2\_SQ7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_1}{ADC\_SQR2\_SQ7\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}\label{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_2@{ADC\_SQR2\_SQ7\_2}}
\index{ADC\_SQR2\_SQ7\_2@{ADC\_SQR2\_SQ7\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_2}{ADC\_SQR2\_SQ7\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}\label{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_3@{ADC\_SQR2\_SQ7\_3}}
\index{ADC\_SQR2\_SQ7\_3@{ADC\_SQR2\_SQ7\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_3}{ADC\_SQR2\_SQ7\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}\label{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ7\_4@{ADC\_SQR2\_SQ7\_4}}
\index{ADC\_SQR2\_SQ7\_4@{ADC\_SQR2\_SQ7\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ7\_4}{ADC\_SQR2\_SQ7\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}\label{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8@{ADC\_SQR2\_SQ8}}
\index{ADC\_SQR2\_SQ8@{ADC\_SQR2\_SQ8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8}{ADC\_SQR2\_SQ8}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)}

SQ8\mbox{[}4\+:0\mbox{]} bits (8th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}\label{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_0@{ADC\_SQR2\_SQ8\_0}}
\index{ADC\_SQR2\_SQ8\_0@{ADC\_SQR2\_SQ8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_0}{ADC\_SQR2\_SQ8\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}\label{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_1@{ADC\_SQR2\_SQ8\_1}}
\index{ADC\_SQR2\_SQ8\_1@{ADC\_SQR2\_SQ8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_1}{ADC\_SQR2\_SQ8\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}\label{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_2@{ADC\_SQR2\_SQ8\_2}}
\index{ADC\_SQR2\_SQ8\_2@{ADC\_SQR2\_SQ8\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_2}{ADC\_SQR2\_SQ8\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}\label{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_3@{ADC\_SQR2\_SQ8\_3}}
\index{ADC\_SQR2\_SQ8\_3@{ADC\_SQR2\_SQ8\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_3}{ADC\_SQR2\_SQ8\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}\label{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ8\_4@{ADC\_SQR2\_SQ8\_4}}
\index{ADC\_SQR2\_SQ8\_4@{ADC\_SQR2\_SQ8\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ8\_4}{ADC\_SQR2\_SQ8\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}\label{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9@{ADC\_SQR2\_SQ9}}
\index{ADC\_SQR2\_SQ9@{ADC\_SQR2\_SQ9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9}{ADC\_SQR2\_SQ9}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)}

SQ9\mbox{[}4\+:0\mbox{]} bits (9th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}\label{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_0@{ADC\_SQR2\_SQ9\_0}}
\index{ADC\_SQR2\_SQ9\_0@{ADC\_SQR2\_SQ9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_0}{ADC\_SQR2\_SQ9\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}\label{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_1@{ADC\_SQR2\_SQ9\_1}}
\index{ADC\_SQR2\_SQ9\_1@{ADC\_SQR2\_SQ9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_1}{ADC\_SQR2\_SQ9\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}\label{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_2@{ADC\_SQR2\_SQ9\_2}}
\index{ADC\_SQR2\_SQ9\_2@{ADC\_SQR2\_SQ9\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_2}{ADC\_SQR2\_SQ9\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}\label{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_3@{ADC\_SQR2\_SQ9\_3}}
\index{ADC\_SQR2\_SQ9\_3@{ADC\_SQR2\_SQ9\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_3}{ADC\_SQR2\_SQ9\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}\label{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR2\_SQ9\_4@{ADC\_SQR2\_SQ9\_4}}
\index{ADC\_SQR2\_SQ9\_4@{ADC\_SQR2\_SQ9\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR2\_SQ9\_4}{ADC\_SQR2\_SQ9\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}\label{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1@{ADC\_SQR3\_SQ1}}
\index{ADC\_SQR3\_SQ1@{ADC\_SQR3\_SQ1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1}{ADC\_SQR3\_SQ1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

SQ1\mbox{[}4\+:0\mbox{]} bits (1st conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}\label{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_0@{ADC\_SQR3\_SQ1\_0}}
\index{ADC\_SQR3\_SQ1\_0@{ADC\_SQR3\_SQ1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_0}{ADC\_SQR3\_SQ1\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}\label{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_1@{ADC\_SQR3\_SQ1\_1}}
\index{ADC\_SQR3\_SQ1\_1@{ADC\_SQR3\_SQ1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_1}{ADC\_SQR3\_SQ1\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}\label{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_2@{ADC\_SQR3\_SQ1\_2}}
\index{ADC\_SQR3\_SQ1\_2@{ADC\_SQR3\_SQ1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_2}{ADC\_SQR3\_SQ1\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}\label{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_3@{ADC\_SQR3\_SQ1\_3}}
\index{ADC\_SQR3\_SQ1\_3@{ADC\_SQR3\_SQ1\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_3}{ADC\_SQR3\_SQ1\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}\label{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ1\_4@{ADC\_SQR3\_SQ1\_4}}
\index{ADC\_SQR3\_SQ1\_4@{ADC\_SQR3\_SQ1\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ1\_4}{ADC\_SQR3\_SQ1\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}\label{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2@{ADC\_SQR3\_SQ2}}
\index{ADC\_SQR3\_SQ2@{ADC\_SQR3\_SQ2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2}{ADC\_SQR3\_SQ2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000003\+E0)}

SQ2\mbox{[}4\+:0\mbox{]} bits (2nd conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}\label{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_0@{ADC\_SQR3\_SQ2\_0}}
\index{ADC\_SQR3\_SQ2\_0@{ADC\_SQR3\_SQ2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_0}{ADC\_SQR3\_SQ2\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}\label{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_1@{ADC\_SQR3\_SQ2\_1}}
\index{ADC\_SQR3\_SQ2\_1@{ADC\_SQR3\_SQ2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_1}{ADC\_SQR3\_SQ2\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}\label{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_2@{ADC\_SQR3\_SQ2\_2}}
\index{ADC\_SQR3\_SQ2\_2@{ADC\_SQR3\_SQ2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_2}{ADC\_SQR3\_SQ2\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}\label{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_3@{ADC\_SQR3\_SQ2\_3}}
\index{ADC\_SQR3\_SQ2\_3@{ADC\_SQR3\_SQ2\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_3}{ADC\_SQR3\_SQ2\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}\label{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ2\_4@{ADC\_SQR3\_SQ2\_4}}
\index{ADC\_SQR3\_SQ2\_4@{ADC\_SQR3\_SQ2\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ2\_4}{ADC\_SQR3\_SQ2\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}\label{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3@{ADC\_SQR3\_SQ3}}
\index{ADC\_SQR3\_SQ3@{ADC\_SQR3\_SQ3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3}{ADC\_SQR3\_SQ3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+C00)}

SQ3\mbox{[}4\+:0\mbox{]} bits (3rd conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}\label{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_0@{ADC\_SQR3\_SQ3\_0}}
\index{ADC\_SQR3\_SQ3\_0@{ADC\_SQR3\_SQ3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_0}{ADC\_SQR3\_SQ3\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}\label{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_1@{ADC\_SQR3\_SQ3\_1}}
\index{ADC\_SQR3\_SQ3\_1@{ADC\_SQR3\_SQ3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_1}{ADC\_SQR3\_SQ3\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}\label{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_2@{ADC\_SQR3\_SQ3\_2}}
\index{ADC\_SQR3\_SQ3\_2@{ADC\_SQR3\_SQ3\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_2}{ADC\_SQR3\_SQ3\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}\label{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_3@{ADC\_SQR3\_SQ3\_3}}
\index{ADC\_SQR3\_SQ3\_3@{ADC\_SQR3\_SQ3\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_3}{ADC\_SQR3\_SQ3\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}\label{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ3\_4@{ADC\_SQR3\_SQ3\_4}}
\index{ADC\_SQR3\_SQ3\_4@{ADC\_SQR3\_SQ3\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ3\_4}{ADC\_SQR3\_SQ3\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}\label{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4@{ADC\_SQR3\_SQ4}}
\index{ADC\_SQR3\_SQ4@{ADC\_SQR3\_SQ4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4}{ADC\_SQR3\_SQ4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F8000)}

SQ4\mbox{[}4\+:0\mbox{]} bits (4th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}\label{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_0@{ADC\_SQR3\_SQ4\_0}}
\index{ADC\_SQR3\_SQ4\_0@{ADC\_SQR3\_SQ4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_0}{ADC\_SQR3\_SQ4\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}\label{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_1@{ADC\_SQR3\_SQ4\_1}}
\index{ADC\_SQR3\_SQ4\_1@{ADC\_SQR3\_SQ4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_1}{ADC\_SQR3\_SQ4\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}\label{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_2@{ADC\_SQR3\_SQ4\_2}}
\index{ADC\_SQR3\_SQ4\_2@{ADC\_SQR3\_SQ4\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_2}{ADC\_SQR3\_SQ4\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}\label{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_3@{ADC\_SQR3\_SQ4\_3}}
\index{ADC\_SQR3\_SQ4\_3@{ADC\_SQR3\_SQ4\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_3}{ADC\_SQR3\_SQ4\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}\label{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ4\_4@{ADC\_SQR3\_SQ4\_4}}
\index{ADC\_SQR3\_SQ4\_4@{ADC\_SQR3\_SQ4\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ4\_4}{ADC\_SQR3\_SQ4\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}\label{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5@{ADC\_SQR3\_SQ5}}
\index{ADC\_SQR3\_SQ5@{ADC\_SQR3\_SQ5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5}{ADC\_SQR3\_SQ5}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+F00000)}

SQ5\mbox{[}4\+:0\mbox{]} bits (5th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}\label{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_0@{ADC\_SQR3\_SQ5\_0}}
\index{ADC\_SQR3\_SQ5\_0@{ADC\_SQR3\_SQ5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_0}{ADC\_SQR3\_SQ5\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}\label{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_1@{ADC\_SQR3\_SQ5\_1}}
\index{ADC\_SQR3\_SQ5\_1@{ADC\_SQR3\_SQ5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_1}{ADC\_SQR3\_SQ5\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}\label{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_2@{ADC\_SQR3\_SQ5\_2}}
\index{ADC\_SQR3\_SQ5\_2@{ADC\_SQR3\_SQ5\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_2}{ADC\_SQR3\_SQ5\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}\label{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_3@{ADC\_SQR3\_SQ5\_3}}
\index{ADC\_SQR3\_SQ5\_3@{ADC\_SQR3\_SQ5\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_3}{ADC\_SQR3\_SQ5\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}\label{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ5\_4@{ADC\_SQR3\_SQ5\_4}}
\index{ADC\_SQR3\_SQ5\_4@{ADC\_SQR3\_SQ5\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ5\_4}{ADC\_SQR3\_SQ5\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}\label{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6@{ADC\_SQR3\_SQ6}}
\index{ADC\_SQR3\_SQ6@{ADC\_SQR3\_SQ6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6}{ADC\_SQR3\_SQ6}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3\+E000000)}

SQ6\mbox{[}4\+:0\mbox{]} bits (6th conversion in regular sequence) \Hypertarget{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}\label{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_0@{ADC\_SQR3\_SQ6\_0}}
\index{ADC\_SQR3\_SQ6\_0@{ADC\_SQR3\_SQ6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_0}{ADC\_SQR3\_SQ6\_0}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}\label{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_1@{ADC\_SQR3\_SQ6\_1}}
\index{ADC\_SQR3\_SQ6\_1@{ADC\_SQR3\_SQ6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_1}{ADC\_SQR3\_SQ6\_1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}\label{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_2@{ADC\_SQR3\_SQ6\_2}}
\index{ADC\_SQR3\_SQ6\_2@{ADC\_SQR3\_SQ6\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_2}{ADC\_SQR3\_SQ6\_2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}\label{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_3@{ADC\_SQR3\_SQ6\_3}}
\index{ADC\_SQR3\_SQ6\_3@{ADC\_SQR3\_SQ6\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_3}{ADC\_SQR3\_SQ6\_3}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}\label{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SQR3\_SQ6\_4@{ADC\_SQR3\_SQ6\_4}}
\index{ADC\_SQR3\_SQ6\_4@{ADC\_SQR3\_SQ6\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SQR3\_SQ6\_4}{ADC\_SQR3\_SQ6\_4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}\label{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_AWD@{ADC\_SR\_AWD}}
\index{ADC\_SR\_AWD@{ADC\_SR\_AWD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_AWD}{ADC\_SR\_AWD}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+AWD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Analog watchdog flag \Hypertarget{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}\label{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_EOC@{ADC\_SR\_EOC}}
\index{ADC\_SR\_EOC@{ADC\_SR\_EOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_EOC}{ADC\_SR\_EOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+EOC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

End of conversion \Hypertarget{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}\label{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_JEOC@{ADC\_SR\_JEOC}}
\index{ADC\_SR\_JEOC@{ADC\_SR\_JEOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_JEOC}{ADC\_SR\_JEOC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+JEOC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Injected channel end of conversion \Hypertarget{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}\label{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_JSTRT@{ADC\_SR\_JSTRT}}
\index{ADC\_SR\_JSTRT@{ADC\_SR\_JSTRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_JSTRT}{ADC\_SR\_JSTRT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+JSTRT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Injected channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}\label{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_OVR@{ADC\_SR\_OVR}}
\index{ADC\_SR\_OVR@{ADC\_SR\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_OVR}{ADC\_SR\_OVR}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+OVR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Overrun flag \Hypertarget{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}\label{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!ADC\_SR\_STRT@{ADC\_SR\_STRT}}
\index{ADC\_SR\_STRT@{ADC\_SR\_STRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{ADC\_SR\_STRT}{ADC\_SR\_STRT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SR\+\_\+\+STRT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Regular channel Start flag \Hypertarget{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}\label{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_CR\_RESET@{CRC\_CR\_RESET}}
\index{CRC\_CR\_RESET@{CRC\_CR\_RESET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_CR\_RESET}{CRC\_CR\_RESET}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+CR\+\_\+\+RESET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

RESET bit \Hypertarget{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}\label{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_DR\_DR@{CRC\_DR\_DR}}
\index{CRC\_DR\_DR@{CRC\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_DR\_DR}{CRC\_DR\_DR}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+DR\+\_\+\+DR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Data register bits \Hypertarget{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}\label{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!CRC\_IDR\_IDR@{CRC\_IDR\_IDR}}
\index{CRC\_IDR\_IDR@{CRC\_IDR\_IDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{CRC\_IDR\_IDR}{CRC\_IDR\_IDR}}
{\footnotesize\ttfamily \#define CRC\+\_\+\+IDR\+\_\+\+IDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF)}

General-\/purpose 8-\/bit data register bits \Hypertarget{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c}\label{group___peripheral___registers___bits___definition_ga1b404dcea4857bccabbb03d6cce6be8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a}\label{group___peripheral___registers___bits___definition_gaadc3889d6b84d143c98ecbfd873a9a1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e}\label{group___peripheral___registers___bits___definition_gae83fb5d62c6e6fa1c2fd06084528404e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}{DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96}\label{group___peripheral___registers___bits___definition_ga8f6320aba695f6c3f97608e478533e96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}{DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9}\label{group___peripheral___registers___bits___definition_ga7f7e5c708387aa1ddae35b892811b4e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}}
\index{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT@{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}{DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9}\label{group___peripheral___registers___bits___definition_gabe48f858edb831fbcb8769421df7d8e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}}}

\Hypertarget{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a}\label{group___peripheral___registers___bits___definition_gada8989cb96dd5d6dbdaaf16e1f127c6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d}\label{group___peripheral___registers___bits___definition_ga1e20246d389229ff46006b405bb56b1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff}\label{group___peripheral___registers___bits___definition_ga7ca0e04ad8c94e5b7fe29d8b9c20ebff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299}\label{group___peripheral___registers___bits___definition_ga68ef63b3c086ede54396596798553299} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871}\label{group___peripheral___registers___bits___definition_gafd3acb3e632c74e326da7016073c7871} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef}\label{group___peripheral___registers___bits___definition_gaae3c5b87084934a18748f5ec168f5aef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec}\label{group___peripheral___registers___bits___definition_ga2fea6834f4ef9fc6b403cd079a001cec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45}\label{group___peripheral___registers___bits___definition_ga7ac65bf9342bb8acbcb25938e93abc45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf}\label{group___peripheral___registers___bits___definition_ga42d29d40515d36ce6ed7e5d34ed17dcf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7}\label{group___peripheral___registers___bits___definition_gadea6a1e90739bcf1d0723a0566c66de7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b}\label{group___peripheral___registers___bits___definition_gafdade78c3d28a668f9826d0b72e5844b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88}\label{group___peripheral___registers___bits___definition_ga8a49d5e849185d09ee6c7594512ffe88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}}
\index{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP@{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}{DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb}\label{group___peripheral___registers___bits___definition_ga24d4bbf803a65e8202b0019ed0ce0ebb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}{DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4}\label{group___peripheral___registers___bits___definition_ga354671c942db40e69820fd783ef955b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}{DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e}\label{group___peripheral___registers___bits___definition_ga3eb7be194b6ffb258b9e9f5ed08a931e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}{DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf}\label{group___peripheral___registers___bits___definition_ga37128bf689254919b07f64ee41cad1cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}{DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127}\label{group___peripheral___registers___bits___definition_gaf12c17533a1e3262ee11f760e44f5127} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}}
\index{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP@{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}{DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a}\label{group___peripheral___registers___bits___definition_ga037c80fe1d7308cee68245715ef6cd9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_SLEEP@{DBGMCU\_CR\_DBG\_SLEEP}}
\index{DBGMCU\_CR\_DBG\_SLEEP@{DBGMCU\_CR\_DBG\_SLEEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_SLEEP}{DBGMCU\_CR\_DBG\_SLEEP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132}\label{group___peripheral___registers___bits___definition_ga107a9396d63c892a8e614897c9d0b132} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_STANDBY@{DBGMCU\_CR\_DBG\_STANDBY}}
\index{DBGMCU\_CR\_DBG\_STANDBY@{DBGMCU\_CR\_DBG\_STANDBY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_STANDBY}{DBGMCU\_CR\_DBG\_STANDBY}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75}\label{group___peripheral___registers___bits___definition_gaf511f21a8de5b0b66c862915eee8bf75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_DBG\_STOP@{DBGMCU\_CR\_DBG\_STOP}}
\index{DBGMCU\_CR\_DBG\_STOP@{DBGMCU\_CR\_DBG\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_DBG\_STOP}{DBGMCU\_CR\_DBG\_STOP}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9}\label{group___peripheral___registers___bits___definition_ga9034b6eb9d4dceadffc6a1d1959056c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_IOEN@{DBGMCU\_CR\_TRACE\_IOEN}}
\index{DBGMCU\_CR\_TRACE\_IOEN@{DBGMCU\_CR\_TRACE\_IOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_IOEN}{DBGMCU\_CR\_TRACE\_IOEN}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10}\label{group___peripheral___registers___bits___definition_gaa1395189e10bdbc37bce9ea480e22d10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE@{DBGMCU\_CR\_TRACE\_MODE}}
\index{DBGMCU\_CR\_TRACE\_MODE@{DBGMCU\_CR\_TRACE\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_MODE}{DBGMCU\_CR\_TRACE\_MODE}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}\label{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE\_0@{DBGMCU\_CR\_TRACE\_MODE\_0}}
\index{DBGMCU\_CR\_TRACE\_MODE\_0@{DBGMCU\_CR\_TRACE\_MODE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_MODE\_0}{DBGMCU\_CR\_TRACE\_MODE\_0}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}\label{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_CR\_TRACE\_MODE\_1@{DBGMCU\_CR\_TRACE\_MODE\_1}}
\index{DBGMCU\_CR\_TRACE\_MODE\_1@{DBGMCU\_CR\_TRACE\_MODE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_CR\_TRACE\_MODE\_1}{DBGMCU\_CR\_TRACE\_MODE\_1}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac}\label{group___peripheral___registers___bits___definition_gafd961fcddc40341a817a9ec85b7c80ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_DEV\_ID@{DBGMCU\_IDCODE\_DEV\_ID}}
\index{DBGMCU\_IDCODE\_DEV\_ID@{DBGMCU\_IDCODE\_DEV\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_DEV\_ID}{DBGMCU\_IDCODE\_DEV\_ID}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+FFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165}\label{group___peripheral___registers___bits___definition_ga887eb26364a8693355024ca203323165} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DBGMCU\_IDCODE\_REV\_ID@{DBGMCU\_IDCODE\_REV\_ID}}
\index{DBGMCU\_IDCODE\_REV\_ID@{DBGMCU\_IDCODE\_REV\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DBGMCU\_IDCODE\_REV\_ID}{DBGMCU\_IDCODE\_REV\_ID}}
{\footnotesize\ttfamily \#define DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44}\label{group___peripheral___registers___bits___definition_ga0d70d58a4423ac8973c30ddbc7404b44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF4@{DMA\_HIFCR\_CDMEIF4}}
\index{DMA\_HIFCR\_CDMEIF4@{DMA\_HIFCR\_CDMEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CDMEIF4}{DMA\_HIFCR\_CDMEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221}\label{group___peripheral___registers___bits___definition_ga15b404d9e1601cf3627cbf0163b50221} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF5@{DMA\_HIFCR\_CDMEIF5}}
\index{DMA\_HIFCR\_CDMEIF5@{DMA\_HIFCR\_CDMEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CDMEIF5}{DMA\_HIFCR\_CDMEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807}\label{group___peripheral___registers___bits___definition_ga7f73fa93a4e01fbf279e920eca139807} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF6@{DMA\_HIFCR\_CDMEIF6}}
\index{DMA\_HIFCR\_CDMEIF6@{DMA\_HIFCR\_CDMEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CDMEIF6}{DMA\_HIFCR\_CDMEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f}\label{group___peripheral___registers___bits___definition_gad70bf852fd8c24d79fcc104c950a589f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CDMEIF7@{DMA\_HIFCR\_CDMEIF7}}
\index{DMA\_HIFCR\_CDMEIF7@{DMA\_HIFCR\_CDMEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CDMEIF7}{DMA\_HIFCR\_CDMEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff}\label{group___peripheral___registers___bits___definition_ga1e5ea118900178d4fa2d19656c1b48ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF4@{DMA\_HIFCR\_CFEIF4}}
\index{DMA\_HIFCR\_CFEIF4@{DMA\_HIFCR\_CFEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CFEIF4}{DMA\_HIFCR\_CFEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52}\label{group___peripheral___registers___bits___definition_ga9a4e90af967fa0a76c842384264e0e52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF5@{DMA\_HIFCR\_CFEIF5}}
\index{DMA\_HIFCR\_CFEIF5@{DMA\_HIFCR\_CFEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CFEIF5}{DMA\_HIFCR\_CFEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced}\label{group___peripheral___registers___bits___definition_ga39a0a7f42498f71dedae8140483b7ced} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF6@{DMA\_HIFCR\_CFEIF6}}
\index{DMA\_HIFCR\_CFEIF6@{DMA\_HIFCR\_CFEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CFEIF6}{DMA\_HIFCR\_CFEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a}\label{group___peripheral___registers___bits___definition_ga50332abe2e7b5a4f9cffd65d9a29382a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CFEIF7@{DMA\_HIFCR\_CFEIF7}}
\index{DMA\_HIFCR\_CFEIF7@{DMA\_HIFCR\_CFEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CFEIF7}{DMA\_HIFCR\_CFEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8}\label{group___peripheral___registers___bits___definition_gaf8f0afa9a6526f7f4413766417a56be8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF4@{DMA\_HIFCR\_CHTIF4}}
\index{DMA\_HIFCR\_CHTIF4@{DMA\_HIFCR\_CHTIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CHTIF4}{DMA\_HIFCR\_CHTIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc}\label{group___peripheral___registers___bits___definition_ga2cef7eeccd11737c1ebf5735284046cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF5@{DMA\_HIFCR\_CHTIF5}}
\index{DMA\_HIFCR\_CHTIF5@{DMA\_HIFCR\_CHTIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CHTIF5}{DMA\_HIFCR\_CHTIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a}\label{group___peripheral___registers___bits___definition_gaed7cbbbc0602d00e101e3f57aa3b696a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF6@{DMA\_HIFCR\_CHTIF6}}
\index{DMA\_HIFCR\_CHTIF6@{DMA\_HIFCR\_CHTIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CHTIF6}{DMA\_HIFCR\_CHTIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9}\label{group___peripheral___registers___bits___definition_ga95e9989cbd70b18d833bb4cfcb8afce9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CHTIF7@{DMA\_HIFCR\_CHTIF7}}
\index{DMA\_HIFCR\_CHTIF7@{DMA\_HIFCR\_CHTIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CHTIF7}{DMA\_HIFCR\_CHTIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db}\label{group___peripheral___registers___bits___definition_ga42e529507a40f0dc4c16da7cc6d659db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF4@{DMA\_HIFCR\_CTCIF4}}
\index{DMA\_HIFCR\_CTCIF4@{DMA\_HIFCR\_CTCIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTCIF4}{DMA\_HIFCR\_CTCIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72}\label{group___peripheral___registers___bits___definition_gaa55d19705147a6ee16effe9ec1012a72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF5@{DMA\_HIFCR\_CTCIF5}}
\index{DMA\_HIFCR\_CTCIF5@{DMA\_HIFCR\_CTCIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTCIF5}{DMA\_HIFCR\_CTCIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6}\label{group___peripheral___registers___bits___definition_gacd88be16962491e41e586f5109014bc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF6@{DMA\_HIFCR\_CTCIF6}}
\index{DMA\_HIFCR\_CTCIF6@{DMA\_HIFCR\_CTCIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTCIF6}{DMA\_HIFCR\_CTCIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69}\label{group___peripheral___registers___bits___definition_gadf8056629f4948fb236b4339e213cc69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTCIF7@{DMA\_HIFCR\_CTCIF7}}
\index{DMA\_HIFCR\_CTCIF7@{DMA\_HIFCR\_CTCIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTCIF7}{DMA\_HIFCR\_CTCIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314}\label{group___peripheral___registers___bits___definition_ga9e05ff4fc6bace9cc6c0f0d4ec7b3314} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF4@{DMA\_HIFCR\_CTEIF4}}
\index{DMA\_HIFCR\_CTEIF4@{DMA\_HIFCR\_CTEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTEIF4}{DMA\_HIFCR\_CTEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586}\label{group___peripheral___registers___bits___definition_ga33394fe20a3567c8baaeb15ad9aab586} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF5@{DMA\_HIFCR\_CTEIF5}}
\index{DMA\_HIFCR\_CTEIF5@{DMA\_HIFCR\_CTEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTEIF5}{DMA\_HIFCR\_CTEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788}\label{group___peripheral___registers___bits___definition_ga69e01e2f6a5cd1c800321e4121f8e788} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF6@{DMA\_HIFCR\_CTEIF6}}
\index{DMA\_HIFCR\_CTEIF6@{DMA\_HIFCR\_CTEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTEIF6}{DMA\_HIFCR\_CTEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf}\label{group___peripheral___registers___bits___definition_ga84ab215e0b217547745beefb65dfefdf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HIFCR\_CTEIF7@{DMA\_HIFCR\_CTEIF7}}
\index{DMA\_HIFCR\_CTEIF7@{DMA\_HIFCR\_CTEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HIFCR\_CTEIF7}{DMA\_HIFCR\_CTEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8}\label{group___peripheral___registers___bits___definition_gaf716f1bc12ea70f49802d84fb77646e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF4@{DMA\_HISR\_DMEIF4}}
\index{DMA\_HISR\_DMEIF4@{DMA\_HISR\_DMEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_DMEIF4}{DMA\_HISR\_DMEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2}\label{group___peripheral___registers___bits___definition_gac5ee964eee9c88fa28d32ce3ea6478f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF5@{DMA\_HISR\_DMEIF5}}
\index{DMA\_HISR\_DMEIF5@{DMA\_HISR\_DMEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_DMEIF5}{DMA\_HISR\_DMEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38}\label{group___peripheral___registers___bits___definition_gab7b58e7ba316d3fc296f4433b3e62c38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF6@{DMA\_HISR\_DMEIF6}}
\index{DMA\_HISR\_DMEIF6@{DMA\_HISR\_DMEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_DMEIF6}{DMA\_HISR\_DMEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39}\label{group___peripheral___registers___bits___definition_ga3bb23848f8a022a47ab4abd5aa9b7d39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_DMEIF7@{DMA\_HISR\_DMEIF7}}
\index{DMA\_HISR\_DMEIF7@{DMA\_HISR\_DMEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_DMEIF7}{DMA\_HISR\_DMEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+DMEIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1}\label{group___peripheral___registers___bits___definition_gacab90057201b1da9774308ff3fb6cfa1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF4@{DMA\_HISR\_FEIF4}}
\index{DMA\_HISR\_FEIF4@{DMA\_HISR\_FEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_FEIF4}{DMA\_HISR\_FEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519}\label{group___peripheral___registers___bits___definition_ga0d62494b31bb830433ddd683f4872519} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF5@{DMA\_HISR\_FEIF5}}
\index{DMA\_HISR\_FEIF5@{DMA\_HISR\_FEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_FEIF5}{DMA\_HISR\_FEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca}\label{group___peripheral___registers___bits___definition_gafb297f94bde8d1aea580683d466ca8ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF6@{DMA\_HISR\_FEIF6}}
\index{DMA\_HISR\_FEIF6@{DMA\_HISR\_FEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_FEIF6}{DMA\_HISR\_FEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1}\label{group___peripheral___registers___bits___definition_gadea53385fca360f16c4474db1cf18bc1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_FEIF7@{DMA\_HISR\_FEIF7}}
\index{DMA\_HISR\_FEIF7@{DMA\_HISR\_FEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_FEIF7}{DMA\_HISR\_FEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+FEIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0}\label{group___peripheral___registers___bits___definition_gadba8d24329c676d70560eda0b8c1e5b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF4@{DMA\_HISR\_HTIF4}}
\index{DMA\_HISR\_HTIF4@{DMA\_HISR\_HTIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_HTIF4}{DMA\_HISR\_HTIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9}\label{group___peripheral___registers___bits___definition_ga8617bf8160d1027879ffd354e04908d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF5@{DMA\_HISR\_HTIF5}}
\index{DMA\_HISR\_HTIF5@{DMA\_HISR\_HTIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_HTIF5}{DMA\_HISR\_HTIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b}\label{group___peripheral___registers___bits___definition_ga0d39c14138e9ff216c203b288137144b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF6@{DMA\_HISR\_HTIF6}}
\index{DMA\_HISR\_HTIF6@{DMA\_HISR\_HTIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_HTIF6}{DMA\_HISR\_HTIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d}\label{group___peripheral___registers___bits___definition_gaf535d1a3209d2e2e0e616e2d7501525d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_HTIF7@{DMA\_HISR\_HTIF7}}
\index{DMA\_HISR\_HTIF7@{DMA\_HISR\_HTIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_HTIF7}{DMA\_HISR\_HTIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+HTIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973}\label{group___peripheral___registers___bits___definition_gafcce25c245499f9e62cb757e1871d973} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF4@{DMA\_HISR\_TCIF4}}
\index{DMA\_HISR\_TCIF4@{DMA\_HISR\_TCIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TCIF4}{DMA\_HISR\_TCIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321}\label{group___peripheral___registers___bits___definition_ga64f15eaf1dd30450d1d35ee517507321} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF5@{DMA\_HISR\_TCIF5}}
\index{DMA\_HISR\_TCIF5@{DMA\_HISR\_TCIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TCIF5}{DMA\_HISR\_TCIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45}\label{group___peripheral___registers___bits___definition_gad29468aa609150e241d9ae62c477cf45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF6@{DMA\_HISR\_TCIF6}}
\index{DMA\_HISR\_TCIF6@{DMA\_HISR\_TCIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TCIF6}{DMA\_HISR\_TCIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482}\label{group___peripheral___registers___bits___definition_gad20a0a5e103def436d4e329fc0888482} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TCIF7@{DMA\_HISR\_TCIF7}}
\index{DMA\_HISR\_TCIF7@{DMA\_HISR\_TCIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TCIF7}{DMA\_HISR\_TCIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TCIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1}\label{group___peripheral___registers___bits___definition_ga9005d4b958193fbd701c879eede467c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF4@{DMA\_HISR\_TEIF4}}
\index{DMA\_HISR\_TEIF4@{DMA\_HISR\_TEIF4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TEIF4}{DMA\_HISR\_TEIF4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637}\label{group___peripheral___registers___bits___definition_gaf16fb0e5d87f704c89824f961bfb7637} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF5@{DMA\_HISR\_TEIF5}}
\index{DMA\_HISR\_TEIF5@{DMA\_HISR\_TEIF5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TEIF5}{DMA\_HISR\_TEIF5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c}\label{group___peripheral___registers___bits___definition_ga1a7ec01955fb504a5aa4f9f16a9ac52c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF6@{DMA\_HISR\_TEIF6}}
\index{DMA\_HISR\_TEIF6@{DMA\_HISR\_TEIF6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TEIF6}{DMA\_HISR\_TEIF6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6}\label{group___peripheral___registers___bits___definition_ga960f094539b5afc7f9d5e45b7909afe6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_HISR\_TEIF7@{DMA\_HISR\_TEIF7}}
\index{DMA\_HISR\_TEIF7@{DMA\_HISR\_TEIF7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_HISR\_TEIF7}{DMA\_HISR\_TEIF7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+HISR\+\_\+\+TEIF7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9}\label{group___peripheral___registers___bits___definition_gafe80a122bf0537e8c95877ccf2b7b6d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF0@{DMA\_LIFCR\_CDMEIF0}}
\index{DMA\_LIFCR\_CDMEIF0@{DMA\_LIFCR\_CDMEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CDMEIF0}{DMA\_LIFCR\_CDMEIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936}\label{group___peripheral___registers___bits___definition_ga9a5aea54a390886f7de82e87e6dfc936} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF1@{DMA\_LIFCR\_CDMEIF1}}
\index{DMA\_LIFCR\_CDMEIF1@{DMA\_LIFCR\_CDMEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CDMEIF1}{DMA\_LIFCR\_CDMEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8}\label{group___peripheral___registers___bits___definition_ga7680fc5f5e6c0032044f1d8ab7766de8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF2@{DMA\_LIFCR\_CDMEIF2}}
\index{DMA\_LIFCR\_CDMEIF2@{DMA\_LIFCR\_CDMEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CDMEIF2}{DMA\_LIFCR\_CDMEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361}\label{group___peripheral___registers___bits___definition_gabea10cdf2d3b0773b4e6b7fc9422f361} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CDMEIF3@{DMA\_LIFCR\_CDMEIF3}}
\index{DMA\_LIFCR\_CDMEIF3@{DMA\_LIFCR\_CDMEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CDMEIF3}{DMA\_LIFCR\_CDMEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74}\label{group___peripheral___registers___bits___definition_gadf6b8892189f3779f7fecf529ed87c74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF0@{DMA\_LIFCR\_CFEIF0}}
\index{DMA\_LIFCR\_CFEIF0@{DMA\_LIFCR\_CFEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CFEIF0}{DMA\_LIFCR\_CFEIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37}\label{group___peripheral___registers___bits___definition_ga96cea0049553ab806bbc956f52528c37} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF1@{DMA\_LIFCR\_CFEIF1}}
\index{DMA\_LIFCR\_CFEIF1@{DMA\_LIFCR\_CFEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CFEIF1}{DMA\_LIFCR\_CFEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3}\label{group___peripheral___registers___bits___definition_gae0f58173c721a4cee3f3885b352fa2a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF2@{DMA\_LIFCR\_CFEIF2}}
\index{DMA\_LIFCR\_CFEIF2@{DMA\_LIFCR\_CFEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CFEIF2}{DMA\_LIFCR\_CFEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963}\label{group___peripheral___registers___bits___definition_gad9432964145dc55af9186aea425e9963} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CFEIF3@{DMA\_LIFCR\_CFEIF3}}
\index{DMA\_LIFCR\_CFEIF3@{DMA\_LIFCR\_CFEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CFEIF3}{DMA\_LIFCR\_CFEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1}\label{group___peripheral___registers___bits___definition_ga44f83ba08feb98240a553403d977b8d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF0@{DMA\_LIFCR\_CHTIF0}}
\index{DMA\_LIFCR\_CHTIF0@{DMA\_LIFCR\_CHTIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CHTIF0}{DMA\_LIFCR\_CHTIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969}\label{group___peripheral___registers___bits___definition_gad2f38b0c141a9afb3943276dacdcb969} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF1@{DMA\_LIFCR\_CHTIF1}}
\index{DMA\_LIFCR\_CHTIF1@{DMA\_LIFCR\_CHTIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CHTIF1}{DMA\_LIFCR\_CHTIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa}\label{group___peripheral___registers___bits___definition_gae19254e8ad726a73c6edc01bc7cf2cfa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF2@{DMA\_LIFCR\_CHTIF2}}
\index{DMA\_LIFCR\_CHTIF2@{DMA\_LIFCR\_CHTIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CHTIF2}{DMA\_LIFCR\_CHTIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3}\label{group___peripheral___registers___bits___definition_ga0ed3ab4e5d7975f985eb25dc65f99be3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CHTIF3@{DMA\_LIFCR\_CHTIF3}}
\index{DMA\_LIFCR\_CHTIF3@{DMA\_LIFCR\_CHTIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CHTIF3}{DMA\_LIFCR\_CHTIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e}\label{group___peripheral___registers___bits___definition_gab7a0b2cc41c63504195714614e59dc8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF0@{DMA\_LIFCR\_CTCIF0}}
\index{DMA\_LIFCR\_CTCIF0@{DMA\_LIFCR\_CTCIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTCIF0}{DMA\_LIFCR\_CTCIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed}\label{group___peripheral___registers___bits___definition_ga7494c54901b8f5bcb4894d20b8cfafed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF1@{DMA\_LIFCR\_CTCIF1}}
\index{DMA\_LIFCR\_CTCIF1@{DMA\_LIFCR\_CTCIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTCIF1}{DMA\_LIFCR\_CTCIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59}\label{group___peripheral___registers___bits___definition_ga52d6df2b5ab2b43da273a702fe139b59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF2@{DMA\_LIFCR\_CTCIF2}}
\index{DMA\_LIFCR\_CTCIF2@{DMA\_LIFCR\_CTCIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTCIF2}{DMA\_LIFCR\_CTCIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137}\label{group___peripheral___registers___bits___definition_ga5210736d34dc24eb9507975921233137} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTCIF3@{DMA\_LIFCR\_CTCIF3}}
\index{DMA\_LIFCR\_CTCIF3@{DMA\_LIFCR\_CTCIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTCIF3}{DMA\_LIFCR\_CTCIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420}\label{group___peripheral___registers___bits___definition_ga5824a64683ce2039260c952d989bf420} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF0@{DMA\_LIFCR\_CTEIF0}}
\index{DMA\_LIFCR\_CTEIF0@{DMA\_LIFCR\_CTEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTEIF0}{DMA\_LIFCR\_CTEIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4}\label{group___peripheral___registers___bits___definition_gaf6d8adf52567aee2969492db65d448d4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF1@{DMA\_LIFCR\_CTEIF1}}
\index{DMA\_LIFCR\_CTEIF1@{DMA\_LIFCR\_CTEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTEIF1}{DMA\_LIFCR\_CTEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a}\label{group___peripheral___registers___bits___definition_gaa9d761752657a3d268da5434a04c6c6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF2@{DMA\_LIFCR\_CTEIF2}}
\index{DMA\_LIFCR\_CTEIF2@{DMA\_LIFCR\_CTEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTEIF2}{DMA\_LIFCR\_CTEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee}\label{group___peripheral___registers___bits___definition_ga0a51c601387d1ae49333d5ace8ae86ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LIFCR\_CTEIF3@{DMA\_LIFCR\_CTEIF3}}
\index{DMA\_LIFCR\_CTEIF3@{DMA\_LIFCR\_CTEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LIFCR\_CTEIF3}{DMA\_LIFCR\_CTEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878}\label{group___peripheral___registers___bits___definition_ga72de97ebc9d063dceb38bada91c44878} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF0@{DMA\_LISR\_DMEIF0}}
\index{DMA\_LISR\_DMEIF0@{DMA\_LISR\_DMEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_DMEIF0}{DMA\_LISR\_DMEIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c}\label{group___peripheral___registers___bits___definition_gaa4903814bfc12dd6193416374fbddf8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF1@{DMA\_LISR\_DMEIF1}}
\index{DMA\_LISR\_DMEIF1@{DMA\_LISR\_DMEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_DMEIF1}{DMA\_LISR\_DMEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a}\label{group___peripheral___registers___bits___definition_gabc7edcd7404f0dcf19a724dfad22026a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF2@{DMA\_LISR\_DMEIF2}}
\index{DMA\_LISR\_DMEIF2@{DMA\_LISR\_DMEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_DMEIF2}{DMA\_LISR\_DMEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196}\label{group___peripheral___registers___bits___definition_ga01fd1397b41221f5bdf6f107cb92e196} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_DMEIF3@{DMA\_LISR\_DMEIF3}}
\index{DMA\_LISR\_DMEIF3@{DMA\_LISR\_DMEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_DMEIF3}{DMA\_LISR\_DMEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+DMEIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f}\label{group___peripheral___registers___bits___definition_ga79bcc3f8e773206a66aba95c6f889d6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF0@{DMA\_LISR\_FEIF0}}
\index{DMA\_LISR\_FEIF0@{DMA\_LISR\_FEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_FEIF0}{DMA\_LISR\_FEIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922}\label{group___peripheral___registers___bits___definition_gafbc4fecde60c09e12f10113a156bb922} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF1@{DMA\_LISR\_FEIF1}}
\index{DMA\_LISR\_FEIF1@{DMA\_LISR\_FEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_FEIF1}{DMA\_LISR\_FEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213}\label{group___peripheral___registers___bits___definition_ga99c42b194213872753460ef9b7745213} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF2@{DMA\_LISR\_FEIF2}}
\index{DMA\_LISR\_FEIF2@{DMA\_LISR\_FEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_FEIF2}{DMA\_LISR\_FEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952}\label{group___peripheral___registers___bits___definition_ga5367443a1378eef82aed62ca22763952} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_FEIF3@{DMA\_LISR\_FEIF3}}
\index{DMA\_LISR\_FEIF3@{DMA\_LISR\_FEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_FEIF3}{DMA\_LISR\_FEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+FEIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9}\label{group___peripheral___registers___bits___definition_ga6181727d13abbc46283ff22ce359e3b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF0@{DMA\_LISR\_HTIF0}}
\index{DMA\_LISR\_HTIF0@{DMA\_LISR\_HTIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_HTIF0}{DMA\_LISR\_HTIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72}\label{group___peripheral___registers___bits___definition_ga04304a9f8891e325247c0aaa4c9fac72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF1@{DMA\_LISR\_HTIF1}}
\index{DMA\_LISR\_HTIF1@{DMA\_LISR\_HTIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_HTIF1}{DMA\_LISR\_HTIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6}\label{group___peripheral___registers___bits___definition_ga6ca25185d14a1f0c208ec8ceadc787a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF2@{DMA\_LISR\_HTIF2}}
\index{DMA\_LISR\_HTIF2@{DMA\_LISR\_HTIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_HTIF2}{DMA\_LISR\_HTIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f}\label{group___peripheral___registers___bits___definition_gaa10c891ee2ec333b7f87eea5886d574f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_HTIF3@{DMA\_LISR\_HTIF3}}
\index{DMA\_LISR\_HTIF3@{DMA\_LISR\_HTIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_HTIF3}{DMA\_LISR\_HTIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+HTIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d}\label{group___peripheral___registers___bits___definition_gadbc3f7e52c0688bed4b71fa37666901d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF0@{DMA\_LISR\_TCIF0}}
\index{DMA\_LISR\_TCIF0@{DMA\_LISR\_TCIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TCIF0}{DMA\_LISR\_TCIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b}\label{group___peripheral___registers___bits___definition_gae02aec39ded937b3ce816d3df4520d9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF1@{DMA\_LISR\_TCIF1}}
\index{DMA\_LISR\_TCIF1@{DMA\_LISR\_TCIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TCIF1}{DMA\_LISR\_TCIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8}\label{group___peripheral___registers___bits___definition_gaf21350cce8c4cb5d7c6fcf5edc930cf8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF2@{DMA\_LISR\_TCIF2}}
\index{DMA\_LISR\_TCIF2@{DMA\_LISR\_TCIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TCIF2}{DMA\_LISR\_TCIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8}\label{group___peripheral___registers___bits___definition_ga44e5bf8adbb2646d325cba8d5dd670d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TCIF3@{DMA\_LISR\_TCIF3}}
\index{DMA\_LISR\_TCIF3@{DMA\_LISR\_TCIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TCIF3}{DMA\_LISR\_TCIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TCIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba}\label{group___peripheral___registers___bits___definition_gad43cdafa5acfcd683b7a2ee8976dd8ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF0@{DMA\_LISR\_TEIF0}}
\index{DMA\_LISR\_TEIF0@{DMA\_LISR\_TEIF0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TEIF0}{DMA\_LISR\_TEIF0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972}\label{group___peripheral___registers___bits___definition_ga0cd826db0b9ea5544d1a93beb90f8972} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF1@{DMA\_LISR\_TEIF1}}
\index{DMA\_LISR\_TEIF1@{DMA\_LISR\_TEIF1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TEIF1}{DMA\_LISR\_TEIF1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89}\label{group___peripheral___registers___bits___definition_ga74d540802cadde42bdd6debae5d8ab89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF2@{DMA\_LISR\_TEIF2}}
\index{DMA\_LISR\_TEIF2@{DMA\_LISR\_TEIF2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TEIF2}{DMA\_LISR\_TEIF2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f}\label{group___peripheral___registers___bits___definition_ga5dfaba3a5db7cdcbddf9ee5974b44c2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_LISR\_TEIF3@{DMA\_LISR\_TEIF3}}
\index{DMA\_LISR\_TEIF3@{DMA\_LISR\_TEIF3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_LISR\_TEIF3}{DMA\_LISR\_TEIF3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+LISR\+\_\+\+TEIF3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305}\label{group___peripheral___registers___bits___definition_ga4f597f58faf86d2b78ad931079f57305} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_ACK@{DMA\_SxCR\_ACK}}
\index{DMA\_SxCR\_ACK@{DMA\_SxCR\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_ACK}{DMA\_SxCR\_ACK}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+ACK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6}\label{group___peripheral___registers___bits___definition_gadf353426d72702c7801416ba36d53dc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL@{DMA\_SxCR\_CHSEL}}
\index{DMA\_SxCR\_CHSEL@{DMA\_SxCR\_CHSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_CHSEL}{DMA\_SxCR\_CHSEL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+E000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}\label{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL\_0@{DMA\_SxCR\_CHSEL\_0}}
\index{DMA\_SxCR\_CHSEL\_0@{DMA\_SxCR\_CHSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_CHSEL\_0}{DMA\_SxCR\_CHSEL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}\label{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL\_1@{DMA\_SxCR\_CHSEL\_1}}
\index{DMA\_SxCR\_CHSEL\_1@{DMA\_SxCR\_CHSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_CHSEL\_1}{DMA\_SxCR\_CHSEL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}\label{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CHSEL\_2@{DMA\_SxCR\_CHSEL\_2}}
\index{DMA\_SxCR\_CHSEL\_2@{DMA\_SxCR\_CHSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_CHSEL\_2}{DMA\_SxCR\_CHSEL\_2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb}\label{group___peripheral___registers___bits___definition_gadc248dbc519cc580621cdadcdd8741fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CIRC@{DMA\_SxCR\_CIRC}}
\index{DMA\_SxCR\_CIRC@{DMA\_SxCR\_CIRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_CIRC}{DMA\_SxCR\_CIRC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d}\label{group___peripheral___registers___bits___definition_gadd36c677ee53f56dc408cd549e64cf7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_CT@{DMA\_SxCR\_CT}}
\index{DMA\_SxCR\_CT@{DMA\_SxCR\_CT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_CT}{DMA\_SxCR\_CT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+CT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497}\label{group___peripheral___registers___bits___definition_ga53a1cde736b2afc5a394a67849f0c497} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DBM@{DMA\_SxCR\_DBM}}
\index{DMA\_SxCR\_DBM@{DMA\_SxCR\_DBM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_DBM}{DMA\_SxCR\_DBM}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DBM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4}\label{group___peripheral___registers___bits___definition_ga16bc78076551c42cbdc084e9d0006bd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DIR@{DMA\_SxCR\_DIR}}
\index{DMA\_SxCR\_DIR@{DMA\_SxCR\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_DIR}{DMA\_SxCR\_DIR}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DIR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

\Hypertarget{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}\label{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DIR\_0@{DMA\_SxCR\_DIR\_0}}
\index{DMA\_SxCR\_DIR\_0@{DMA\_SxCR\_DIR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_DIR\_0}{DMA\_SxCR\_DIR\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}\label{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DIR\_1@{DMA\_SxCR\_DIR\_1}}
\index{DMA\_SxCR\_DIR\_1@{DMA\_SxCR\_DIR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_DIR\_1}{DMA\_SxCR\_DIR\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41}\label{group___peripheral___registers___bits___definition_gacaecc56f94a9af756d077cf7df1b6c41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_DMEIE@{DMA\_SxCR\_DMEIE}}
\index{DMA\_SxCR\_DMEIE@{DMA\_SxCR\_DMEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_DMEIE}{DMA\_SxCR\_DMEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e}\label{group___peripheral___registers___bits___definition_gaabf69fe92e9a44167535365b0fe4ea9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_EN@{DMA\_SxCR\_EN}}
\index{DMA\_SxCR\_EN@{DMA\_SxCR\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_EN}{DMA\_SxCR\_EN}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20}\label{group___peripheral___registers___bits___definition_ga13a7fe097608bc5031d42ba69effed20} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_HTIE@{DMA\_SxCR\_HTIE}}
\index{DMA\_SxCR\_HTIE@{DMA\_SxCR\_HTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_HTIE}{DMA\_SxCR\_HTIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f}\label{group___peripheral___registers___bits___definition_ga5c1174bff38faf5d87b71521bce8f84f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MBURST@{DMA\_SxCR\_MBURST}}
\index{DMA\_SxCR\_MBURST@{DMA\_SxCR\_MBURST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MBURST}{DMA\_SxCR\_MBURST}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}\label{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MBURST\_0@{DMA\_SxCR\_MBURST\_0}}
\index{DMA\_SxCR\_MBURST\_0@{DMA\_SxCR\_MBURST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MBURST\_0}{DMA\_SxCR\_MBURST\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}\label{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MBURST\_1@{DMA\_SxCR\_MBURST\_1}}
\index{DMA\_SxCR\_MBURST\_1@{DMA\_SxCR\_MBURST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MBURST\_1}{DMA\_SxCR\_MBURST\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719}\label{group___peripheral___registers___bits___definition_ga771a295832a584a3777ede523a691719} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MINC@{DMA\_SxCR\_MINC}}
\index{DMA\_SxCR\_MINC@{DMA\_SxCR\_MINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MINC}{DMA\_SxCR\_MINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MINC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773}\label{group___peripheral___registers___bits___definition_gae9a98cb706a722d726d8ec6e9fe4a773} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MSIZE@{DMA\_SxCR\_MSIZE}}
\index{DMA\_SxCR\_MSIZE@{DMA\_SxCR\_MSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MSIZE}{DMA\_SxCR\_MSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00006000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}\label{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MSIZE\_0@{DMA\_SxCR\_MSIZE\_0}}
\index{DMA\_SxCR\_MSIZE\_0@{DMA\_SxCR\_MSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MSIZE\_0}{DMA\_SxCR\_MSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}\label{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_MSIZE\_1@{DMA\_SxCR\_MSIZE\_1}}
\index{DMA\_SxCR\_MSIZE\_1@{DMA\_SxCR\_MSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_MSIZE\_1}{DMA\_SxCR\_MSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e}\label{group___peripheral___registers___bits___definition_ga502380abb155eb3b37a2ca9359e2da2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PBURST@{DMA\_SxCR\_PBURST}}
\index{DMA\_SxCR\_PBURST@{DMA\_SxCR\_PBURST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PBURST}{DMA\_SxCR\_PBURST}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00600000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}\label{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PBURST\_0@{DMA\_SxCR\_PBURST\_0}}
\index{DMA\_SxCR\_PBURST\_0@{DMA\_SxCR\_PBURST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PBURST\_0}{DMA\_SxCR\_PBURST\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}\label{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PBURST\_1@{DMA\_SxCR\_PBURST\_1}}
\index{DMA\_SxCR\_PBURST\_1@{DMA\_SxCR\_PBURST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PBURST\_1}{DMA\_SxCR\_PBURST\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2}\label{group___peripheral___registers___bits___definition_ga11f412d256043bec3e01ceef7f2099f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PFCTRL@{DMA\_SxCR\_PFCTRL}}
\index{DMA\_SxCR\_PFCTRL@{DMA\_SxCR\_PFCTRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PFCTRL}{DMA\_SxCR\_PFCTRL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b}\label{group___peripheral___registers___bits___definition_ga29c5d5c559dd14646fdc170e74f1f03b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PINC@{DMA\_SxCR\_PINC}}
\index{DMA\_SxCR\_PINC@{DMA\_SxCR\_PINC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PINC}{DMA\_SxCR\_PINC}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PINC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70}\label{group___peripheral___registers___bits___definition_gaeb929908d2e7fdef2136c20c93377c70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PINCOS@{DMA\_SxCR\_PINCOS}}
\index{DMA\_SxCR\_PINCOS@{DMA\_SxCR\_PINCOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PINCOS}{DMA\_SxCR\_PINCOS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c}\label{group___peripheral___registers___bits___definition_ga14c115d71a4e3b3c4da360108288154c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PL@{DMA\_SxCR\_PL}}
\index{DMA\_SxCR\_PL@{DMA\_SxCR\_PL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PL}{DMA\_SxCR\_PL}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}\label{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PL\_0@{DMA\_SxCR\_PL\_0}}
\index{DMA\_SxCR\_PL\_0@{DMA\_SxCR\_PL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PL\_0}{DMA\_SxCR\_PL\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}\label{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PL\_1@{DMA\_SxCR\_PL\_1}}
\index{DMA\_SxCR\_PL\_1@{DMA\_SxCR\_PL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PL\_1}{DMA\_SxCR\_PL\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0}\label{group___peripheral___registers___bits___definition_gaea0808f979c27b7b68d79ad511e95ea0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PSIZE@{DMA\_SxCR\_PSIZE}}
\index{DMA\_SxCR\_PSIZE@{DMA\_SxCR\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PSIZE}{DMA\_SxCR\_PSIZE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)}

\Hypertarget{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}\label{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PSIZE\_0@{DMA\_SxCR\_PSIZE\_0}}
\index{DMA\_SxCR\_PSIZE\_0@{DMA\_SxCR\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PSIZE\_0}{DMA\_SxCR\_PSIZE\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}\label{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_PSIZE\_1@{DMA\_SxCR\_PSIZE\_1}}
\index{DMA\_SxCR\_PSIZE\_1@{DMA\_SxCR\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_PSIZE\_1}{DMA\_SxCR\_PSIZE\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7}\label{group___peripheral___registers___bits___definition_ga6ae47cc2cd2e985d29cb6b0bb65da1d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_TCIE@{DMA\_SxCR\_TCIE}}
\index{DMA\_SxCR\_TCIE@{DMA\_SxCR\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_TCIE}{DMA\_SxCR\_TCIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602}\label{group___peripheral___registers___bits___definition_gaeee99c36ba3ea56cdb4f73a0b01fb602} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxCR\_TEIE@{DMA\_SxCR\_TEIE}}
\index{DMA\_SxCR\_TEIE@{DMA\_SxCR\_TEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxCR\_TEIE}{DMA\_SxCR\_TEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9}\label{group___peripheral___registers___bits___definition_ga89406bb954742665691c0ac2f8d95ec9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_DMDIS@{DMA\_SxFCR\_DMDIS}}
\index{DMA\_SxFCR\_DMDIS@{DMA\_SxFCR\_DMDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_DMDIS}{DMA\_SxFCR\_DMDIS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1}\label{group___peripheral___registers___bits___definition_gaba9ca2264bc381abe0f4183729ab1fb1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FEIE@{DMA\_SxFCR\_FEIE}}
\index{DMA\_SxFCR\_FEIE@{DMA\_SxFCR\_FEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FEIE}{DMA\_SxFCR\_FEIE}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853}\label{group___peripheral___registers___bits___definition_ga56094479dc9b173b00ccfb199d8a2853} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS@{DMA\_SxFCR\_FS}}
\index{DMA\_SxFCR\_FS@{DMA\_SxFCR\_FS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FS}{DMA\_SxFCR\_FS}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)}

\Hypertarget{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}\label{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS\_0@{DMA\_SxFCR\_FS\_0}}
\index{DMA\_SxFCR\_FS\_0@{DMA\_SxFCR\_FS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FS\_0}{DMA\_SxFCR\_FS\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}\label{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS\_1@{DMA\_SxFCR\_FS\_1}}
\index{DMA\_SxFCR\_FS\_1@{DMA\_SxFCR\_FS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FS\_1}{DMA\_SxFCR\_FS\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}\label{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FS\_2@{DMA\_SxFCR\_FS\_2}}
\index{DMA\_SxFCR\_FS\_2@{DMA\_SxFCR\_FS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FS\_2}{DMA\_SxFCR\_FS\_2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f}\label{group___peripheral___registers___bits___definition_ga44c16978164026a81f5b07280e800e7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FTH@{DMA\_SxFCR\_FTH}}
\index{DMA\_SxFCR\_FTH@{DMA\_SxFCR\_FTH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FTH}{DMA\_SxFCR\_FTH}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

\Hypertarget{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}\label{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FTH\_0@{DMA\_SxFCR\_FTH\_0}}
\index{DMA\_SxFCR\_FTH\_0@{DMA\_SxFCR\_FTH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FTH\_0}{DMA\_SxFCR\_FTH\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}\label{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxFCR\_FTH\_1@{DMA\_SxFCR\_FTH\_1}}
\index{DMA\_SxFCR\_FTH\_1@{DMA\_SxFCR\_FTH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxFCR\_FTH\_1}{DMA\_SxFCR\_FTH\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0}\label{group___peripheral___registers___bits___definition_ga62e0e1a1121885de705e618855ba83b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT@{DMA\_SxNDT}}
\index{DMA\_SxNDT@{DMA\_SxNDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT}{DMA\_SxNDT}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}\label{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_0@{DMA\_SxNDT\_0}}
\index{DMA\_SxNDT\_0@{DMA\_SxNDT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_0}{DMA\_SxNDT\_0}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}\label{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_1@{DMA\_SxNDT\_1}}
\index{DMA\_SxNDT\_1@{DMA\_SxNDT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_1}{DMA\_SxNDT\_1}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}\label{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_10@{DMA\_SxNDT\_10}}
\index{DMA\_SxNDT\_10@{DMA\_SxNDT\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_10}{DMA\_SxNDT\_10}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}\label{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_11@{DMA\_SxNDT\_11}}
\index{DMA\_SxNDT\_11@{DMA\_SxNDT\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_11}{DMA\_SxNDT\_11}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}\label{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_12@{DMA\_SxNDT\_12}}
\index{DMA\_SxNDT\_12@{DMA\_SxNDT\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_12}{DMA\_SxNDT\_12}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}\label{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_13@{DMA\_SxNDT\_13}}
\index{DMA\_SxNDT\_13@{DMA\_SxNDT\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_13}{DMA\_SxNDT\_13}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}\label{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_14@{DMA\_SxNDT\_14}}
\index{DMA\_SxNDT\_14@{DMA\_SxNDT\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_14}{DMA\_SxNDT\_14}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}\label{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_15@{DMA\_SxNDT\_15}}
\index{DMA\_SxNDT\_15@{DMA\_SxNDT\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_15}{DMA\_SxNDT\_15}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}\label{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_2@{DMA\_SxNDT\_2}}
\index{DMA\_SxNDT\_2@{DMA\_SxNDT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_2}{DMA\_SxNDT\_2}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}\label{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_3@{DMA\_SxNDT\_3}}
\index{DMA\_SxNDT\_3@{DMA\_SxNDT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_3}{DMA\_SxNDT\_3}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}\label{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_4@{DMA\_SxNDT\_4}}
\index{DMA\_SxNDT\_4@{DMA\_SxNDT\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_4}{DMA\_SxNDT\_4}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}\label{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_5@{DMA\_SxNDT\_5}}
\index{DMA\_SxNDT\_5@{DMA\_SxNDT\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_5}{DMA\_SxNDT\_5}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}\label{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_6@{DMA\_SxNDT\_6}}
\index{DMA\_SxNDT\_6@{DMA\_SxNDT\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_6}{DMA\_SxNDT\_6}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}\label{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_7@{DMA\_SxNDT\_7}}
\index{DMA\_SxNDT\_7@{DMA\_SxNDT\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_7}{DMA\_SxNDT\_7}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}\label{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_8@{DMA\_SxNDT\_8}}
\index{DMA\_SxNDT\_8@{DMA\_SxNDT\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_8}{DMA\_SxNDT\_8}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}\label{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!DMA\_SxNDT\_9@{DMA\_SxNDT\_9}}
\index{DMA\_SxNDT\_9@{DMA\_SxNDT\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{DMA\_SxNDT\_9}{DMA\_SxNDT\_9}}
{\footnotesize\ttfamily \#define DMA\+\_\+\+Sx\+NDT\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}\label{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR0@{EXTI\_EMR\_MR0}}
\index{EXTI\_EMR\_MR0@{EXTI\_EMR\_MR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR0}{EXTI\_EMR\_MR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Event Mask on line 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}\label{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR1@{EXTI\_EMR\_MR1}}
\index{EXTI\_EMR\_MR1@{EXTI\_EMR\_MR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR1}{EXTI\_EMR\_MR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Event Mask on line 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}\label{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR10@{EXTI\_EMR\_MR10}}
\index{EXTI\_EMR\_MR10@{EXTI\_EMR\_MR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR10}{EXTI\_EMR\_MR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Event Mask on line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}\label{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR11@{EXTI\_EMR\_MR11}}
\index{EXTI\_EMR\_MR11@{EXTI\_EMR\_MR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR11}{EXTI\_EMR\_MR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Event Mask on line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}\label{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR12@{EXTI\_EMR\_MR12}}
\index{EXTI\_EMR\_MR12@{EXTI\_EMR\_MR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR12}{EXTI\_EMR\_MR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Event Mask on line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}\label{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR13@{EXTI\_EMR\_MR13}}
\index{EXTI\_EMR\_MR13@{EXTI\_EMR\_MR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR13}{EXTI\_EMR\_MR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Event Mask on line 13 \Hypertarget{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}\label{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR14@{EXTI\_EMR\_MR14}}
\index{EXTI\_EMR\_MR14@{EXTI\_EMR\_MR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR14}{EXTI\_EMR\_MR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Event Mask on line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}\label{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR15@{EXTI\_EMR\_MR15}}
\index{EXTI\_EMR\_MR15@{EXTI\_EMR\_MR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR15}{EXTI\_EMR\_MR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Event Mask on line 15 \Hypertarget{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}\label{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR16@{EXTI\_EMR\_MR16}}
\index{EXTI\_EMR\_MR16@{EXTI\_EMR\_MR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR16}{EXTI\_EMR\_MR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Event Mask on line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}\label{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR17@{EXTI\_EMR\_MR17}}
\index{EXTI\_EMR\_MR17@{EXTI\_EMR\_MR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR17}{EXTI\_EMR\_MR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Event Mask on line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}\label{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR18@{EXTI\_EMR\_MR18}}
\index{EXTI\_EMR\_MR18@{EXTI\_EMR\_MR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR18}{EXTI\_EMR\_MR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Event Mask on line 18 \Hypertarget{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}\label{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR19@{EXTI\_EMR\_MR19}}
\index{EXTI\_EMR\_MR19@{EXTI\_EMR\_MR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR19}{EXTI\_EMR\_MR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR19~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Event Mask on line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}\label{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR2@{EXTI\_EMR\_MR2}}
\index{EXTI\_EMR\_MR2@{EXTI\_EMR\_MR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR2}{EXTI\_EMR\_MR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Event Mask on line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}\label{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR3@{EXTI\_EMR\_MR3}}
\index{EXTI\_EMR\_MR3@{EXTI\_EMR\_MR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR3}{EXTI\_EMR\_MR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Event Mask on line 3 \Hypertarget{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}\label{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR4@{EXTI\_EMR\_MR4}}
\index{EXTI\_EMR\_MR4@{EXTI\_EMR\_MR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR4}{EXTI\_EMR\_MR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Event Mask on line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}\label{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR5@{EXTI\_EMR\_MR5}}
\index{EXTI\_EMR\_MR5@{EXTI\_EMR\_MR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR5}{EXTI\_EMR\_MR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Event Mask on line 5 \Hypertarget{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}\label{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR6@{EXTI\_EMR\_MR6}}
\index{EXTI\_EMR\_MR6@{EXTI\_EMR\_MR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR6}{EXTI\_EMR\_MR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Event Mask on line 6 \Hypertarget{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}\label{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR7@{EXTI\_EMR\_MR7}}
\index{EXTI\_EMR\_MR7@{EXTI\_EMR\_MR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR7}{EXTI\_EMR\_MR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Event Mask on line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}\label{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR8@{EXTI\_EMR\_MR8}}
\index{EXTI\_EMR\_MR8@{EXTI\_EMR\_MR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR8}{EXTI\_EMR\_MR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Event Mask on line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}\label{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_EMR\_MR9@{EXTI\_EMR\_MR9}}
\index{EXTI\_EMR\_MR9@{EXTI\_EMR\_MR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_EMR\_MR9}{EXTI\_EMR\_MR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+EMR\+\_\+\+MR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Event Mask on line 9 \Hypertarget{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}\label{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR0@{EXTI\_FTSR\_TR0}}
\index{EXTI\_FTSR\_TR0@{EXTI\_FTSR\_TR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR0}{EXTI\_FTSR\_TR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Falling trigger event configuration bit of line 0 \Hypertarget{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}\label{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR1@{EXTI\_FTSR\_TR1}}
\index{EXTI\_FTSR\_TR1@{EXTI\_FTSR\_TR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR1}{EXTI\_FTSR\_TR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Falling trigger event configuration bit of line 1 \Hypertarget{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}\label{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR10@{EXTI\_FTSR\_TR10}}
\index{EXTI\_FTSR\_TR10@{EXTI\_FTSR\_TR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR10}{EXTI\_FTSR\_TR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Falling trigger event configuration bit of line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}\label{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR11@{EXTI\_FTSR\_TR11}}
\index{EXTI\_FTSR\_TR11@{EXTI\_FTSR\_TR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR11}{EXTI\_FTSR\_TR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Falling trigger event configuration bit of line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}\label{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR12@{EXTI\_FTSR\_TR12}}
\index{EXTI\_FTSR\_TR12@{EXTI\_FTSR\_TR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR12}{EXTI\_FTSR\_TR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Falling trigger event configuration bit of line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}\label{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR13@{EXTI\_FTSR\_TR13}}
\index{EXTI\_FTSR\_TR13@{EXTI\_FTSR\_TR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR13}{EXTI\_FTSR\_TR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Falling trigger event configuration bit of line 13 \Hypertarget{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}\label{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR14@{EXTI\_FTSR\_TR14}}
\index{EXTI\_FTSR\_TR14@{EXTI\_FTSR\_TR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR14}{EXTI\_FTSR\_TR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Falling trigger event configuration bit of line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}\label{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR15@{EXTI\_FTSR\_TR15}}
\index{EXTI\_FTSR\_TR15@{EXTI\_FTSR\_TR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR15}{EXTI\_FTSR\_TR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Falling trigger event configuration bit of line 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}\label{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR16@{EXTI\_FTSR\_TR16}}
\index{EXTI\_FTSR\_TR16@{EXTI\_FTSR\_TR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR16}{EXTI\_FTSR\_TR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Falling trigger event configuration bit of line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}\label{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR17@{EXTI\_FTSR\_TR17}}
\index{EXTI\_FTSR\_TR17@{EXTI\_FTSR\_TR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR17}{EXTI\_FTSR\_TR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Falling trigger event configuration bit of line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}\label{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR18@{EXTI\_FTSR\_TR18}}
\index{EXTI\_FTSR\_TR18@{EXTI\_FTSR\_TR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR18}{EXTI\_FTSR\_TR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Falling trigger event configuration bit of line 18 \Hypertarget{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}\label{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR19@{EXTI\_FTSR\_TR19}}
\index{EXTI\_FTSR\_TR19@{EXTI\_FTSR\_TR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR19}{EXTI\_FTSR\_TR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR19~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Falling trigger event configuration bit of line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}\label{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR2@{EXTI\_FTSR\_TR2}}
\index{EXTI\_FTSR\_TR2@{EXTI\_FTSR\_TR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR2}{EXTI\_FTSR\_TR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Falling trigger event configuration bit of line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}\label{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR3@{EXTI\_FTSR\_TR3}}
\index{EXTI\_FTSR\_TR3@{EXTI\_FTSR\_TR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR3}{EXTI\_FTSR\_TR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Falling trigger event configuration bit of line 3 \Hypertarget{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}\label{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR4@{EXTI\_FTSR\_TR4}}
\index{EXTI\_FTSR\_TR4@{EXTI\_FTSR\_TR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR4}{EXTI\_FTSR\_TR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Falling trigger event configuration bit of line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}\label{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR5@{EXTI\_FTSR\_TR5}}
\index{EXTI\_FTSR\_TR5@{EXTI\_FTSR\_TR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR5}{EXTI\_FTSR\_TR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Falling trigger event configuration bit of line 5 \Hypertarget{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}\label{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR6@{EXTI\_FTSR\_TR6}}
\index{EXTI\_FTSR\_TR6@{EXTI\_FTSR\_TR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR6}{EXTI\_FTSR\_TR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Falling trigger event configuration bit of line 6 \Hypertarget{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}\label{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR7@{EXTI\_FTSR\_TR7}}
\index{EXTI\_FTSR\_TR7@{EXTI\_FTSR\_TR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR7}{EXTI\_FTSR\_TR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Falling trigger event configuration bit of line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}\label{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR8@{EXTI\_FTSR\_TR8}}
\index{EXTI\_FTSR\_TR8@{EXTI\_FTSR\_TR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR8}{EXTI\_FTSR\_TR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Falling trigger event configuration bit of line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}\label{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_FTSR\_TR9@{EXTI\_FTSR\_TR9}}
\index{EXTI\_FTSR\_TR9@{EXTI\_FTSR\_TR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_FTSR\_TR9}{EXTI\_FTSR\_TR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+FTSR\+\_\+\+TR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Falling trigger event configuration bit of line 9 \Hypertarget{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}\label{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR0@{EXTI\_IMR\_MR0}}
\index{EXTI\_IMR\_MR0@{EXTI\_IMR\_MR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR0}{EXTI\_IMR\_MR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Interrupt Mask on line 0 \Hypertarget{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}\label{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR1@{EXTI\_IMR\_MR1}}
\index{EXTI\_IMR\_MR1@{EXTI\_IMR\_MR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR1}{EXTI\_IMR\_MR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Interrupt Mask on line 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}\label{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR10@{EXTI\_IMR\_MR10}}
\index{EXTI\_IMR\_MR10@{EXTI\_IMR\_MR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR10}{EXTI\_IMR\_MR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Interrupt Mask on line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}\label{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR11@{EXTI\_IMR\_MR11}}
\index{EXTI\_IMR\_MR11@{EXTI\_IMR\_MR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR11}{EXTI\_IMR\_MR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Interrupt Mask on line 11 \Hypertarget{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}\label{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR12@{EXTI\_IMR\_MR12}}
\index{EXTI\_IMR\_MR12@{EXTI\_IMR\_MR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR12}{EXTI\_IMR\_MR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Interrupt Mask on line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}\label{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR13@{EXTI\_IMR\_MR13}}
\index{EXTI\_IMR\_MR13@{EXTI\_IMR\_MR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR13}{EXTI\_IMR\_MR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Interrupt Mask on line 13 \Hypertarget{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}\label{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR14@{EXTI\_IMR\_MR14}}
\index{EXTI\_IMR\_MR14@{EXTI\_IMR\_MR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR14}{EXTI\_IMR\_MR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Interrupt Mask on line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}\label{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR15@{EXTI\_IMR\_MR15}}
\index{EXTI\_IMR\_MR15@{EXTI\_IMR\_MR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR15}{EXTI\_IMR\_MR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Interrupt Mask on line 15 \Hypertarget{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}\label{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR16@{EXTI\_IMR\_MR16}}
\index{EXTI\_IMR\_MR16@{EXTI\_IMR\_MR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR16}{EXTI\_IMR\_MR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Interrupt Mask on line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}\label{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR17@{EXTI\_IMR\_MR17}}
\index{EXTI\_IMR\_MR17@{EXTI\_IMR\_MR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR17}{EXTI\_IMR\_MR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Interrupt Mask on line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}\label{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR18@{EXTI\_IMR\_MR18}}
\index{EXTI\_IMR\_MR18@{EXTI\_IMR\_MR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR18}{EXTI\_IMR\_MR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Interrupt Mask on line 18 \Hypertarget{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}\label{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR19@{EXTI\_IMR\_MR19}}
\index{EXTI\_IMR\_MR19@{EXTI\_IMR\_MR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR19}{EXTI\_IMR\_MR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR19~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Interrupt Mask on line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}\label{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR2@{EXTI\_IMR\_MR2}}
\index{EXTI\_IMR\_MR2@{EXTI\_IMR\_MR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR2}{EXTI\_IMR\_MR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Interrupt Mask on line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}\label{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR3@{EXTI\_IMR\_MR3}}
\index{EXTI\_IMR\_MR3@{EXTI\_IMR\_MR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR3}{EXTI\_IMR\_MR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Interrupt Mask on line 3 \Hypertarget{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}\label{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR4@{EXTI\_IMR\_MR4}}
\index{EXTI\_IMR\_MR4@{EXTI\_IMR\_MR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR4}{EXTI\_IMR\_MR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Interrupt Mask on line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}\label{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR5@{EXTI\_IMR\_MR5}}
\index{EXTI\_IMR\_MR5@{EXTI\_IMR\_MR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR5}{EXTI\_IMR\_MR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Interrupt Mask on line 5 \Hypertarget{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}\label{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR6@{EXTI\_IMR\_MR6}}
\index{EXTI\_IMR\_MR6@{EXTI\_IMR\_MR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR6}{EXTI\_IMR\_MR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Interrupt Mask on line 6 \Hypertarget{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}\label{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR7@{EXTI\_IMR\_MR7}}
\index{EXTI\_IMR\_MR7@{EXTI\_IMR\_MR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR7}{EXTI\_IMR\_MR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Interrupt Mask on line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}\label{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR8@{EXTI\_IMR\_MR8}}
\index{EXTI\_IMR\_MR8@{EXTI\_IMR\_MR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR8}{EXTI\_IMR\_MR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Interrupt Mask on line 8 \Hypertarget{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}\label{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_IMR\_MR9@{EXTI\_IMR\_MR9}}
\index{EXTI\_IMR\_MR9@{EXTI\_IMR\_MR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_IMR\_MR9}{EXTI\_IMR\_MR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+IMR\+\_\+\+MR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Interrupt Mask on line 9 \Hypertarget{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}\label{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR0@{EXTI\_PR\_PR0}}
\index{EXTI\_PR\_PR0@{EXTI\_PR\_PR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR0}{EXTI\_PR\_PR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Pending bit for line 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}\label{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR1@{EXTI\_PR\_PR1}}
\index{EXTI\_PR\_PR1@{EXTI\_PR\_PR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR1}{EXTI\_PR\_PR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Pending bit for line 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}\label{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR10@{EXTI\_PR\_PR10}}
\index{EXTI\_PR\_PR10@{EXTI\_PR\_PR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR10}{EXTI\_PR\_PR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Pending bit for line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}\label{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR11@{EXTI\_PR\_PR11}}
\index{EXTI\_PR\_PR11@{EXTI\_PR\_PR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR11}{EXTI\_PR\_PR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Pending bit for line 11 \Hypertarget{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}\label{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR12@{EXTI\_PR\_PR12}}
\index{EXTI\_PR\_PR12@{EXTI\_PR\_PR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR12}{EXTI\_PR\_PR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Pending bit for line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}\label{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR13@{EXTI\_PR\_PR13}}
\index{EXTI\_PR\_PR13@{EXTI\_PR\_PR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR13}{EXTI\_PR\_PR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Pending bit for line 13 \Hypertarget{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}\label{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR14@{EXTI\_PR\_PR14}}
\index{EXTI\_PR\_PR14@{EXTI\_PR\_PR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR14}{EXTI\_PR\_PR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Pending bit for line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}\label{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR15@{EXTI\_PR\_PR15}}
\index{EXTI\_PR\_PR15@{EXTI\_PR\_PR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR15}{EXTI\_PR\_PR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Pending bit for line 15 \Hypertarget{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}\label{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR16@{EXTI\_PR\_PR16}}
\index{EXTI\_PR\_PR16@{EXTI\_PR\_PR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR16}{EXTI\_PR\_PR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Pending bit for line 16 \Hypertarget{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}\label{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR17@{EXTI\_PR\_PR17}}
\index{EXTI\_PR\_PR17@{EXTI\_PR\_PR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR17}{EXTI\_PR\_PR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Pending bit for line 17 \Hypertarget{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}\label{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR18@{EXTI\_PR\_PR18}}
\index{EXTI\_PR\_PR18@{EXTI\_PR\_PR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR18}{EXTI\_PR\_PR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Pending bit for line 18 \Hypertarget{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}\label{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR19@{EXTI\_PR\_PR19}}
\index{EXTI\_PR\_PR19@{EXTI\_PR\_PR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR19}{EXTI\_PR\_PR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR19~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Pending bit for line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}\label{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR2@{EXTI\_PR\_PR2}}
\index{EXTI\_PR\_PR2@{EXTI\_PR\_PR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR2}{EXTI\_PR\_PR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Pending bit for line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}\label{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR3@{EXTI\_PR\_PR3}}
\index{EXTI\_PR\_PR3@{EXTI\_PR\_PR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR3}{EXTI\_PR\_PR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Pending bit for line 3 \Hypertarget{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}\label{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR4@{EXTI\_PR\_PR4}}
\index{EXTI\_PR\_PR4@{EXTI\_PR\_PR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR4}{EXTI\_PR\_PR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Pending bit for line 4 \Hypertarget{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}\label{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR5@{EXTI\_PR\_PR5}}
\index{EXTI\_PR\_PR5@{EXTI\_PR\_PR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR5}{EXTI\_PR\_PR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Pending bit for line 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}\label{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR6@{EXTI\_PR\_PR6}}
\index{EXTI\_PR\_PR6@{EXTI\_PR\_PR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR6}{EXTI\_PR\_PR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Pending bit for line 6 \Hypertarget{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}\label{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR7@{EXTI\_PR\_PR7}}
\index{EXTI\_PR\_PR7@{EXTI\_PR\_PR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR7}{EXTI\_PR\_PR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Pending bit for line 7 \Hypertarget{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}\label{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR8@{EXTI\_PR\_PR8}}
\index{EXTI\_PR\_PR8@{EXTI\_PR\_PR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR8}{EXTI\_PR\_PR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Pending bit for line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}\label{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_PR\_PR9@{EXTI\_PR\_PR9}}
\index{EXTI\_PR\_PR9@{EXTI\_PR\_PR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_PR\_PR9}{EXTI\_PR\_PR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+PR\+\_\+\+PR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Pending bit for line 9 \Hypertarget{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}\label{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR0@{EXTI\_RTSR\_TR0}}
\index{EXTI\_RTSR\_TR0@{EXTI\_RTSR\_TR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR0}{EXTI\_RTSR\_TR0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Rising trigger event configuration bit of line 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}\label{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR1@{EXTI\_RTSR\_TR1}}
\index{EXTI\_RTSR\_TR1@{EXTI\_RTSR\_TR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR1}{EXTI\_RTSR\_TR1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Rising trigger event configuration bit of line 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}\label{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR10@{EXTI\_RTSR\_TR10}}
\index{EXTI\_RTSR\_TR10@{EXTI\_RTSR\_TR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR10}{EXTI\_RTSR\_TR10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Rising trigger event configuration bit of line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}\label{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR11@{EXTI\_RTSR\_TR11}}
\index{EXTI\_RTSR\_TR11@{EXTI\_RTSR\_TR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR11}{EXTI\_RTSR\_TR11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Rising trigger event configuration bit of line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}\label{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR12@{EXTI\_RTSR\_TR12}}
\index{EXTI\_RTSR\_TR12@{EXTI\_RTSR\_TR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR12}{EXTI\_RTSR\_TR12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Rising trigger event configuration bit of line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}\label{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR13@{EXTI\_RTSR\_TR13}}
\index{EXTI\_RTSR\_TR13@{EXTI\_RTSR\_TR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR13}{EXTI\_RTSR\_TR13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Rising trigger event configuration bit of line 13 \Hypertarget{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}\label{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR14@{EXTI\_RTSR\_TR14}}
\index{EXTI\_RTSR\_TR14@{EXTI\_RTSR\_TR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR14}{EXTI\_RTSR\_TR14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Rising trigger event configuration bit of line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}\label{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR15@{EXTI\_RTSR\_TR15}}
\index{EXTI\_RTSR\_TR15@{EXTI\_RTSR\_TR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR15}{EXTI\_RTSR\_TR15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Rising trigger event configuration bit of line 15 \Hypertarget{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}\label{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR16@{EXTI\_RTSR\_TR16}}
\index{EXTI\_RTSR\_TR16@{EXTI\_RTSR\_TR16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR16}{EXTI\_RTSR\_TR16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Rising trigger event configuration bit of line 16 \Hypertarget{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}\label{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR17@{EXTI\_RTSR\_TR17}}
\index{EXTI\_RTSR\_TR17@{EXTI\_RTSR\_TR17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR17}{EXTI\_RTSR\_TR17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Rising trigger event configuration bit of line 17 \Hypertarget{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}\label{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR18@{EXTI\_RTSR\_TR18}}
\index{EXTI\_RTSR\_TR18@{EXTI\_RTSR\_TR18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR18}{EXTI\_RTSR\_TR18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Rising trigger event configuration bit of line 18 \Hypertarget{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}\label{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR19@{EXTI\_RTSR\_TR19}}
\index{EXTI\_RTSR\_TR19@{EXTI\_RTSR\_TR19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR19}{EXTI\_RTSR\_TR19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR19~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Rising trigger event configuration bit of line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}\label{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR2@{EXTI\_RTSR\_TR2}}
\index{EXTI\_RTSR\_TR2@{EXTI\_RTSR\_TR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR2}{EXTI\_RTSR\_TR2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Rising trigger event configuration bit of line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}\label{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR3@{EXTI\_RTSR\_TR3}}
\index{EXTI\_RTSR\_TR3@{EXTI\_RTSR\_TR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR3}{EXTI\_RTSR\_TR3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Rising trigger event configuration bit of line 3 \Hypertarget{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}\label{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR4@{EXTI\_RTSR\_TR4}}
\index{EXTI\_RTSR\_TR4@{EXTI\_RTSR\_TR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR4}{EXTI\_RTSR\_TR4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Rising trigger event configuration bit of line 4 \Hypertarget{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}\label{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR5@{EXTI\_RTSR\_TR5}}
\index{EXTI\_RTSR\_TR5@{EXTI\_RTSR\_TR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR5}{EXTI\_RTSR\_TR5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Rising trigger event configuration bit of line 5 \Hypertarget{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}\label{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR6@{EXTI\_RTSR\_TR6}}
\index{EXTI\_RTSR\_TR6@{EXTI\_RTSR\_TR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR6}{EXTI\_RTSR\_TR6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Rising trigger event configuration bit of line 6 \Hypertarget{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}\label{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR7@{EXTI\_RTSR\_TR7}}
\index{EXTI\_RTSR\_TR7@{EXTI\_RTSR\_TR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR7}{EXTI\_RTSR\_TR7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Rising trigger event configuration bit of line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}\label{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR8@{EXTI\_RTSR\_TR8}}
\index{EXTI\_RTSR\_TR8@{EXTI\_RTSR\_TR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR8}{EXTI\_RTSR\_TR8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Rising trigger event configuration bit of line 8 \Hypertarget{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}\label{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_RTSR\_TR9@{EXTI\_RTSR\_TR9}}
\index{EXTI\_RTSR\_TR9@{EXTI\_RTSR\_TR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_RTSR\_TR9}{EXTI\_RTSR\_TR9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+RTSR\+\_\+\+TR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Rising trigger event configuration bit of line 9 \Hypertarget{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}\label{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER0@{EXTI\_SWIER\_SWIER0}}
\index{EXTI\_SWIER\_SWIER0@{EXTI\_SWIER\_SWIER0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER0}{EXTI\_SWIER\_SWIER0}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Software Interrupt on line 0 \Hypertarget{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}\label{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER1@{EXTI\_SWIER\_SWIER1}}
\index{EXTI\_SWIER\_SWIER1@{EXTI\_SWIER\_SWIER1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER1}{EXTI\_SWIER\_SWIER1}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Software Interrupt on line 1 \Hypertarget{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}\label{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER10@{EXTI\_SWIER\_SWIER10}}
\index{EXTI\_SWIER\_SWIER10@{EXTI\_SWIER\_SWIER10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER10}{EXTI\_SWIER\_SWIER10}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Software Interrupt on line 10 \Hypertarget{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}\label{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER11@{EXTI\_SWIER\_SWIER11}}
\index{EXTI\_SWIER\_SWIER11@{EXTI\_SWIER\_SWIER11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER11}{EXTI\_SWIER\_SWIER11}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Software Interrupt on line 11 \Hypertarget{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}\label{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER12@{EXTI\_SWIER\_SWIER12}}
\index{EXTI\_SWIER\_SWIER12@{EXTI\_SWIER\_SWIER12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER12}{EXTI\_SWIER\_SWIER12}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Software Interrupt on line 12 \Hypertarget{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}\label{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER13@{EXTI\_SWIER\_SWIER13}}
\index{EXTI\_SWIER\_SWIER13@{EXTI\_SWIER\_SWIER13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER13}{EXTI\_SWIER\_SWIER13}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Software Interrupt on line 13 \Hypertarget{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}\label{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER14@{EXTI\_SWIER\_SWIER14}}
\index{EXTI\_SWIER\_SWIER14@{EXTI\_SWIER\_SWIER14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER14}{EXTI\_SWIER\_SWIER14}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Software Interrupt on line 14 \Hypertarget{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}\label{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER15@{EXTI\_SWIER\_SWIER15}}
\index{EXTI\_SWIER\_SWIER15@{EXTI\_SWIER\_SWIER15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER15}{EXTI\_SWIER\_SWIER15}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Software Interrupt on line 15 \Hypertarget{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}\label{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER16@{EXTI\_SWIER\_SWIER16}}
\index{EXTI\_SWIER\_SWIER16@{EXTI\_SWIER\_SWIER16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER16}{EXTI\_SWIER\_SWIER16}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Software Interrupt on line 16 \Hypertarget{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}\label{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER17@{EXTI\_SWIER\_SWIER17}}
\index{EXTI\_SWIER\_SWIER17@{EXTI\_SWIER\_SWIER17}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER17}{EXTI\_SWIER\_SWIER17}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER17~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Software Interrupt on line 17 \Hypertarget{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}\label{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER18@{EXTI\_SWIER\_SWIER18}}
\index{EXTI\_SWIER\_SWIER18@{EXTI\_SWIER\_SWIER18}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER18}{EXTI\_SWIER\_SWIER18}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER18~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Software Interrupt on line 18 \Hypertarget{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}\label{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER19@{EXTI\_SWIER\_SWIER19}}
\index{EXTI\_SWIER\_SWIER19@{EXTI\_SWIER\_SWIER19}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER19}{EXTI\_SWIER\_SWIER19}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER19~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Software Interrupt on line 19 \Hypertarget{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}\label{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER2@{EXTI\_SWIER\_SWIER2}}
\index{EXTI\_SWIER\_SWIER2@{EXTI\_SWIER\_SWIER2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER2}{EXTI\_SWIER\_SWIER2}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Software Interrupt on line 2 \Hypertarget{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}\label{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER3@{EXTI\_SWIER\_SWIER3}}
\index{EXTI\_SWIER\_SWIER3@{EXTI\_SWIER\_SWIER3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER3}{EXTI\_SWIER\_SWIER3}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Software Interrupt on line 3 \Hypertarget{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}\label{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER4@{EXTI\_SWIER\_SWIER4}}
\index{EXTI\_SWIER\_SWIER4@{EXTI\_SWIER\_SWIER4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER4}{EXTI\_SWIER\_SWIER4}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Software Interrupt on line 4 \Hypertarget{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}\label{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER5@{EXTI\_SWIER\_SWIER5}}
\index{EXTI\_SWIER\_SWIER5@{EXTI\_SWIER\_SWIER5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER5}{EXTI\_SWIER\_SWIER5}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Software Interrupt on line 5 \Hypertarget{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}\label{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER6@{EXTI\_SWIER\_SWIER6}}
\index{EXTI\_SWIER\_SWIER6@{EXTI\_SWIER\_SWIER6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER6}{EXTI\_SWIER\_SWIER6}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Software Interrupt on line 6 \Hypertarget{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}\label{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER7@{EXTI\_SWIER\_SWIER7}}
\index{EXTI\_SWIER\_SWIER7@{EXTI\_SWIER\_SWIER7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER7}{EXTI\_SWIER\_SWIER7}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Software Interrupt on line 7 \Hypertarget{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}\label{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER8@{EXTI\_SWIER\_SWIER8}}
\index{EXTI\_SWIER\_SWIER8@{EXTI\_SWIER\_SWIER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER8}{EXTI\_SWIER\_SWIER8}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Software Interrupt on line 8 \Hypertarget{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}\label{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!EXTI\_SWIER\_SWIER9@{EXTI\_SWIER\_SWIER9}}
\index{EXTI\_SWIER\_SWIER9@{EXTI\_SWIER\_SWIER9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{EXTI\_SWIER\_SWIER9}{EXTI\_SWIER\_SWIER9}}
{\footnotesize\ttfamily \#define EXTI\+\_\+\+SWIER\+\_\+\+SWIER9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Software Interrupt on line 9 \Hypertarget{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49}\label{group___peripheral___registers___bits___definition_ga277876cbec14426a7a70ed6b3ead6d49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_BYTE0\_ADDRESS@{FLASH\_ACR\_BYTE0\_ADDRESS}}
\index{FLASH\_ACR\_BYTE0\_ADDRESS@{FLASH\_ACR\_BYTE0\_ADDRESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_BYTE0\_ADDRESS}{FLASH\_ACR\_BYTE0\_ADDRESS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C00)}

\Hypertarget{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e}\label{group___peripheral___registers___bits___definition_gac7c5712edb158a725d8647c6af19544e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_BYTE2\_ADDRESS@{FLASH\_ACR\_BYTE2\_ADDRESS}}
\index{FLASH\_ACR\_BYTE2\_ADDRESS@{FLASH\_ACR\_BYTE2\_ADDRESS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_BYTE2\_ADDRESS}{FLASH\_ACR\_BYTE2\_ADDRESS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40023\+C03)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896}\label{group___peripheral___registers___bits___definition_ga5a9a5cc3aa05dc62264addab1008c896} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_DCEN@{FLASH\_ACR\_DCEN}}
\index{FLASH\_ACR\_DCEN@{FLASH\_ACR\_DCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_DCEN}{FLASH\_ACR\_DCEN}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+DCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7}\label{group___peripheral___registers___bits___definition_gac53d7c85551a9829014d6027d67ce6c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_DCRST@{FLASH\_ACR\_DCRST}}
\index{FLASH\_ACR\_DCRST@{FLASH\_ACR\_DCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_DCRST}{FLASH\_ACR\_DCRST}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+DCRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711}\label{group___peripheral___registers___bits___definition_ga51d8b1dd2c46942d377c579a38dce711} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_ICEN@{FLASH\_ACR\_ICEN}}
\index{FLASH\_ACR\_ICEN@{FLASH\_ACR\_ICEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_ICEN}{FLASH\_ACR\_ICEN}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+ICEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5}\label{group___peripheral___registers___bits___definition_ga923ff88475799eea9285f77f5383ced5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_ICRST@{FLASH\_ACR\_ICRST}}
\index{FLASH\_ACR\_ICRST@{FLASH\_ACR\_ICRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_ICRST}{FLASH\_ACR\_ICRST}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+ICRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}\label{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY@{FLASH\_ACR\_LATENCY}}
\index{FLASH\_ACR\_LATENCY@{FLASH\_ACR\_LATENCY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY}{FLASH\_ACR\_LATENCY}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2}\label{group___peripheral___registers___bits___definition_ga936324709ea40109331b76849da2c8b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_0WS@{FLASH\_ACR\_LATENCY\_0WS}}
\index{FLASH\_ACR\_LATENCY\_0WS@{FLASH\_ACR\_LATENCY\_0WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_0WS}{FLASH\_ACR\_LATENCY\_0WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621}\label{group___peripheral___registers___bits___definition_gaec66af244e6afb5bbf9816d7c76e1621} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_1WS@{FLASH\_ACR\_LATENCY\_1WS}}
\index{FLASH\_ACR\_LATENCY\_1WS@{FLASH\_ACR\_LATENCY\_1WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_1WS}{FLASH\_ACR\_LATENCY\_1WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257}\label{group___peripheral___registers___bits___definition_gad9b09ca8db6df455d0b8f810f8521257} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_2WS@{FLASH\_ACR\_LATENCY\_2WS}}
\index{FLASH\_ACR\_LATENCY\_2WS@{FLASH\_ACR\_LATENCY\_2WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_2WS}{FLASH\_ACR\_LATENCY\_2WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063}\label{group___peripheral___registers___bits___definition_ga3437dcee177845a407919d3b2d9bd063} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_3WS@{FLASH\_ACR\_LATENCY\_3WS}}
\index{FLASH\_ACR\_LATENCY\_3WS@{FLASH\_ACR\_LATENCY\_3WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_3WS}{FLASH\_ACR\_LATENCY\_3WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

\Hypertarget{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad}\label{group___peripheral___registers___bits___definition_gad3594f2a9e12213efe75cd7df646e1ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_4WS@{FLASH\_ACR\_LATENCY\_4WS}}
\index{FLASH\_ACR\_LATENCY\_4WS@{FLASH\_ACR\_LATENCY\_4WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_4WS}{FLASH\_ACR\_LATENCY\_4WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918}\label{group___peripheral___registers___bits___definition_ga67e55ca49f028a701d0c81420a6e2918} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_5WS@{FLASH\_ACR\_LATENCY\_5WS}}
\index{FLASH\_ACR\_LATENCY\_5WS@{FLASH\_ACR\_LATENCY\_5WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_5WS}{FLASH\_ACR\_LATENCY\_5WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000005)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be}\label{group___peripheral___registers___bits___definition_ga3019ff197b4fd698e9625c9abb67f4be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_6WS@{FLASH\_ACR\_LATENCY\_6WS}}
\index{FLASH\_ACR\_LATENCY\_6WS@{FLASH\_ACR\_LATENCY\_6WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_6WS}{FLASH\_ACR\_LATENCY\_6WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000006)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e}\label{group___peripheral___registers___bits___definition_gaa164c6e6fdfcae274a84dc87ca87b95e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_LATENCY\_7WS@{FLASH\_ACR\_LATENCY\_7WS}}
\index{FLASH\_ACR\_LATENCY\_7WS@{FLASH\_ACR\_LATENCY\_7WS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_7WS}{FLASH\_ACR\_LATENCY\_7WS}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)}

\Hypertarget{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0}\label{group___peripheral___registers___bits___definition_ga082e7e91fffee86db39676396d01a8e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_ACR\_PRFTEN@{FLASH\_ACR\_PRFTEN}}
\index{FLASH\_ACR\_PRFTEN@{FLASH\_ACR\_PRFTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_ACR\_PRFTEN}{FLASH\_ACR\_PRFTEN}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+ACR\+\_\+\+PRFTEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0}\label{group___peripheral___registers___bits___definition_gab9e69856f654ec430a42791a34799db0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_EOPIE@{FLASH\_CR\_EOPIE}}
\index{FLASH\_CR\_EOPIE@{FLASH\_CR\_EOPIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_EOPIE}{FLASH\_CR\_EOPIE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+EOPIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784}\label{group___peripheral___registers___bits___definition_gab25f1fa4127fa015361b61a6f3180784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_LOCK@{FLASH\_CR\_LOCK}}
\index{FLASH\_CR\_LOCK@{FLASH\_CR\_LOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_LOCK}{FLASH\_CR\_LOCK}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+LOCK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a}\label{group___peripheral___registers___bits___definition_ga4a287aa5a625125301306a02fb69c53a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_MER@{FLASH\_CR\_MER}}
\index{FLASH\_CR\_MER@{FLASH\_CR\_MER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_MER}{FLASH\_CR\_MER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+MER~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661}\label{group___peripheral___registers___bits___definition_ga47754b39bd7a7c79c251d6376f97f661} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PG@{FLASH\_CR\_PG}}
\index{FLASH\_CR\_PG@{FLASH\_CR\_PG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_PG}{FLASH\_CR\_PG}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f}\label{group___peripheral___registers___bits___definition_ga948ebea4921be9f981292b6e6733b00f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PSIZE@{FLASH\_CR\_PSIZE}}
\index{FLASH\_CR\_PSIZE@{FLASH\_CR\_PSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_PSIZE}{FLASH\_CR\_PSIZE}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PSIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

\Hypertarget{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}\label{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PSIZE\_0@{FLASH\_CR\_PSIZE\_0}}
\index{FLASH\_CR\_PSIZE\_0@{FLASH\_CR\_PSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_PSIZE\_0}{FLASH\_CR\_PSIZE\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}\label{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_PSIZE\_1@{FLASH\_CR\_PSIZE\_1}}
\index{FLASH\_CR\_PSIZE\_1@{FLASH\_CR\_PSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_PSIZE\_1}{FLASH\_CR\_PSIZE\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56}\label{group___peripheral___registers___bits___definition_gae0e561d67b381c4bd8714cd6a9c15f56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SER@{FLASH\_CR\_SER}}
\index{FLASH\_CR\_SER@{FLASH\_CR\_SER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SER}{FLASH\_CR\_SER}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SER~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d}\label{group___peripheral___registers___bits___definition_ga4375b021000bd1acdecab7f72240f57d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB@{FLASH\_CR\_SNB}}
\index{FLASH\_CR\_SNB@{FLASH\_CR\_SNB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SNB}{FLASH\_CR\_SNB}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F8)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}\label{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_0@{FLASH\_CR\_SNB\_0}}
\index{FLASH\_CR\_SNB\_0@{FLASH\_CR\_SNB\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SNB\_0}{FLASH\_CR\_SNB\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}\label{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_1@{FLASH\_CR\_SNB\_1}}
\index{FLASH\_CR\_SNB\_1@{FLASH\_CR\_SNB\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SNB\_1}{FLASH\_CR\_SNB\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}\label{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_2@{FLASH\_CR\_SNB\_2}}
\index{FLASH\_CR\_SNB\_2@{FLASH\_CR\_SNB\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SNB\_2}{FLASH\_CR\_SNB\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}\label{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_3@{FLASH\_CR\_SNB\_3}}
\index{FLASH\_CR\_SNB\_3@{FLASH\_CR\_SNB\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SNB\_3}{FLASH\_CR\_SNB\_3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}\label{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_SNB\_4@{FLASH\_CR\_SNB\_4}}
\index{FLASH\_CR\_SNB\_4@{FLASH\_CR\_SNB\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_SNB\_4}{FLASH\_CR\_SNB\_4}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864}\label{group___peripheral___registers___bits___definition_gafe4dd28134f93f52b1d4ec5b36a99864} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_CR\_STRT@{FLASH\_CR\_STRT}}
\index{FLASH\_CR\_STRT@{FLASH\_CR\_STRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_CR\_STRT}{FLASH\_CR\_STRT}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+CR\+\_\+\+STRT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a}\label{group___peripheral___registers___bits___definition_ga166b108d44b55fef7da25bb1a9696d4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP@{FLASH\_OPTCR1\_nWRP}}
\index{FLASH\_OPTCR1\_nWRP@{FLASH\_OPTCR1\_nWRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP}{FLASH\_OPTCR1\_nWRP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF0000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}\label{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_0@{FLASH\_OPTCR1\_nWRP\_0}}
\index{FLASH\_OPTCR1\_nWRP\_0@{FLASH\_OPTCR1\_nWRP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_0}{FLASH\_OPTCR1\_nWRP\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}\label{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_1@{FLASH\_OPTCR1\_nWRP\_1}}
\index{FLASH\_OPTCR1\_nWRP\_1@{FLASH\_OPTCR1\_nWRP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_1}{FLASH\_OPTCR1\_nWRP\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}\label{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_10@{FLASH\_OPTCR1\_nWRP\_10}}
\index{FLASH\_OPTCR1\_nWRP\_10@{FLASH\_OPTCR1\_nWRP\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_10}{FLASH\_OPTCR1\_nWRP\_10}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}\label{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_11@{FLASH\_OPTCR1\_nWRP\_11}}
\index{FLASH\_OPTCR1\_nWRP\_11@{FLASH\_OPTCR1\_nWRP\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_11}{FLASH\_OPTCR1\_nWRP\_11}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}\label{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_2@{FLASH\_OPTCR1\_nWRP\_2}}
\index{FLASH\_OPTCR1\_nWRP\_2@{FLASH\_OPTCR1\_nWRP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_2}{FLASH\_OPTCR1\_nWRP\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}\label{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_3@{FLASH\_OPTCR1\_nWRP\_3}}
\index{FLASH\_OPTCR1\_nWRP\_3@{FLASH\_OPTCR1\_nWRP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_3}{FLASH\_OPTCR1\_nWRP\_3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}\label{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_4@{FLASH\_OPTCR1\_nWRP\_4}}
\index{FLASH\_OPTCR1\_nWRP\_4@{FLASH\_OPTCR1\_nWRP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_4}{FLASH\_OPTCR1\_nWRP\_4}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}\label{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_5@{FLASH\_OPTCR1\_nWRP\_5}}
\index{FLASH\_OPTCR1\_nWRP\_5@{FLASH\_OPTCR1\_nWRP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_5}{FLASH\_OPTCR1\_nWRP\_5}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}\label{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_6@{FLASH\_OPTCR1\_nWRP\_6}}
\index{FLASH\_OPTCR1\_nWRP\_6@{FLASH\_OPTCR1\_nWRP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_6}{FLASH\_OPTCR1\_nWRP\_6}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}\label{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_7@{FLASH\_OPTCR1\_nWRP\_7}}
\index{FLASH\_OPTCR1\_nWRP\_7@{FLASH\_OPTCR1\_nWRP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_7}{FLASH\_OPTCR1\_nWRP\_7}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}\label{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_8@{FLASH\_OPTCR1\_nWRP\_8}}
\index{FLASH\_OPTCR1\_nWRP\_8@{FLASH\_OPTCR1\_nWRP\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_8}{FLASH\_OPTCR1\_nWRP\_8}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}\label{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR1\_nWRP\_9@{FLASH\_OPTCR1\_nWRP\_9}}
\index{FLASH\_OPTCR1\_nWRP\_9@{FLASH\_OPTCR1\_nWRP\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR1\_nWRP\_9}{FLASH\_OPTCR1\_nWRP\_9}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead}\label{group___peripheral___registers___bits___definition_ga62cadc42caa03753ab8733da2b957ead} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_BOR\_LEV@{FLASH\_OPTCR\_BOR\_LEV}}
\index{FLASH\_OPTCR\_BOR\_LEV@{FLASH\_OPTCR\_BOR\_LEV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_BOR\_LEV}{FLASH\_OPTCR\_BOR\_LEV}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27}\label{group___peripheral___registers___bits___definition_gaf842eaac29efd86925c9431a8eb99b27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_BOR\_LEV\_0@{FLASH\_OPTCR\_BOR\_LEV\_0}}
\index{FLASH\_OPTCR\_BOR\_LEV\_0@{FLASH\_OPTCR\_BOR\_LEV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_BOR\_LEV\_0}{FLASH\_OPTCR\_BOR\_LEV\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212}\label{group___peripheral___registers___bits___definition_ga2971824f63351f09ad3db521d6a5b212} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_BOR\_LEV\_1@{FLASH\_OPTCR\_BOR\_LEV\_1}}
\index{FLASH\_OPTCR\_BOR\_LEV\_1@{FLASH\_OPTCR\_BOR\_LEV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_BOR\_LEV\_1}{FLASH\_OPTCR\_BOR\_LEV\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f}\label{group___peripheral___registers___bits___definition_ga82102d640fe1d3e6e9f9c6a3e0adb56f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nRST\_STDBY@{FLASH\_OPTCR\_nRST\_STDBY}}
\index{FLASH\_OPTCR\_nRST\_STDBY@{FLASH\_OPTCR\_nRST\_STDBY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nRST\_STDBY}{FLASH\_OPTCR\_nRST\_STDBY}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2}\label{group___peripheral___registers___bits___definition_ga12b1ec98e521815433b3eec1e4136fd2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nRST\_STOP@{FLASH\_OPTCR\_nRST\_STOP}}
\index{FLASH\_OPTCR\_nRST\_STOP@{FLASH\_OPTCR\_nRST\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nRST\_STOP}{FLASH\_OPTCR\_nRST\_STOP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1}\label{group___peripheral___registers___bits___definition_ga2c2bbd885cff2e6c16662a014f3125e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP@{FLASH\_OPTCR\_nWRP}}
\index{FLASH\_OPTCR\_nWRP@{FLASH\_OPTCR\_nWRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP}{FLASH\_OPTCR\_nWRP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca}\label{group___peripheral___registers___bits___definition_ga823e5c42b89e152a8394c3fa6c8811ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_0@{FLASH\_OPTCR\_nWRP\_0}}
\index{FLASH\_OPTCR\_nWRP\_0@{FLASH\_OPTCR\_nWRP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_0}{FLASH\_OPTCR\_nWRP\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c}\label{group___peripheral___registers___bits___definition_ga4d0ef7c876b297706a26dda017441f9c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_1@{FLASH\_OPTCR\_nWRP\_1}}
\index{FLASH\_OPTCR\_nWRP\_1@{FLASH\_OPTCR\_nWRP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_1}{FLASH\_OPTCR\_nWRP\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead}\label{group___peripheral___registers___bits___definition_ga38f22bae03f31d60f0c6aded7cd29ead} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_10@{FLASH\_OPTCR\_nWRP\_10}}
\index{FLASH\_OPTCR\_nWRP\_10@{FLASH\_OPTCR\_nWRP\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_10}{FLASH\_OPTCR\_nWRP\_10}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239}\label{group___peripheral___registers___bits___definition_gac11ce7f6df6922142fc54fb8d376e239} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_11@{FLASH\_OPTCR\_nWRP\_11}}
\index{FLASH\_OPTCR\_nWRP\_11@{FLASH\_OPTCR\_nWRP\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_11}{FLASH\_OPTCR\_nWRP\_11}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522}\label{group___peripheral___registers___bits___definition_ga96c5b96918f1871febfb31a026028522} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_2@{FLASH\_OPTCR\_nWRP\_2}}
\index{FLASH\_OPTCR\_nWRP\_2@{FLASH\_OPTCR\_nWRP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_2}{FLASH\_OPTCR\_nWRP\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634}\label{group___peripheral___registers___bits___definition_gabb0fa51cc0e95dcc79b74f451898f634} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_3@{FLASH\_OPTCR\_nWRP\_3}}
\index{FLASH\_OPTCR\_nWRP\_3@{FLASH\_OPTCR\_nWRP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_3}{FLASH\_OPTCR\_nWRP\_3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb}\label{group___peripheral___registers___bits___definition_gad936542dd4c587babd790e92783d90fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_4@{FLASH\_OPTCR\_nWRP\_4}}
\index{FLASH\_OPTCR\_nWRP\_4@{FLASH\_OPTCR\_nWRP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_4}{FLASH\_OPTCR\_nWRP\_4}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca}\label{group___peripheral___registers___bits___definition_gae20268ac71dad90ee983642bb328e8ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_5@{FLASH\_OPTCR\_nWRP\_5}}
\index{FLASH\_OPTCR\_nWRP\_5@{FLASH\_OPTCR\_nWRP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_5}{FLASH\_OPTCR\_nWRP\_5}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8}\label{group___peripheral___registers___bits___definition_ga947616eac2be3f26ae1a3d748e70cac8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_6@{FLASH\_OPTCR\_nWRP\_6}}
\index{FLASH\_OPTCR\_nWRP\_6@{FLASH\_OPTCR\_nWRP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_6}{FLASH\_OPTCR\_nWRP\_6}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1}\label{group___peripheral___registers___bits___definition_gaa4d248e42a97e1c852cbea42b25598e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_7@{FLASH\_OPTCR\_nWRP\_7}}
\index{FLASH\_OPTCR\_nWRP\_7@{FLASH\_OPTCR\_nWRP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_7}{FLASH\_OPTCR\_nWRP\_7}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f}\label{group___peripheral___registers___bits___definition_gadb38a3c5a67d67160a33d1762ed0f51f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_8@{FLASH\_OPTCR\_nWRP\_8}}
\index{FLASH\_OPTCR\_nWRP\_8@{FLASH\_OPTCR\_nWRP\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_8}{FLASH\_OPTCR\_nWRP\_8}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c}\label{group___peripheral___registers___bits___definition_ga5e186dbacd1587760b167b9ae4166c5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_nWRP\_9@{FLASH\_OPTCR\_nWRP\_9}}
\index{FLASH\_OPTCR\_nWRP\_9@{FLASH\_OPTCR\_nWRP\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_nWRP\_9}{FLASH\_OPTCR\_nWRP\_9}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904}\label{group___peripheral___registers___bits___definition_ga4c1da080e341fca41ce7f7d661cc4904} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_OPTLOCK@{FLASH\_OPTCR\_OPTLOCK}}
\index{FLASH\_OPTCR\_OPTLOCK@{FLASH\_OPTCR\_OPTLOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_OPTLOCK}{FLASH\_OPTCR\_OPTLOCK}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5}\label{group___peripheral___registers___bits___definition_ga0858d561d4790c86b64a60204a09a3b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_OPTSTRT@{FLASH\_OPTCR\_OPTSTRT}}
\index{FLASH\_OPTCR\_OPTSTRT@{FLASH\_OPTCR\_OPTSTRT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_OPTSTRT}{FLASH\_OPTCR\_OPTSTRT}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a}\label{group___peripheral___registers___bits___definition_gaa180c5732c34b271618aa58695c8ff5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP@{FLASH\_OPTCR\_RDP}}
\index{FLASH\_OPTCR\_RDP@{FLASH\_OPTCR\_RDP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP}{FLASH\_OPTCR\_RDP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FF00)}

\Hypertarget{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}\label{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_0@{FLASH\_OPTCR\_RDP\_0}}
\index{FLASH\_OPTCR\_RDP\_0@{FLASH\_OPTCR\_RDP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_0}{FLASH\_OPTCR\_RDP\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}\label{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_1@{FLASH\_OPTCR\_RDP\_1}}
\index{FLASH\_OPTCR\_RDP\_1@{FLASH\_OPTCR\_RDP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_1}{FLASH\_OPTCR\_RDP\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}\label{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_2@{FLASH\_OPTCR\_RDP\_2}}
\index{FLASH\_OPTCR\_RDP\_2@{FLASH\_OPTCR\_RDP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_2}{FLASH\_OPTCR\_RDP\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}\label{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_3@{FLASH\_OPTCR\_RDP\_3}}
\index{FLASH\_OPTCR\_RDP\_3@{FLASH\_OPTCR\_RDP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_3}{FLASH\_OPTCR\_RDP\_3}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}\label{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_4@{FLASH\_OPTCR\_RDP\_4}}
\index{FLASH\_OPTCR\_RDP\_4@{FLASH\_OPTCR\_RDP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_4}{FLASH\_OPTCR\_RDP\_4}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}\label{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_5@{FLASH\_OPTCR\_RDP\_5}}
\index{FLASH\_OPTCR\_RDP\_5@{FLASH\_OPTCR\_RDP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_5}{FLASH\_OPTCR\_RDP\_5}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}\label{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_6@{FLASH\_OPTCR\_RDP\_6}}
\index{FLASH\_OPTCR\_RDP\_6@{FLASH\_OPTCR\_RDP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_6}{FLASH\_OPTCR\_RDP\_6}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}\label{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_RDP\_7@{FLASH\_OPTCR\_RDP\_7}}
\index{FLASH\_OPTCR\_RDP\_7@{FLASH\_OPTCR\_RDP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_RDP\_7}{FLASH\_OPTCR\_RDP\_7}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504}\label{group___peripheral___registers___bits___definition_gaf38cbe85e3a2c30dbe6ccb3b3e636504} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_OPTCR\_WDG\_SW@{FLASH\_OPTCR\_WDG\_SW}}
\index{FLASH\_OPTCR\_WDG\_SW@{FLASH\_OPTCR\_WDG\_SW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_OPTCR\_WDG\_SW}{FLASH\_OPTCR\_WDG\_SW}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368}\label{group___peripheral___registers___bits___definition_ga4b86181a96fd2f1cc3828e9d8d83d368} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_BSY@{FLASH\_SR\_BSY}}
\index{FLASH\_SR\_BSY@{FLASH\_SR\_BSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_BSY}{FLASH\_SR\_BSY}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+BSY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b}\label{group___peripheral___registers___bits___definition_gae1301c6b487cfefa247c54a576a0c12b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_EOP@{FLASH\_SR\_EOP}}
\index{FLASH\_SR\_EOP@{FLASH\_SR\_EOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_EOP}{FLASH\_SR\_EOP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+EOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0}\label{group___peripheral___registers___bits___definition_gac98c2458e114e7f419f3222673878ce0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGAERR@{FLASH\_SR\_PGAERR}}
\index{FLASH\_SR\_PGAERR@{FLASH\_SR\_PGAERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_PGAERR}{FLASH\_SR\_PGAERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGAERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869}\label{group___peripheral___registers___bits___definition_ga7fd2704724528be959f82089f67e3869} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGPERR@{FLASH\_SR\_PGPERR}}
\index{FLASH\_SR\_PGPERR@{FLASH\_SR\_PGPERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_PGPERR}{FLASH\_SR\_PGPERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGPERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4}\label{group___peripheral___registers___bits___definition_ga5d76ad3629a288bee0136b8b34f274f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_PGSERR@{FLASH\_SR\_PGSERR}}
\index{FLASH\_SR\_PGSERR@{FLASH\_SR\_PGSERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_PGSERR}{FLASH\_SR\_PGSERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+PGSERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff}\label{group___peripheral___registers___bits___definition_gab779aa8b88258e15c183041744a846ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_SOP@{FLASH\_SR\_SOP}}
\index{FLASH\_SR\_SOP@{FLASH\_SR\_SOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_SOP}{FLASH\_SR\_SOP}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+SOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01}\label{group___peripheral___registers___bits___definition_gabf6f52f59b01530928d747cf32bd4d01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!FLASH\_SR\_WRPERR@{FLASH\_SR\_WRPERR}}
\index{FLASH\_SR\_WRPERR@{FLASH\_SR\_WRPERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_SR\_WRPERR}{FLASH\_SR\_WRPERR}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+SR\+\_\+\+WRPERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742}\label{group___peripheral___registers___bits___definition_ga831554de814ae2941c7f527ed6b0a742} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_0@{GPIO\_BSRR\_BR\_0}}
\index{GPIO\_BSRR\_BR\_0@{GPIO\_BSRR\_BR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_0}{GPIO\_BSRR\_BR\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07}\label{group___peripheral___registers___bits___definition_ga6cf488fcb38fc660f7e3d1820a12ae07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_1@{GPIO\_BSRR\_BR\_1}}
\index{GPIO\_BSRR\_BR\_1@{GPIO\_BSRR\_BR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_1}{GPIO\_BSRR\_BR\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef}\label{group___peripheral___registers___bits___definition_ga7c14a1c84cc91ff1d21b6802cda7d7ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_10@{GPIO\_BSRR\_BR\_10}}
\index{GPIO\_BSRR\_BR\_10@{GPIO\_BSRR\_BR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_10}{GPIO\_BSRR\_BR\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9}\label{group___peripheral___registers___bits___definition_ga498185a76dcc2305113c5d168c2844d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_11@{GPIO\_BSRR\_BR\_11}}
\index{GPIO\_BSRR\_BR\_11@{GPIO\_BSRR\_BR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_11}{GPIO\_BSRR\_BR\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff}\label{group___peripheral___registers___bits___definition_ga222460b26eaba7d333bb4d4ae9426aff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_12@{GPIO\_BSRR\_BR\_12}}
\index{GPIO\_BSRR\_BR\_12@{GPIO\_BSRR\_BR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_12}{GPIO\_BSRR\_BR\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af}\label{group___peripheral___registers___bits___definition_gaca2dc3bd09745f8de6c6788fb1d106af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_13@{GPIO\_BSRR\_BR\_13}}
\index{GPIO\_BSRR\_BR\_13@{GPIO\_BSRR\_BR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_13}{GPIO\_BSRR\_BR\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1}\label{group___peripheral___registers___bits___definition_ga67c96f72bdd15516e22097a3a3dad5f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_14@{GPIO\_BSRR\_BR\_14}}
\index{GPIO\_BSRR\_BR\_14@{GPIO\_BSRR\_BR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_14}{GPIO\_BSRR\_BR\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544}\label{group___peripheral___registers___bits___definition_ga6eaa59f6afa3fcebaf2a27c31ae38544} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_15@{GPIO\_BSRR\_BR\_15}}
\index{GPIO\_BSRR\_BR\_15@{GPIO\_BSRR\_BR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_15}{GPIO\_BSRR\_BR\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893}\label{group___peripheral___registers___bits___definition_ga7fe0f9386b50b899fdf1f9008c54f893} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_2@{GPIO\_BSRR\_BR\_2}}
\index{GPIO\_BSRR\_BR\_2@{GPIO\_BSRR\_BR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_2}{GPIO\_BSRR\_BR\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796}\label{group___peripheral___registers___bits___definition_ga42b377f0c5f564fb39480afe43ee8796} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_3@{GPIO\_BSRR\_BR\_3}}
\index{GPIO\_BSRR\_BR\_3@{GPIO\_BSRR\_BR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_3}{GPIO\_BSRR\_BR\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88}\label{group___peripheral___registers___bits___definition_gab723c0327da5fb41fe366416b7d61d88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_4@{GPIO\_BSRR\_BR\_4}}
\index{GPIO\_BSRR\_BR\_4@{GPIO\_BSRR\_BR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_4}{GPIO\_BSRR\_BR\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27}\label{group___peripheral___registers___bits___definition_ga0d6d8644953029e183eda4404fe9bd27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_5@{GPIO\_BSRR\_BR\_5}}
\index{GPIO\_BSRR\_BR\_5@{GPIO\_BSRR\_BR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_5}{GPIO\_BSRR\_BR\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe}\label{group___peripheral___registers___bits___definition_ga59e4a03667e8a750fd2e775edc44ecbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_6@{GPIO\_BSRR\_BR\_6}}
\index{GPIO\_BSRR\_BR\_6@{GPIO\_BSRR\_BR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_6}{GPIO\_BSRR\_BR\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8}\label{group___peripheral___registers___bits___definition_gafca85d377fe820e5099d870342d634a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_7@{GPIO\_BSRR\_BR\_7}}
\index{GPIO\_BSRR\_BR\_7@{GPIO\_BSRR\_BR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_7}{GPIO\_BSRR\_BR\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd}\label{group___peripheral___registers___bits___definition_gab02c6e6e879085fd8912facf86d822cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_8@{GPIO\_BSRR\_BR\_8}}
\index{GPIO\_BSRR\_BR\_8@{GPIO\_BSRR\_BR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_8}{GPIO\_BSRR\_BR\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58}\label{group___peripheral___registers___bits___definition_ga47ff03b3d52a7f40ae15cc167b34cc58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BR\_9@{GPIO\_BSRR\_BR\_9}}
\index{GPIO\_BSRR\_BR\_9@{GPIO\_BSRR\_BR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BR\_9}{GPIO\_BSRR\_BR\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5}\label{group___peripheral___registers___bits___definition_ga4b69748fd2f5e2890e784bc0970b31d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_0@{GPIO\_BSRR\_BS\_0}}
\index{GPIO\_BSRR\_BS\_0@{GPIO\_BSRR\_BS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_0}{GPIO\_BSRR\_BS\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a}\label{group___peripheral___registers___bits___definition_gaa887cd170c757a2954ae8384908d030a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_1@{GPIO\_BSRR\_BS\_1}}
\index{GPIO\_BSRR\_BS\_1@{GPIO\_BSRR\_BS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_1}{GPIO\_BSRR\_BS\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137}\label{group___peripheral___registers___bits___definition_gaa58e335b962fc81af70d19dbd09d9137} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_10@{GPIO\_BSRR\_BS\_10}}
\index{GPIO\_BSRR\_BS\_10@{GPIO\_BSRR\_BS\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_10}{GPIO\_BSRR\_BS\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036}\label{group___peripheral___registers___bits___definition_ga5744153a68c73330e2ebe9a9a0ef8036} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_11@{GPIO\_BSRR\_BS\_11}}
\index{GPIO\_BSRR\_BS\_11@{GPIO\_BSRR\_BS\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_11}{GPIO\_BSRR\_BS\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208}\label{group___peripheral___registers___bits___definition_ga78652a72a05249db1d343735d1764208} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_12@{GPIO\_BSRR\_BS\_12}}
\index{GPIO\_BSRR\_BS\_12@{GPIO\_BSRR\_BS\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_12}{GPIO\_BSRR\_BS\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be}\label{group___peripheral___registers___bits___definition_ga6367e64393bc954efa6fdce80e94f1be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_13@{GPIO\_BSRR\_BS\_13}}
\index{GPIO\_BSRR\_BS\_13@{GPIO\_BSRR\_BS\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_13}{GPIO\_BSRR\_BS\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41}\label{group___peripheral___registers___bits___definition_gaa8c5c56ab4bc16dd7341203c73899e41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_14@{GPIO\_BSRR\_BS\_14}}
\index{GPIO\_BSRR\_BS\_14@{GPIO\_BSRR\_BS\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_14}{GPIO\_BSRR\_BS\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d}\label{group___peripheral___registers___bits___definition_ga66c0c77c304415bdccf47a0f08b58e4d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_15@{GPIO\_BSRR\_BS\_15}}
\index{GPIO\_BSRR\_BS\_15@{GPIO\_BSRR\_BS\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_15}{GPIO\_BSRR\_BS\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a}\label{group___peripheral___registers___bits___definition_gaa59c6fcfc63587ebe3cbf640cc74776a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_2@{GPIO\_BSRR\_BS\_2}}
\index{GPIO\_BSRR\_BS\_2@{GPIO\_BSRR\_BS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_2}{GPIO\_BSRR\_BS\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152}\label{group___peripheral___registers___bits___definition_gac41aaeaf32b8837f8f6e29e09ed92152} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_3@{GPIO\_BSRR\_BS\_3}}
\index{GPIO\_BSRR\_BS\_3@{GPIO\_BSRR\_BS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_3}{GPIO\_BSRR\_BS\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231}\label{group___peripheral___registers___bits___definition_ga002773af2697ddca1bac26831cfbf231} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_4@{GPIO\_BSRR\_BS\_4}}
\index{GPIO\_BSRR\_BS\_4@{GPIO\_BSRR\_BS\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_4}{GPIO\_BSRR\_BS\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763}\label{group___peripheral___registers___bits___definition_gaf9f2671eae81f28d0054b62ca5e2f763} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_5@{GPIO\_BSRR\_BS\_5}}
\index{GPIO\_BSRR\_BS\_5@{GPIO\_BSRR\_BS\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_5}{GPIO\_BSRR\_BS\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6}\label{group___peripheral___registers___bits___definition_ga5dab92d27518649b3807aa4c8ef376b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_6@{GPIO\_BSRR\_BS\_6}}
\index{GPIO\_BSRR\_BS\_6@{GPIO\_BSRR\_BS\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_6}{GPIO\_BSRR\_BS\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6}\label{group___peripheral___registers___bits___definition_gaac4945b022950bdb9570e744279a0dd6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_7@{GPIO\_BSRR\_BS\_7}}
\index{GPIO\_BSRR\_BS\_7@{GPIO\_BSRR\_BS\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_7}{GPIO\_BSRR\_BS\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9}\label{group___peripheral___registers___bits___definition_ga648026b2f11d992bb0e3383644be4eb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_8@{GPIO\_BSRR\_BS\_8}}
\index{GPIO\_BSRR\_BS\_8@{GPIO\_BSRR\_BS\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_8}{GPIO\_BSRR\_BS\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88}\label{group___peripheral___registers___bits___definition_ga9db2ccea6361f65c6bf156aa57cd4b88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_BSRR\_BS\_9@{GPIO\_BSRR\_BS\_9}}
\index{GPIO\_BSRR\_BS\_9@{GPIO\_BSRR\_BS\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_BSRR\_BS\_9}{GPIO\_BSRR\_BS\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}\label{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_0@{GPIO\_IDR\_IDR\_0}}
\index{GPIO\_IDR\_IDR\_0@{GPIO\_IDR\_IDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_0}{GPIO\_IDR\_IDR\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}\label{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_1@{GPIO\_IDR\_IDR\_1}}
\index{GPIO\_IDR\_IDR\_1@{GPIO\_IDR\_IDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_1}{GPIO\_IDR\_IDR\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}\label{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_10@{GPIO\_IDR\_IDR\_10}}
\index{GPIO\_IDR\_IDR\_10@{GPIO\_IDR\_IDR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_10}{GPIO\_IDR\_IDR\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}\label{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_11@{GPIO\_IDR\_IDR\_11}}
\index{GPIO\_IDR\_IDR\_11@{GPIO\_IDR\_IDR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_11}{GPIO\_IDR\_IDR\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}\label{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_12@{GPIO\_IDR\_IDR\_12}}
\index{GPIO\_IDR\_IDR\_12@{GPIO\_IDR\_IDR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_12}{GPIO\_IDR\_IDR\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}\label{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_13@{GPIO\_IDR\_IDR\_13}}
\index{GPIO\_IDR\_IDR\_13@{GPIO\_IDR\_IDR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_13}{GPIO\_IDR\_IDR\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}\label{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_14@{GPIO\_IDR\_IDR\_14}}
\index{GPIO\_IDR\_IDR\_14@{GPIO\_IDR\_IDR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_14}{GPIO\_IDR\_IDR\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}\label{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_15@{GPIO\_IDR\_IDR\_15}}
\index{GPIO\_IDR\_IDR\_15@{GPIO\_IDR\_IDR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_15}{GPIO\_IDR\_IDR\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}\label{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_2@{GPIO\_IDR\_IDR\_2}}
\index{GPIO\_IDR\_IDR\_2@{GPIO\_IDR\_IDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_2}{GPIO\_IDR\_IDR\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}\label{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_3@{GPIO\_IDR\_IDR\_3}}
\index{GPIO\_IDR\_IDR\_3@{GPIO\_IDR\_IDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_3}{GPIO\_IDR\_IDR\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}\label{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_4@{GPIO\_IDR\_IDR\_4}}
\index{GPIO\_IDR\_IDR\_4@{GPIO\_IDR\_IDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_4}{GPIO\_IDR\_IDR\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}\label{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_5@{GPIO\_IDR\_IDR\_5}}
\index{GPIO\_IDR\_IDR\_5@{GPIO\_IDR\_IDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_5}{GPIO\_IDR\_IDR\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}\label{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_6@{GPIO\_IDR\_IDR\_6}}
\index{GPIO\_IDR\_IDR\_6@{GPIO\_IDR\_IDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_6}{GPIO\_IDR\_IDR\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}\label{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_7@{GPIO\_IDR\_IDR\_7}}
\index{GPIO\_IDR\_IDR\_7@{GPIO\_IDR\_IDR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_7}{GPIO\_IDR\_IDR\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}\label{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_8@{GPIO\_IDR\_IDR\_8}}
\index{GPIO\_IDR\_IDR\_8@{GPIO\_IDR\_IDR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_8}{GPIO\_IDR\_IDR\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}\label{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_IDR\_IDR\_9@{GPIO\_IDR\_IDR\_9}}
\index{GPIO\_IDR\_IDR\_9@{GPIO\_IDR\_IDR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_IDR\_IDR\_9}{GPIO\_IDR\_IDR\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f}\label{group___peripheral___registers___bits___definition_gaf6ae6b6d787a6af758bfde54b6ae934f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}}
\index{GPIO\_LCKR\_LCK0@{GPIO\_LCKR\_LCK0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK0}{GPIO\_LCKR\_LCK0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a}\label{group___peripheral___registers___bits___definition_ga627d088ded79e6da761eaa880582372a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}}
\index{GPIO\_LCKR\_LCK1@{GPIO\_LCKR\_LCK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK1}{GPIO\_LCKR\_LCK1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812}\label{group___peripheral___registers___bits___definition_gaae055f5848967c7929f47e848b2ed812} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}}
\index{GPIO\_LCKR\_LCK10@{GPIO\_LCKR\_LCK10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK10}{GPIO\_LCKR\_LCK10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab}\label{group___peripheral___registers___bits___definition_ga4de971426a1248621733a9b78ef552ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}}
\index{GPIO\_LCKR\_LCK11@{GPIO\_LCKR\_LCK11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK11}{GPIO\_LCKR\_LCK11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508}\label{group___peripheral___registers___bits___definition_ga38e8685790aea3fb09194683d1f58508} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}}
\index{GPIO\_LCKR\_LCK12@{GPIO\_LCKR\_LCK12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK12}{GPIO\_LCKR\_LCK12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5}\label{group___peripheral___registers___bits___definition_gae0279fa554731160a9115c21d95312a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}}
\index{GPIO\_LCKR\_LCK13@{GPIO\_LCKR\_LCK13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK13}{GPIO\_LCKR\_LCK13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee}\label{group___peripheral___registers___bits___definition_ga8bf290cecb54b6b68ac42a544b87dcee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}}
\index{GPIO\_LCKR\_LCK14@{GPIO\_LCKR\_LCK14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK14}{GPIO\_LCKR\_LCK14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04}\label{group___peripheral___registers___bits___definition_ga47c3114c8cd603d8aee022d0b426bf04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}}
\index{GPIO\_LCKR\_LCK15@{GPIO\_LCKR\_LCK15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK15}{GPIO\_LCKR\_LCK15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de}\label{group___peripheral___registers___bits___definition_gac5a17a7348d45dbe2b2ea41a0908d7de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}}
\index{GPIO\_LCKR\_LCK2@{GPIO\_LCKR\_LCK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK2}{GPIO\_LCKR\_LCK2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402}\label{group___peripheral___registers___bits___definition_ga1597c1b50d32ed0229c38811656ba402} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}}
\index{GPIO\_LCKR\_LCK3@{GPIO\_LCKR\_LCK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK3}{GPIO\_LCKR\_LCK3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5}\label{group___peripheral___registers___bits___definition_ga723577475747d2405d86b1ab28767cb5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}}
\index{GPIO\_LCKR\_LCK4@{GPIO\_LCKR\_LCK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK4}{GPIO\_LCKR\_LCK4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18}\label{group___peripheral___registers___bits___definition_ga7c2446bfe50cbd04617496c30eda6c18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}}
\index{GPIO\_LCKR\_LCK5@{GPIO\_LCKR\_LCK5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK5}{GPIO\_LCKR\_LCK5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7}\label{group___peripheral___registers___bits___definition_ga606249f4cc3ac14cf8133b76f3c7edd7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}}
\index{GPIO\_LCKR\_LCK6@{GPIO\_LCKR\_LCK6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK6}{GPIO\_LCKR\_LCK6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4}\label{group___peripheral___registers___bits___definition_gaf998da536594af780718084cee0d22a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}}
\index{GPIO\_LCKR\_LCK7@{GPIO\_LCKR\_LCK7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK7}{GPIO\_LCKR\_LCK7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404}\label{group___peripheral___registers___bits___definition_gab00a81afcf4d92f6f5644724803b7404} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}}
\index{GPIO\_LCKR\_LCK8@{GPIO\_LCKR\_LCK8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK8}{GPIO\_LCKR\_LCK8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea}\label{group___peripheral___registers___bits___definition_gab9aa0442c88bc17eaf07c55dd84910ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}}
\index{GPIO\_LCKR\_LCK9@{GPIO\_LCKR\_LCK9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCK9}{GPIO\_LCKR\_LCK9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCK9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9}\label{group___peripheral___registers___bits___definition_gafa2a83bf31ef76ee3857c7cb0a90c4d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}}
\index{GPIO\_LCKR\_LCKK@{GPIO\_LCKR\_LCKK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_LCKR\_LCKK}{GPIO\_LCKR\_LCKK}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+LCKR\+\_\+\+LCKK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93}\label{group___peripheral___registers___bits___definition_ga7b64d47643f8d3c08c2be0722ff23b93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER0@{GPIO\_MODER\_MODER0}}
\index{GPIO\_MODER\_MODER0@{GPIO\_MODER\_MODER0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER0}{GPIO\_MODER\_MODER0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}\label{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER0\_0@{GPIO\_MODER\_MODER0\_0}}
\index{GPIO\_MODER\_MODER0\_0@{GPIO\_MODER\_MODER0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER0\_0}{GPIO\_MODER\_MODER0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}\label{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER0\_1@{GPIO\_MODER\_MODER0\_1}}
\index{GPIO\_MODER\_MODER0\_1@{GPIO\_MODER\_MODER0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER0\_1}{GPIO\_MODER\_MODER0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a}\label{group___peripheral___registers___bits___definition_ga2e0597b084c911728ee92b5fc4a2ae5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER1@{GPIO\_MODER\_MODER1}}
\index{GPIO\_MODER\_MODER1@{GPIO\_MODER\_MODER1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER1}{GPIO\_MODER\_MODER1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)}

\Hypertarget{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563}\label{group___peripheral___registers___bits___definition_gaacbdb241d7bebde85d7d0b42c2f35563} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER10@{GPIO\_MODER\_MODER10}}
\index{GPIO\_MODER\_MODER10@{GPIO\_MODER\_MODER10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER10}{GPIO\_MODER\_MODER10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}\label{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER10\_0@{GPIO\_MODER\_MODER10\_0}}
\index{GPIO\_MODER\_MODER10\_0@{GPIO\_MODER\_MODER10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER10\_0}{GPIO\_MODER\_MODER10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}\label{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER10\_1@{GPIO\_MODER\_MODER10\_1}}
\index{GPIO\_MODER\_MODER10\_1@{GPIO\_MODER\_MODER10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER10\_1}{GPIO\_MODER\_MODER10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474}\label{group___peripheral___registers___bits___definition_gaf18bc295f7195fc050221287c4564474} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER11@{GPIO\_MODER\_MODER11}}
\index{GPIO\_MODER\_MODER11@{GPIO\_MODER\_MODER11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER11}{GPIO\_MODER\_MODER11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C00000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}\label{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER11\_0@{GPIO\_MODER\_MODER11\_0}}
\index{GPIO\_MODER\_MODER11\_0@{GPIO\_MODER\_MODER11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER11\_0}{GPIO\_MODER\_MODER11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}\label{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER11\_1@{GPIO\_MODER\_MODER11\_1}}
\index{GPIO\_MODER\_MODER11\_1@{GPIO\_MODER\_MODER11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER11\_1}{GPIO\_MODER\_MODER11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597}\label{group___peripheral___registers___bits___definition_ga63101c5c410b55b668ec190422dc3597} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER12@{GPIO\_MODER\_MODER12}}
\index{GPIO\_MODER\_MODER12@{GPIO\_MODER\_MODER12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER12}{GPIO\_MODER\_MODER12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}\label{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER12\_0@{GPIO\_MODER\_MODER12\_0}}
\index{GPIO\_MODER\_MODER12\_0@{GPIO\_MODER\_MODER12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER12\_0}{GPIO\_MODER\_MODER12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}\label{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER12\_1@{GPIO\_MODER\_MODER12\_1}}
\index{GPIO\_MODER\_MODER12\_1@{GPIO\_MODER\_MODER12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER12\_1}{GPIO\_MODER\_MODER12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3}\label{group___peripheral___registers___bits___definition_ga353af246bef5dca5aadfe6fe3fd695c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER13@{GPIO\_MODER\_MODER13}}
\index{GPIO\_MODER\_MODER13@{GPIO\_MODER\_MODER13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER13}{GPIO\_MODER\_MODER13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}\label{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER13\_0@{GPIO\_MODER\_MODER13\_0}}
\index{GPIO\_MODER\_MODER13\_0@{GPIO\_MODER\_MODER13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER13\_0}{GPIO\_MODER\_MODER13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}\label{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER13\_1@{GPIO\_MODER\_MODER13\_1}}
\index{GPIO\_MODER\_MODER13\_1@{GPIO\_MODER\_MODER13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER13\_1}{GPIO\_MODER\_MODER13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1}\label{group___peripheral___registers___bits___definition_ga18a722f9682045c1d2460fedf32b02b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER14@{GPIO\_MODER\_MODER14}}
\index{GPIO\_MODER\_MODER14@{GPIO\_MODER\_MODER14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER14}{GPIO\_MODER\_MODER14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}\label{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER14\_0@{GPIO\_MODER\_MODER14\_0}}
\index{GPIO\_MODER\_MODER14\_0@{GPIO\_MODER\_MODER14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER14\_0}{GPIO\_MODER\_MODER14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}\label{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER14\_1@{GPIO\_MODER\_MODER14\_1}}
\index{GPIO\_MODER\_MODER14\_1@{GPIO\_MODER\_MODER14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER14\_1}{GPIO\_MODER\_MODER14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8}\label{group___peripheral___registers___bits___definition_gaefc40e6fae78c1c5c857346793f9d4c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER15@{GPIO\_MODER\_MODER15}}
\index{GPIO\_MODER\_MODER15@{GPIO\_MODER\_MODER15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER15}{GPIO\_MODER\_MODER15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}\label{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER15\_0@{GPIO\_MODER\_MODER15\_0}}
\index{GPIO\_MODER\_MODER15\_0@{GPIO\_MODER\_MODER15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER15\_0}{GPIO\_MODER\_MODER15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}\label{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER15\_1@{GPIO\_MODER\_MODER15\_1}}
\index{GPIO\_MODER\_MODER15\_1@{GPIO\_MODER\_MODER15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER15\_1}{GPIO\_MODER\_MODER15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}\label{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER1\_0@{GPIO\_MODER\_MODER1\_0}}
\index{GPIO\_MODER\_MODER1\_0@{GPIO\_MODER\_MODER1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER1\_0}{GPIO\_MODER\_MODER1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}\label{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER1\_1@{GPIO\_MODER\_MODER1\_1}}
\index{GPIO\_MODER\_MODER1\_1@{GPIO\_MODER\_MODER1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER1\_1}{GPIO\_MODER\_MODER1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c}\label{group___peripheral___registers___bits___definition_ga06865341707bb4dd9671ce464d99ab2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER2@{GPIO\_MODER\_MODER2}}
\index{GPIO\_MODER\_MODER2@{GPIO\_MODER\_MODER2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER2}{GPIO\_MODER\_MODER2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)}

\Hypertarget{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}\label{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER2\_0@{GPIO\_MODER\_MODER2\_0}}
\index{GPIO\_MODER\_MODER2\_0@{GPIO\_MODER\_MODER2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER2\_0}{GPIO\_MODER\_MODER2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}\label{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER2\_1@{GPIO\_MODER\_MODER2\_1}}
\index{GPIO\_MODER\_MODER2\_1@{GPIO\_MODER\_MODER2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER2\_1}{GPIO\_MODER\_MODER2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5}\label{group___peripheral___registers___bits___definition_gae06c9d07a091fb64ab53d0c899a9dda5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER3@{GPIO\_MODER\_MODER3}}
\index{GPIO\_MODER\_MODER3@{GPIO\_MODER\_MODER3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER3}{GPIO\_MODER\_MODER3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}\label{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER3\_0@{GPIO\_MODER\_MODER3\_0}}
\index{GPIO\_MODER\_MODER3\_0@{GPIO\_MODER\_MODER3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER3\_0}{GPIO\_MODER\_MODER3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}\label{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER3\_1@{GPIO\_MODER\_MODER3\_1}}
\index{GPIO\_MODER\_MODER3\_1@{GPIO\_MODER\_MODER3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER3\_1}{GPIO\_MODER\_MODER3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41}\label{group___peripheral___registers___bits___definition_ga52cf9361d90c863c107cdeb859bd8b41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER4@{GPIO\_MODER\_MODER4}}
\index{GPIO\_MODER\_MODER4@{GPIO\_MODER\_MODER4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER4}{GPIO\_MODER\_MODER4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}\label{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER4\_0@{GPIO\_MODER\_MODER4\_0}}
\index{GPIO\_MODER\_MODER4\_0@{GPIO\_MODER\_MODER4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER4\_0}{GPIO\_MODER\_MODER4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}\label{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER4\_1@{GPIO\_MODER\_MODER4\_1}}
\index{GPIO\_MODER\_MODER4\_1@{GPIO\_MODER\_MODER4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER4\_1}{GPIO\_MODER\_MODER4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360}\label{group___peripheral___registers___bits___definition_gae94ab55c126ff24572bbff0da5a3f360} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER5@{GPIO\_MODER\_MODER5}}
\index{GPIO\_MODER\_MODER5@{GPIO\_MODER\_MODER5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER5}{GPIO\_MODER\_MODER5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)}

\Hypertarget{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}\label{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER5\_0@{GPIO\_MODER\_MODER5\_0}}
\index{GPIO\_MODER\_MODER5\_0@{GPIO\_MODER\_MODER5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER5\_0}{GPIO\_MODER\_MODER5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}\label{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER5\_1@{GPIO\_MODER\_MODER5\_1}}
\index{GPIO\_MODER\_MODER5\_1@{GPIO\_MODER\_MODER5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER5\_1}{GPIO\_MODER\_MODER5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282}\label{group___peripheral___registers___bits___definition_ga97a85a1bb88cf8f730e0de38cb664282} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER6@{GPIO\_MODER\_MODER6}}
\index{GPIO\_MODER\_MODER6@{GPIO\_MODER\_MODER6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER6}{GPIO\_MODER\_MODER6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}\label{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER6\_0@{GPIO\_MODER\_MODER6\_0}}
\index{GPIO\_MODER\_MODER6\_0@{GPIO\_MODER\_MODER6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER6\_0}{GPIO\_MODER\_MODER6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}\label{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER6\_1@{GPIO\_MODER\_MODER6\_1}}
\index{GPIO\_MODER\_MODER6\_1@{GPIO\_MODER\_MODER6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER6\_1}{GPIO\_MODER\_MODER6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0}\label{group___peripheral___registers___bits___definition_ga22dc08ecc39bceba020d8e5949b658e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER7@{GPIO\_MODER\_MODER7}}
\index{GPIO\_MODER\_MODER7@{GPIO\_MODER\_MODER7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER7}{GPIO\_MODER\_MODER7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}\label{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER7\_0@{GPIO\_MODER\_MODER7\_0}}
\index{GPIO\_MODER\_MODER7\_0@{GPIO\_MODER\_MODER7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER7\_0}{GPIO\_MODER\_MODER7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}\label{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER7\_1@{GPIO\_MODER\_MODER7\_1}}
\index{GPIO\_MODER\_MODER7\_1@{GPIO\_MODER\_MODER7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER7\_1}{GPIO\_MODER\_MODER7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678}\label{group___peripheral___registers___bits___definition_gac41f2174ef4444c685ea92da1258c678} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER8@{GPIO\_MODER\_MODER8}}
\index{GPIO\_MODER\_MODER8@{GPIO\_MODER\_MODER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER8}{GPIO\_MODER\_MODER8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}\label{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER8\_0@{GPIO\_MODER\_MODER8\_0}}
\index{GPIO\_MODER\_MODER8\_0@{GPIO\_MODER\_MODER8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER8\_0}{GPIO\_MODER\_MODER8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}\label{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER8\_1@{GPIO\_MODER\_MODER8\_1}}
\index{GPIO\_MODER\_MODER8\_1@{GPIO\_MODER\_MODER8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER8\_1}{GPIO\_MODER\_MODER8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20}\label{group___peripheral___registers___bits___definition_ga5d4ed9018bf72565bab1d08c476fed20} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER9@{GPIO\_MODER\_MODER9}}
\index{GPIO\_MODER\_MODER9@{GPIO\_MODER\_MODER9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER9}{GPIO\_MODER\_MODER9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}\label{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER9\_0@{GPIO\_MODER\_MODER9\_0}}
\index{GPIO\_MODER\_MODER9\_0@{GPIO\_MODER\_MODER9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER9\_0}{GPIO\_MODER\_MODER9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}\label{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_MODER\_MODER9\_1@{GPIO\_MODER\_MODER9\_1}}
\index{GPIO\_MODER\_MODER9\_1@{GPIO\_MODER\_MODER9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_MODER\_MODER9\_1}{GPIO\_MODER\_MODER9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}\label{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_0@{GPIO\_ODR\_ODR\_0}}
\index{GPIO\_ODR\_ODR\_0@{GPIO\_ODR\_ODR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_0}{GPIO\_ODR\_ODR\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}\label{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_1@{GPIO\_ODR\_ODR\_1}}
\index{GPIO\_ODR\_ODR\_1@{GPIO\_ODR\_ODR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_1}{GPIO\_ODR\_ODR\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}\label{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_10@{GPIO\_ODR\_ODR\_10}}
\index{GPIO\_ODR\_ODR\_10@{GPIO\_ODR\_ODR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_10}{GPIO\_ODR\_ODR\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}\label{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_11@{GPIO\_ODR\_ODR\_11}}
\index{GPIO\_ODR\_ODR\_11@{GPIO\_ODR\_ODR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_11}{GPIO\_ODR\_ODR\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}\label{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_12@{GPIO\_ODR\_ODR\_12}}
\index{GPIO\_ODR\_ODR\_12@{GPIO\_ODR\_ODR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_12}{GPIO\_ODR\_ODR\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}\label{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_13@{GPIO\_ODR\_ODR\_13}}
\index{GPIO\_ODR\_ODR\_13@{GPIO\_ODR\_ODR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_13}{GPIO\_ODR\_ODR\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}\label{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_14@{GPIO\_ODR\_ODR\_14}}
\index{GPIO\_ODR\_ODR\_14@{GPIO\_ODR\_ODR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_14}{GPIO\_ODR\_ODR\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}\label{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_15@{GPIO\_ODR\_ODR\_15}}
\index{GPIO\_ODR\_ODR\_15@{GPIO\_ODR\_ODR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_15}{GPIO\_ODR\_ODR\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}\label{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_2@{GPIO\_ODR\_ODR\_2}}
\index{GPIO\_ODR\_ODR\_2@{GPIO\_ODR\_ODR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_2}{GPIO\_ODR\_ODR\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}\label{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_3@{GPIO\_ODR\_ODR\_3}}
\index{GPIO\_ODR\_ODR\_3@{GPIO\_ODR\_ODR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_3}{GPIO\_ODR\_ODR\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}\label{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_4@{GPIO\_ODR\_ODR\_4}}
\index{GPIO\_ODR\_ODR\_4@{GPIO\_ODR\_ODR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_4}{GPIO\_ODR\_ODR\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}\label{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_5@{GPIO\_ODR\_ODR\_5}}
\index{GPIO\_ODR\_ODR\_5@{GPIO\_ODR\_ODR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_5}{GPIO\_ODR\_ODR\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}\label{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_6@{GPIO\_ODR\_ODR\_6}}
\index{GPIO\_ODR\_ODR\_6@{GPIO\_ODR\_ODR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_6}{GPIO\_ODR\_ODR\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}\label{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_7@{GPIO\_ODR\_ODR\_7}}
\index{GPIO\_ODR\_ODR\_7@{GPIO\_ODR\_ODR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_7}{GPIO\_ODR\_ODR\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}\label{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_8@{GPIO\_ODR\_ODR\_8}}
\index{GPIO\_ODR\_ODR\_8@{GPIO\_ODR\_ODR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_8}{GPIO\_ODR\_ODR\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}\label{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_ODR\_ODR\_9@{GPIO\_ODR\_ODR\_9}}
\index{GPIO\_ODR\_ODR\_9@{GPIO\_ODR\_ODR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_ODR\_ODR\_9}{GPIO\_ODR\_ODR\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6}\label{group___peripheral___registers___bits___definition_ga86a137cc8e566a0da86e2fd4778938a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR0@{GPIO\_OSPEEDER\_OSPEEDR0}}
\index{GPIO\_OSPEEDER\_OSPEEDR0@{GPIO\_OSPEEDER\_OSPEEDR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR0}{GPIO\_OSPEEDER\_OSPEEDR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

\Hypertarget{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730}\label{group___peripheral___registers___bits___definition_ga95ff622f2b5941ce7202fe97a6e8c730} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR0\_0@{GPIO\_OSPEEDER\_OSPEEDR0\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR0\_0@{GPIO\_OSPEEDER\_OSPEEDR0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR0\_0}{GPIO\_OSPEEDER\_OSPEEDR0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59}\label{group___peripheral___registers___bits___definition_ga5a8e561180cdfcb7440a017d2aa10f59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR0\_1@{GPIO\_OSPEEDER\_OSPEEDR0\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR0\_1@{GPIO\_OSPEEDER\_OSPEEDR0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR0\_1}{GPIO\_OSPEEDER\_OSPEEDR0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5}\label{group___peripheral___registers___bits___definition_ga9aca2c7cf73dd7a08fee8ae9a675c1d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR1@{GPIO\_OSPEEDER\_OSPEEDR1}}
\index{GPIO\_OSPEEDER\_OSPEEDR1@{GPIO\_OSPEEDER\_OSPEEDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR1}{GPIO\_OSPEEDER\_OSPEEDR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706}\label{group___peripheral___registers___bits___definition_ga7f368a4fe9f84a2a1f75127cd92de706} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR10@{GPIO\_OSPEEDER\_OSPEEDR10}}
\index{GPIO\_OSPEEDER\_OSPEEDR10@{GPIO\_OSPEEDER\_OSPEEDR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR10}{GPIO\_OSPEEDER\_OSPEEDR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d}\label{group___peripheral___registers___bits___definition_gad24e2db3605c0510221a5d6cc18de45d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR10\_0@{GPIO\_OSPEEDER\_OSPEEDR10\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR10\_0@{GPIO\_OSPEEDER\_OSPEEDR10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR10\_0}{GPIO\_OSPEEDER\_OSPEEDR10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8}\label{group___peripheral___registers___bits___definition_gac0b5fe166b79464e9419092b50a216e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR10\_1@{GPIO\_OSPEEDER\_OSPEEDR10\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR10\_1@{GPIO\_OSPEEDER\_OSPEEDR10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR10\_1}{GPIO\_OSPEEDER\_OSPEEDR10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f}\label{group___peripheral___registers___bits___definition_ga6f6fbff92ca95c7b4b49b773993af08f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR11@{GPIO\_OSPEEDER\_OSPEEDR11}}
\index{GPIO\_OSPEEDER\_OSPEEDR11@{GPIO\_OSPEEDER\_OSPEEDR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR11}{GPIO\_OSPEEDER\_OSPEEDR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C00000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec}\label{group___peripheral___registers___bits___definition_ga7413457e1249fedd60208f6d1fe66fec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR11\_0@{GPIO\_OSPEEDER\_OSPEEDR11\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR11\_0@{GPIO\_OSPEEDER\_OSPEEDR11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR11\_0}{GPIO\_OSPEEDER\_OSPEEDR11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc}\label{group___peripheral___registers___bits___definition_gad5a0177db55f86818a42240bf188c0bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR11\_1@{GPIO\_OSPEEDER\_OSPEEDR11\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR11\_1@{GPIO\_OSPEEDER\_OSPEEDR11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR11\_1}{GPIO\_OSPEEDER\_OSPEEDR11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99}\label{group___peripheral___registers___bits___definition_gac9928dcdc592ee959941c97aed702a99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR12@{GPIO\_OSPEEDER\_OSPEEDR12}}
\index{GPIO\_OSPEEDER\_OSPEEDR12@{GPIO\_OSPEEDER\_OSPEEDR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR12}{GPIO\_OSPEEDER\_OSPEEDR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af}\label{group___peripheral___registers___bits___definition_ga68d9034e325bf95773f70a9cc94598af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR12\_0@{GPIO\_OSPEEDER\_OSPEEDR12\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR12\_0@{GPIO\_OSPEEDER\_OSPEEDR12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR12\_0}{GPIO\_OSPEEDER\_OSPEEDR12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae}\label{group___peripheral___registers___bits___definition_ga225f0a354cd3c2391ed922b08dbc0cae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR12\_1@{GPIO\_OSPEEDER\_OSPEEDR12\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR12\_1@{GPIO\_OSPEEDER\_OSPEEDR12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR12\_1}{GPIO\_OSPEEDER\_OSPEEDR12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468}\label{group___peripheral___registers___bits___definition_ga09d3845b5e708a7636cddf01c5a30468} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR13@{GPIO\_OSPEEDER\_OSPEEDR13}}
\index{GPIO\_OSPEEDER\_OSPEEDR13@{GPIO\_OSPEEDER\_OSPEEDR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR13}{GPIO\_OSPEEDER\_OSPEEDR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557}\label{group___peripheral___registers___bits___definition_ga93ce0e08aefefa639657d0ca1a169557} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR13\_0@{GPIO\_OSPEEDER\_OSPEEDR13\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR13\_0@{GPIO\_OSPEEDER\_OSPEEDR13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR13\_0}{GPIO\_OSPEEDER\_OSPEEDR13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029}\label{group___peripheral___registers___bits___definition_ga2fee18398176eeceef1a6a0229d81029} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR13\_1@{GPIO\_OSPEEDER\_OSPEEDR13\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR13\_1@{GPIO\_OSPEEDER\_OSPEEDR13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR13\_1}{GPIO\_OSPEEDER\_OSPEEDR13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f}\label{group___peripheral___registers___bits___definition_gae956b8918d07e914a3f9861de501623f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR14@{GPIO\_OSPEEDER\_OSPEEDR14}}
\index{GPIO\_OSPEEDER\_OSPEEDR14@{GPIO\_OSPEEDER\_OSPEEDR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR14}{GPIO\_OSPEEDER\_OSPEEDR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1}\label{group___peripheral___registers___bits___definition_gafcec6386ada8c016b4696b853a6d1ff1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR14\_0@{GPIO\_OSPEEDER\_OSPEEDR14\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR14\_0@{GPIO\_OSPEEDER\_OSPEEDR14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR14\_0}{GPIO\_OSPEEDER\_OSPEEDR14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d}\label{group___peripheral___registers___bits___definition_gae8fb23e47faf2dd2b69a22e36c4ea56d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR14\_1@{GPIO\_OSPEEDER\_OSPEEDR14\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR14\_1@{GPIO\_OSPEEDER\_OSPEEDR14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR14\_1}{GPIO\_OSPEEDER\_OSPEEDR14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65}\label{group___peripheral___registers___bits___definition_ga9b405fe1beed00abecfb3d83b9f94b65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR15@{GPIO\_OSPEEDER\_OSPEEDR15}}
\index{GPIO\_OSPEEDER\_OSPEEDR15@{GPIO\_OSPEEDER\_OSPEEDR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR15}{GPIO\_OSPEEDER\_OSPEEDR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8}\label{group___peripheral___registers___bits___definition_ga782862d03460b05a56d3287c971aabc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR15\_0@{GPIO\_OSPEEDER\_OSPEEDR15\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR15\_0@{GPIO\_OSPEEDER\_OSPEEDR15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR15\_0}{GPIO\_OSPEEDER\_OSPEEDR15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7}\label{group___peripheral___registers___bits___definition_ga929ae0a4ff8f30c45042715a73ab1ad7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR15\_1@{GPIO\_OSPEEDER\_OSPEEDR15\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR15\_1@{GPIO\_OSPEEDER\_OSPEEDR15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR15\_1}{GPIO\_OSPEEDER\_OSPEEDR15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156}\label{group___peripheral___registers___bits___definition_ga5dd10c0d3419e2d2fda1af77fbc28156} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR1\_0@{GPIO\_OSPEEDER\_OSPEEDR1\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR1\_0@{GPIO\_OSPEEDER\_OSPEEDR1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR1\_0}{GPIO\_OSPEEDER\_OSPEEDR1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6}\label{group___peripheral___registers___bits___definition_ga4ebe740312db53a7d49ff7f78436bcb6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR1\_1@{GPIO\_OSPEEDER\_OSPEEDR1\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR1\_1@{GPIO\_OSPEEDER\_OSPEEDR1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR1\_1}{GPIO\_OSPEEDER\_OSPEEDR1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff}\label{group___peripheral___registers___bits___definition_ga9f3dd6eabaf2dee10a45718bf9214bff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR2@{GPIO\_OSPEEDER\_OSPEEDR2}}
\index{GPIO\_OSPEEDER\_OSPEEDR2@{GPIO\_OSPEEDER\_OSPEEDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR2}{GPIO\_OSPEEDER\_OSPEEDR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)}

\Hypertarget{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e}\label{group___peripheral___registers___bits___definition_ga285b9f4328a29f624945f8fc57daab0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR2\_0@{GPIO\_OSPEEDER\_OSPEEDR2\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR2\_0@{GPIO\_OSPEEDER\_OSPEEDR2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR2\_0}{GPIO\_OSPEEDER\_OSPEEDR2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2}\label{group___peripheral___registers___bits___definition_gaeb41ac1ecdc620a7888e9714f36611c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR2\_1@{GPIO\_OSPEEDER\_OSPEEDR2\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR2\_1@{GPIO\_OSPEEDER\_OSPEEDR2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR2\_1}{GPIO\_OSPEEDER\_OSPEEDR2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6}\label{group___peripheral___registers___bits___definition_ga3bd77104c298e2cc79608954ed8a81e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR3@{GPIO\_OSPEEDER\_OSPEEDR3}}
\index{GPIO\_OSPEEDER\_OSPEEDR3@{GPIO\_OSPEEDER\_OSPEEDR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR3}{GPIO\_OSPEEDER\_OSPEEDR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

\Hypertarget{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd}\label{group___peripheral___registers___bits___definition_ga86ad8f39a6399526c2a06f5e481b7edd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR3\_0@{GPIO\_OSPEEDER\_OSPEEDR3\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR3\_0@{GPIO\_OSPEEDER\_OSPEEDR3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR3\_0}{GPIO\_OSPEEDER\_OSPEEDR3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3}\label{group___peripheral___registers___bits___definition_ga4cbbc6c634d9f64d2959bfce25e475e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR3\_1@{GPIO\_OSPEEDER\_OSPEEDR3\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR3\_1@{GPIO\_OSPEEDER\_OSPEEDR3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR3\_1}{GPIO\_OSPEEDER\_OSPEEDR3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97}\label{group___peripheral___registers___bits___definition_gae993f7764c1e10e2f5022cba2a081f97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR4@{GPIO\_OSPEEDER\_OSPEEDR4}}
\index{GPIO\_OSPEEDER\_OSPEEDR4@{GPIO\_OSPEEDER\_OSPEEDR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR4}{GPIO\_OSPEEDER\_OSPEEDR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9}\label{group___peripheral___registers___bits___definition_ga1e6579b81f162ca8d4b8ee6690b258e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR4\_0@{GPIO\_OSPEEDER\_OSPEEDR4\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR4\_0@{GPIO\_OSPEEDER\_OSPEEDR4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR4\_0}{GPIO\_OSPEEDER\_OSPEEDR4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc}\label{group___peripheral___registers___bits___definition_ga56650b0113cbb5ed50903e684abfdabc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR4\_1@{GPIO\_OSPEEDER\_OSPEEDR4\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR4\_1@{GPIO\_OSPEEDER\_OSPEEDR4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR4\_1}{GPIO\_OSPEEDER\_OSPEEDR4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add}\label{group___peripheral___registers___bits___definition_gaa6e84a83dd64be450a33a67c9ba44add} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR5@{GPIO\_OSPEEDER\_OSPEEDR5}}
\index{GPIO\_OSPEEDER\_OSPEEDR5@{GPIO\_OSPEEDER\_OSPEEDR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR5}{GPIO\_OSPEEDER\_OSPEEDR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d}\label{group___peripheral___registers___bits___definition_ga0ee63c65224da433a0f588bdd579c88d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR5\_0@{GPIO\_OSPEEDER\_OSPEEDR5\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR5\_0@{GPIO\_OSPEEDER\_OSPEEDR5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR5\_0}{GPIO\_OSPEEDER\_OSPEEDR5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de}\label{group___peripheral___registers___bits___definition_ga9feeadb829cbfbcc7f5ff5aa614e35de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR5\_1@{GPIO\_OSPEEDER\_OSPEEDR5\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR5\_1@{GPIO\_OSPEEDER\_OSPEEDR5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR5\_1}{GPIO\_OSPEEDER\_OSPEEDR5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76}\label{group___peripheral___registers___bits___definition_gaa153220faa507b53170bd49dcffcfc76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR6@{GPIO\_OSPEEDER\_OSPEEDR6}}
\index{GPIO\_OSPEEDER\_OSPEEDR6@{GPIO\_OSPEEDER\_OSPEEDR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR6}{GPIO\_OSPEEDER\_OSPEEDR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46}\label{group___peripheral___registers___bits___definition_ga314fae4f204824abf26545482246eb46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR6\_0@{GPIO\_OSPEEDER\_OSPEEDR6\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR6\_0@{GPIO\_OSPEEDER\_OSPEEDR6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR6\_0}{GPIO\_OSPEEDER\_OSPEEDR6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b}\label{group___peripheral___registers___bits___definition_gad5502c629c3894c58a5e3e5e4398f92b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR6\_1@{GPIO\_OSPEEDER\_OSPEEDR6\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR6\_1@{GPIO\_OSPEEDER\_OSPEEDR6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR6\_1}{GPIO\_OSPEEDER\_OSPEEDR6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9}\label{group___peripheral___registers___bits___definition_ga187b9c0a07272ef24ff4e579c2c724a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR7@{GPIO\_OSPEEDER\_OSPEEDR7}}
\index{GPIO\_OSPEEDER\_OSPEEDR7@{GPIO\_OSPEEDER\_OSPEEDR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR7}{GPIO\_OSPEEDER\_OSPEEDR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e}\label{group___peripheral___registers___bits___definition_gaa351c9cc66134dd2077fe4936e10068e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR7\_0@{GPIO\_OSPEEDER\_OSPEEDR7\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR7\_0@{GPIO\_OSPEEDER\_OSPEEDR7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR7\_0}{GPIO\_OSPEEDER\_OSPEEDR7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3}\label{group___peripheral___registers___bits___definition_ga5824b9a56d3ab570c90c02e959f8e8a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR7\_1@{GPIO\_OSPEEDER\_OSPEEDR7\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR7\_1@{GPIO\_OSPEEDER\_OSPEEDR7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR7\_1}{GPIO\_OSPEEDER\_OSPEEDR7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335}\label{group___peripheral___registers___bits___definition_ga57fdec64829712f410b7099168d03335} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR8@{GPIO\_OSPEEDER\_OSPEEDR8}}
\index{GPIO\_OSPEEDER\_OSPEEDR8@{GPIO\_OSPEEDER\_OSPEEDR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR8}{GPIO\_OSPEEDER\_OSPEEDR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6}\label{group___peripheral___registers___bits___definition_ga00e257135823303b40c2dfe2054c72e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR8\_0@{GPIO\_OSPEEDER\_OSPEEDR8\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR8\_0@{GPIO\_OSPEEDER\_OSPEEDR8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR8\_0}{GPIO\_OSPEEDER\_OSPEEDR8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117}\label{group___peripheral___registers___bits___definition_gab026b036652fcab5dbec7fcccd8ec117} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR8\_1@{GPIO\_OSPEEDER\_OSPEEDR8\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR8\_1@{GPIO\_OSPEEDER\_OSPEEDR8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR8\_1}{GPIO\_OSPEEDER\_OSPEEDR8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5}\label{group___peripheral___registers___bits___definition_gaf2974e9de8b939e683976d3244f946c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR9@{GPIO\_OSPEEDER\_OSPEEDR9}}
\index{GPIO\_OSPEEDER\_OSPEEDR9@{GPIO\_OSPEEDER\_OSPEEDR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR9}{GPIO\_OSPEEDER\_OSPEEDR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1}\label{group___peripheral___registers___bits___definition_ga922dc2241064ba91a32163b52dc979a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR9\_0@{GPIO\_OSPEEDER\_OSPEEDR9\_0}}
\index{GPIO\_OSPEEDER\_OSPEEDR9\_0@{GPIO\_OSPEEDER\_OSPEEDR9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR9\_0}{GPIO\_OSPEEDER\_OSPEEDR9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95}\label{group___peripheral___registers___bits___definition_ga8958bf41efda58bc0c216496c3523a95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OSPEEDER\_OSPEEDR9\_1@{GPIO\_OSPEEDER\_OSPEEDR9\_1}}
\index{GPIO\_OSPEEDER\_OSPEEDR9\_1@{GPIO\_OSPEEDER\_OSPEEDR9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OSPEEDER\_OSPEEDR9\_1}{GPIO\_OSPEEDER\_OSPEEDR9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc}\label{group___peripheral___registers___bits___definition_ga5485fbd720ed7ddb22eb3ec11245efbc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_0@{GPIO\_OTYPER\_IDR\_0}}
\index{GPIO\_OTYPER\_IDR\_0@{GPIO\_OTYPER\_IDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_0}{GPIO\_OTYPER\_IDR\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7691154d734ec08089eb3dc28a369726}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}}}

\Hypertarget{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7}\label{group___peripheral___registers___bits___definition_gaf13669e5ac3f49834766cd99be03a0d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_1@{GPIO\_OTYPER\_IDR\_1}}
\index{GPIO\_OTYPER\_IDR\_1@{GPIO\_OTYPER\_IDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_1}{GPIO\_OTYPER\_IDR\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b3e9ceaa683b7cbc89f2507ef0f110}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761}\label{group___peripheral___registers___bits___definition_ga38f82a10903250be4e628771b0276761} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_10@{GPIO\_OTYPER\_IDR\_10}}
\index{GPIO\_OTYPER\_IDR\_10@{GPIO\_OTYPER\_IDR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_10}{GPIO\_OTYPER\_IDR\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff38e1078878bdd79375295e7ab829b5}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827}\label{group___peripheral___registers___bits___definition_ga4b3d81079aa482c4670efbe56da9c827} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_11@{GPIO\_OTYPER\_IDR\_11}}
\index{GPIO\_OTYPER\_IDR\_11@{GPIO\_OTYPER\_IDR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_11}{GPIO\_OTYPER\_IDR\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c3f48e386abf1f6d97e4fb86cbaa7c}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}}}

\Hypertarget{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910}\label{group___peripheral___registers___bits___definition_gaf53e6338143d8457b3db5c6846349910} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_12@{GPIO\_OTYPER\_IDR\_12}}
\index{GPIO\_OTYPER\_IDR\_12@{GPIO\_OTYPER\_IDR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_12}{GPIO\_OTYPER\_IDR\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec151d78711f0274d3ab5b239884e645}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01}\label{group___peripheral___registers___bits___definition_ga5afdc7a368dcf575096f85deaea5ef01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_13@{GPIO\_OTYPER\_IDR\_13}}
\index{GPIO\_OTYPER\_IDR\_13@{GPIO\_OTYPER\_IDR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_13}{GPIO\_OTYPER\_IDR\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771a14a3c52f397295737e509633b05}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234}\label{group___peripheral___registers___bits___definition_ga2ecbcd9d656d45bb5de5da1506ed1234} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_14@{GPIO\_OTYPER\_IDR\_14}}
\index{GPIO\_OTYPER\_IDR\_14@{GPIO\_OTYPER\_IDR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_14}{GPIO\_OTYPER\_IDR\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0b8882f4473b5d65266792ed631f0bb}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd}\label{group___peripheral___registers___bits___definition_ga63220a77d16ca7e1475c67cfdf1ad8fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_15@{GPIO\_OTYPER\_IDR\_15}}
\index{GPIO\_OTYPER\_IDR\_15@{GPIO\_OTYPER\_IDR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_15}{GPIO\_OTYPER\_IDR\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fa9b2bca3451f0be4560333692fb5a4}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}}}

\Hypertarget{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3}\label{group___peripheral___registers___bits___definition_gad3936b414ffd9d8a7a546ecf5bee71c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_2@{GPIO\_OTYPER\_IDR\_2}}
\index{GPIO\_OTYPER\_IDR\_2@{GPIO\_OTYPER\_IDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_2}{GPIO\_OTYPER\_IDR\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32691b8213a6b9c7ddb164bcc66af7f}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}}}

\Hypertarget{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2}\label{group___peripheral___registers___bits___definition_gaba6136975598a69ca053a924534829f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_3@{GPIO\_OTYPER\_IDR\_3}}
\index{GPIO\_OTYPER\_IDR\_3@{GPIO\_OTYPER\_IDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_3}{GPIO\_OTYPER\_IDR\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172dc9a76f772c8e386ac0162e0a52fa}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}}}

\Hypertarget{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a}\label{group___peripheral___registers___bits___definition_gab4b22966bfccc5de30156b87a60db42a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_4@{GPIO\_OTYPER\_IDR\_4}}
\index{GPIO\_OTYPER\_IDR\_4@{GPIO\_OTYPER\_IDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_4}{GPIO\_OTYPER\_IDR\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aded5247a4fa0834a311679c593fcd7}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160}\label{group___peripheral___registers___bits___definition_ga503034ab19d01c3c5535208dbdaa5160} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_5@{GPIO\_OTYPER\_IDR\_5}}
\index{GPIO\_OTYPER\_IDR\_5@{GPIO\_OTYPER\_IDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_5}{GPIO\_OTYPER\_IDR\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7bf44f34ab51218a24b6b9467e9166}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}}}

\Hypertarget{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2}\label{group___peripheral___registers___bits___definition_gad6b972f5d1e519823d58098533346aa2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_6@{GPIO\_OTYPER\_IDR\_6}}
\index{GPIO\_OTYPER\_IDR\_6@{GPIO\_OTYPER\_IDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_6}{GPIO\_OTYPER\_IDR\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa5a3c8353ab0ce15d6500baf902e8b}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693}\label{group___peripheral___registers___bits___definition_ga1360495ee0a8ee3f1a6e858744b76693} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_7@{GPIO\_OTYPER\_IDR\_7}}
\index{GPIO\_OTYPER\_IDR\_7@{GPIO\_OTYPER\_IDR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_7}{GPIO\_OTYPER\_IDR\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeccc9232d1758570c7dd9d8733d9f5b6}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3}\label{group___peripheral___registers___bits___definition_ga0999b31939326c4558ff7383fb1d45c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_8@{GPIO\_OTYPER\_IDR\_8}}
\index{GPIO\_OTYPER\_IDR\_8@{GPIO\_OTYPER\_IDR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_8}{GPIO\_OTYPER\_IDR\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5f3c629daa6d4dd3ace095a127f9e1}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3}\label{group___peripheral___registers___bits___definition_ga86496faba77364680e3abb58b99636b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_IDR\_9@{GPIO\_OTYPER\_IDR\_9}}
\index{GPIO\_OTYPER\_IDR\_9@{GPIO\_OTYPER\_IDR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_IDR\_9}{GPIO\_OTYPER\_IDR\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd452f85fa151363ffbf1d263185ef0d}{GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b}\label{group___peripheral___registers___bits___definition_ga29dbb08cef82cec8fac9a0044f80d31b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_0@{GPIO\_OTYPER\_ODR\_0}}
\index{GPIO\_OTYPER\_ODR\_0@{GPIO\_OTYPER\_ODR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_0}{GPIO\_OTYPER\_ODR\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42386f40895bc86ff49eefe80708bbc6}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3}\label{group___peripheral___registers___bits___definition_ga94b10e532cafe20fe2c2e7afa91150b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_1@{GPIO\_OTYPER\_ODR\_1}}
\index{GPIO\_OTYPER\_ODR\_1@{GPIO\_OTYPER\_ODR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_1}{GPIO\_OTYPER\_ODR\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7680b11616859cd0f462703224511fb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}}}

\Hypertarget{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4}\label{group___peripheral___registers___bits___definition_gaf471b28dec1fdf0916e7beaa87d902a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_10@{GPIO\_OTYPER\_ODR\_10}}
\index{GPIO\_OTYPER\_ODR\_10@{GPIO\_OTYPER\_ODR\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_10}{GPIO\_OTYPER\_ODR\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2817e62685ec81d3ca6674d8e75187}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc}\label{group___peripheral___registers___bits___definition_ga3ac73a7dd714babf1ab5894b4460dacc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_11@{GPIO\_OTYPER\_ODR\_11}}
\index{GPIO\_OTYPER\_ODR\_11@{GPIO\_OTYPER\_ODR\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_11}{GPIO\_OTYPER\_ODR\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6022058342e528d097d2d352ccb3210c}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}}}

\Hypertarget{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d}\label{group___peripheral___registers___bits___definition_gaabcfc202ec3ee578aee32375a092a23d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_12@{GPIO\_OTYPER\_ODR\_12}}
\index{GPIO\_OTYPER\_ODR\_12@{GPIO\_OTYPER\_ODR\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_12}{GPIO\_OTYPER\_ODR\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df2c7bfa97e4536c3c112fa6dc00992}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}}}

\Hypertarget{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063}\label{group___peripheral___registers___bits___definition_gad4f9a8a4dcf381e58a0ab84c3744d063} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_13@{GPIO\_OTYPER\_ODR\_13}}
\index{GPIO\_OTYPER\_ODR\_13@{GPIO\_OTYPER\_ODR\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_13}{GPIO\_OTYPER\_ODR\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7a51e706f1931e6ac3ddd117242da23}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1}\label{group___peripheral___registers___bits___definition_ga38b35b661a670ae2afd11258398b7fb1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_14@{GPIO\_OTYPER\_ODR\_14}}
\index{GPIO\_OTYPER\_ODR\_14@{GPIO\_OTYPER\_ODR\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_14}{GPIO\_OTYPER\_ODR\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090cea405c38fd8c48f77e561deaaa07}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e}\label{group___peripheral___registers___bits___definition_ga267734cd2559e9cbf5c4041720e16d1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_15@{GPIO\_OTYPER\_ODR\_15}}
\index{GPIO\_OTYPER\_ODR\_15@{GPIO\_OTYPER\_ODR\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_15}{GPIO\_OTYPER\_ODR\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527b7d78707f17edfe826be72aa59fdc}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}}}

\Hypertarget{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014}\label{group___peripheral___registers___bits___definition_gae0d55284e587dfd6357e124fc8ab4014} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_2@{GPIO\_OTYPER\_ODR\_2}}
\index{GPIO\_OTYPER\_ODR\_2@{GPIO\_OTYPER\_ODR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_2}{GPIO\_OTYPER\_ODR\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93b86fd4c1bfcfafc42bf820c17c019}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00}\label{group___peripheral___registers___bits___definition_ga00f7272497c2d79c2651812c716f5f00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_3@{GPIO\_OTYPER\_ODR\_3}}
\index{GPIO\_OTYPER\_ODR\_3@{GPIO\_OTYPER\_ODR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_3}{GPIO\_OTYPER\_ODR\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fffcd41fa6347ce4b61e6abbae55c7a}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e}\label{group___peripheral___registers___bits___definition_ga4d1b9031a6c8ae6e1c1b7f8affb5689e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_4@{GPIO\_OTYPER\_ODR\_4}}
\index{GPIO\_OTYPER\_ODR\_4@{GPIO\_OTYPER\_ODR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_4}{GPIO\_OTYPER\_ODR\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b5f55a1f9dda2285576a276d0fb0e2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957}\label{group___peripheral___registers___bits___definition_ga8cd860ae29854fe80c9e410e7e6cc957} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_5@{GPIO\_OTYPER\_ODR\_5}}
\index{GPIO\_OTYPER\_ODR\_5@{GPIO\_OTYPER\_ODR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_5}{GPIO\_OTYPER\_ODR\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723e4adf0b6b333f74e15e00a60a4db}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06}\label{group___peripheral___registers___bits___definition_ga75b2cd9cf5cae35759f2b38cc0020a06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_6@{GPIO\_OTYPER\_ODR\_6}}
\index{GPIO\_OTYPER\_ODR\_6@{GPIO\_OTYPER\_ODR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_6}{GPIO\_OTYPER\_ODR\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202234d8f40086f6343e30597b52c838}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85}\label{group___peripheral___registers___bits___definition_ga3a6427032856cd00e7a0b87279cf8e85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_7@{GPIO\_OTYPER\_ODR\_7}}
\index{GPIO\_OTYPER\_ODR\_7@{GPIO\_OTYPER\_ODR\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_7}{GPIO\_OTYPER\_ODR\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c713b846aa56d5a31b2e4525d705679}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2}\label{group___peripheral___registers___bits___definition_ga3f30b73464b5d452c0217349b5294fe2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_8@{GPIO\_OTYPER\_ODR\_8}}
\index{GPIO\_OTYPER\_ODR\_8@{GPIO\_OTYPER\_ODR\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_8}{GPIO\_OTYPER\_ODR\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe9c0b33000bbfe71f107cce0af0eb2}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297}\label{group___peripheral___registers___bits___definition_ga20b3f0dd86d1dd8edbe20c09412e2297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_ODR\_9@{GPIO\_OTYPER\_ODR\_9}}
\index{GPIO\_OTYPER\_ODR\_9@{GPIO\_OTYPER\_ODR\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_ODR\_9}{GPIO\_OTYPER\_ODR\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f53481a7575ebb0eb5477950673188}{GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}}}

\Hypertarget{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305}\label{group___peripheral___registers___bits___definition_gaf2f02eab04f88423789f532370680305} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_0@{GPIO\_OTYPER\_OT\_0}}
\index{GPIO\_OTYPER\_OT\_0@{GPIO\_OTYPER\_OT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_0}{GPIO\_OTYPER\_OT\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f}\label{group___peripheral___registers___bits___definition_ga8a842ad8f83c21f019f2e1e08f104a7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_1@{GPIO\_OTYPER\_OT\_1}}
\index{GPIO\_OTYPER\_OT\_1@{GPIO\_OTYPER\_OT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_1}{GPIO\_OTYPER\_OT\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b}\label{group___peripheral___registers___bits___definition_gadc1ef9cbe4226f9616c64bb641b44b3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_10@{GPIO\_OTYPER\_OT\_10}}
\index{GPIO\_OTYPER\_OT\_10@{GPIO\_OTYPER\_OT\_10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_10}{GPIO\_OTYPER\_OT\_10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7}\label{group___peripheral___registers___bits___definition_gafd4fc33a12439fdf4ada19c04227dea7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_11@{GPIO\_OTYPER\_OT\_11}}
\index{GPIO\_OTYPER\_OT\_11@{GPIO\_OTYPER\_OT\_11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_11}{GPIO\_OTYPER\_OT\_11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c}\label{group___peripheral___registers___bits___definition_ga24e978fcc3d4e87bed919511e1226f0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_12@{GPIO\_OTYPER\_OT\_12}}
\index{GPIO\_OTYPER\_OT\_12@{GPIO\_OTYPER\_OT\_12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_12}{GPIO\_OTYPER\_OT\_12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8}\label{group___peripheral___registers___bits___definition_ga7c5d7751cfdfaf58782f01692d8c88e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_13@{GPIO\_OTYPER\_OT\_13}}
\index{GPIO\_OTYPER\_OT\_13@{GPIO\_OTYPER\_OT\_13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_13}{GPIO\_OTYPER\_OT\_13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50}\label{group___peripheral___registers___bits___definition_ga6c26938a0e8c03d90a966fc33f186e50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_14@{GPIO\_OTYPER\_OT\_14}}
\index{GPIO\_OTYPER\_OT\_14@{GPIO\_OTYPER\_OT\_14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_14}{GPIO\_OTYPER\_OT\_14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb}\label{group___peripheral___registers___bits___definition_ga51f153263d58a45fc2ef0734fc3f73eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_15@{GPIO\_OTYPER\_OT\_15}}
\index{GPIO\_OTYPER\_OT\_15@{GPIO\_OTYPER\_OT\_15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_15}{GPIO\_OTYPER\_OT\_15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817}\label{group___peripheral___registers___bits___definition_ga3d3a246b6320fc51b39123249e1e6817} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_2@{GPIO\_OTYPER\_OT\_2}}
\index{GPIO\_OTYPER\_OT\_2@{GPIO\_OTYPER\_OT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_2}{GPIO\_OTYPER\_OT\_2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361}\label{group___peripheral___registers___bits___definition_gaef881bb4fa6b2dd9cecd4ee1385b6361} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_3@{GPIO\_OTYPER\_OT\_3}}
\index{GPIO\_OTYPER\_OT\_3@{GPIO\_OTYPER\_OT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_3}{GPIO\_OTYPER\_OT\_3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258}\label{group___peripheral___registers___bits___definition_ga8c3cc7a0b2c9b99212879cc8d7455258} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_4@{GPIO\_OTYPER\_OT\_4}}
\index{GPIO\_OTYPER\_OT\_4@{GPIO\_OTYPER\_OT\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_4}{GPIO\_OTYPER\_OT\_4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d}\label{group___peripheral___registers___bits___definition_gaaa0dd76857b25ae35a785cee97c8403d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_5@{GPIO\_OTYPER\_OT\_5}}
\index{GPIO\_OTYPER\_OT\_5@{GPIO\_OTYPER\_OT\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_5}{GPIO\_OTYPER\_OT\_5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b}\label{group___peripheral___registers___bits___definition_ga1dbea639fd4ffe59a706a11fb1ee104b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_6@{GPIO\_OTYPER\_OT\_6}}
\index{GPIO\_OTYPER\_OT\_6@{GPIO\_OTYPER\_OT\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_6}{GPIO\_OTYPER\_OT\_6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e}\label{group___peripheral___registers___bits___definition_gaaacead96dc3377342af4aa18adf6453e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_7@{GPIO\_OTYPER\_OT\_7}}
\index{GPIO\_OTYPER\_OT\_7@{GPIO\_OTYPER\_OT\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_7}{GPIO\_OTYPER\_OT\_7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f}\label{group___peripheral___registers___bits___definition_ga5a1f64fdf2ab84c634c0fa8cb060a65f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_8@{GPIO\_OTYPER\_OT\_8}}
\index{GPIO\_OTYPER\_OT\_8@{GPIO\_OTYPER\_OT\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_8}{GPIO\_OTYPER\_OT\_8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa}\label{group___peripheral___registers___bits___definition_gaa5c7deea3d764bb3999578030e3158aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_OTYPER\_OT\_9@{GPIO\_OTYPER\_OT\_9}}
\index{GPIO\_OTYPER\_OT\_9@{GPIO\_OTYPER\_OT\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_OTYPER\_OT\_9}{GPIO\_OTYPER\_OT\_9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277}\label{group___peripheral___registers___bits___definition_ga04d9e85c6ccb1c915142139b2fd40277} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR0@{GPIO\_PUPDR\_PUPDR0}}
\index{GPIO\_PUPDR\_PUPDR0@{GPIO\_PUPDR\_PUPDR0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR0}{GPIO\_PUPDR\_PUPDR0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

\Hypertarget{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6}\label{group___peripheral___registers___bits___definition_ga90ce7d30e6ae0b2faca4a6861ecc4cc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR0\_0@{GPIO\_PUPDR\_PUPDR0\_0}}
\index{GPIO\_PUPDR\_PUPDR0\_0@{GPIO\_PUPDR\_PUPDR0\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR0\_0}{GPIO\_PUPDR\_PUPDR0\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54}\label{group___peripheral___registers___bits___definition_gafce37884b3fefd13f415d3d0e86cba54} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR0\_1@{GPIO\_PUPDR\_PUPDR0\_1}}
\index{GPIO\_PUPDR\_PUPDR0\_1@{GPIO\_PUPDR\_PUPDR0\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR0\_1}{GPIO\_PUPDR\_PUPDR0\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29}\label{group___peripheral___registers___bits___definition_ga2fc992293f3aea2c0bfb5a04524a0f29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR1@{GPIO\_PUPDR\_PUPDR1}}
\index{GPIO\_PUPDR\_PUPDR1@{GPIO\_PUPDR\_PUPDR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR1}{GPIO\_PUPDR\_PUPDR1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)}

\Hypertarget{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09}\label{group___peripheral___registers___bits___definition_gac3ea3497ce2e90ac0e709e7a99088b09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR10@{GPIO\_PUPDR\_PUPDR10}}
\index{GPIO\_PUPDR\_PUPDR10@{GPIO\_PUPDR\_PUPDR10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR10}{GPIO\_PUPDR\_PUPDR10}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9}\label{group___peripheral___registers___bits___definition_ga67fd34cdbc389ee49f5a9bf1271d7dd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR10\_0@{GPIO\_PUPDR\_PUPDR10\_0}}
\index{GPIO\_PUPDR\_PUPDR10\_0@{GPIO\_PUPDR\_PUPDR10\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR10\_0}{GPIO\_PUPDR\_PUPDR10\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335}\label{group___peripheral___registers___bits___definition_ga08ac8e25da27d1b6c97647fd18b3a335} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR10\_1@{GPIO\_PUPDR\_PUPDR10\_1}}
\index{GPIO\_PUPDR\_PUPDR10\_1@{GPIO\_PUPDR\_PUPDR10\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR10\_1}{GPIO\_PUPDR\_PUPDR10\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46}\label{group___peripheral___registers___bits___definition_gaaa93fd3e658c07a9daf9c8016fb4cf46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR11@{GPIO\_PUPDR\_PUPDR11}}
\index{GPIO\_PUPDR\_PUPDR11@{GPIO\_PUPDR\_PUPDR11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR11}{GPIO\_PUPDR\_PUPDR11}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C00000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831}\label{group___peripheral___registers___bits___definition_ga18b3ea6ccb52b072cb19d6677b610831} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR11\_0@{GPIO\_PUPDR\_PUPDR11\_0}}
\index{GPIO\_PUPDR\_PUPDR11\_0@{GPIO\_PUPDR\_PUPDR11\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR11\_0}{GPIO\_PUPDR\_PUPDR11\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8}\label{group___peripheral___registers___bits___definition_ga78a3508e309b9acfa99c3a4301dfb0d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR11\_1@{GPIO\_PUPDR\_PUPDR11\_1}}
\index{GPIO\_PUPDR\_PUPDR11\_1@{GPIO\_PUPDR\_PUPDR11\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR11\_1}{GPIO\_PUPDR\_PUPDR11\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006}\label{group___peripheral___registers___bits___definition_ga9ae4262e6f46de65ce93149a20e0d006} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR12@{GPIO\_PUPDR\_PUPDR12}}
\index{GPIO\_PUPDR\_PUPDR12@{GPIO\_PUPDR\_PUPDR12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR12}{GPIO\_PUPDR\_PUPDR12}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0}\label{group___peripheral___registers___bits___definition_ga9a0cd6d85037a7ae0d19806a7dc428a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR12\_0@{GPIO\_PUPDR\_PUPDR12\_0}}
\index{GPIO\_PUPDR\_PUPDR12\_0@{GPIO\_PUPDR\_PUPDR12\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR12\_0}{GPIO\_PUPDR\_PUPDR12\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb}\label{group___peripheral___registers___bits___definition_ga460b8f9029d8703782110e118fd6ccdb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR12\_1@{GPIO\_PUPDR\_PUPDR12\_1}}
\index{GPIO\_PUPDR\_PUPDR12\_1@{GPIO\_PUPDR\_PUPDR12\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR12\_1}{GPIO\_PUPDR\_PUPDR12\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e}\label{group___peripheral___registers___bits___definition_gaa63ee70f61bc9df40d9b38af69f93a7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR13@{GPIO\_PUPDR\_PUPDR13}}
\index{GPIO\_PUPDR\_PUPDR13@{GPIO\_PUPDR\_PUPDR13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR13}{GPIO\_PUPDR\_PUPDR13}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194}\label{group___peripheral___registers___bits___definition_gae29eccc9daf15c787ebfc26af3fb3194} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR13\_0@{GPIO\_PUPDR\_PUPDR13\_0}}
\index{GPIO\_PUPDR\_PUPDR13\_0@{GPIO\_PUPDR\_PUPDR13\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR13\_0}{GPIO\_PUPDR\_PUPDR13\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d}\label{group___peripheral___registers___bits___definition_ga80eddbf0106ccf71413851269315125d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR13\_1@{GPIO\_PUPDR\_PUPDR13\_1}}
\index{GPIO\_PUPDR\_PUPDR13\_1@{GPIO\_PUPDR\_PUPDR13\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR13\_1}{GPIO\_PUPDR\_PUPDR13\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570}\label{group___peripheral___registers___bits___definition_ga62f533a38f324be7e3e68f5c0f2b3570} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR14@{GPIO\_PUPDR\_PUPDR14}}
\index{GPIO\_PUPDR\_PUPDR14@{GPIO\_PUPDR\_PUPDR14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR14}{GPIO\_PUPDR\_PUPDR14}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f}\label{group___peripheral___registers___bits___definition_gad8521ddc4fa71b57540b61ec7803e77f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR14\_0@{GPIO\_PUPDR\_PUPDR14\_0}}
\index{GPIO\_PUPDR\_PUPDR14\_0@{GPIO\_PUPDR\_PUPDR14\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR14\_0}{GPIO\_PUPDR\_PUPDR14\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3}\label{group___peripheral___registers___bits___definition_gac5bcc6307af9a6e5f578dfcb4fda49b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR14\_1@{GPIO\_PUPDR\_PUPDR14\_1}}
\index{GPIO\_PUPDR\_PUPDR14\_1@{GPIO\_PUPDR\_PUPDR14\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR14\_1}{GPIO\_PUPDR\_PUPDR14\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475}\label{group___peripheral___registers___bits___definition_gac266bda493b96f1200bc0f7ae05a7475} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR15@{GPIO\_PUPDR\_PUPDR15}}
\index{GPIO\_PUPDR\_PUPDR15@{GPIO\_PUPDR\_PUPDR15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR15}{GPIO\_PUPDR\_PUPDR15}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c}\label{group___peripheral___registers___bits___definition_ga0b6f6a720852e3791433148aab8b722c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR15\_0@{GPIO\_PUPDR\_PUPDR15\_0}}
\index{GPIO\_PUPDR\_PUPDR15\_0@{GPIO\_PUPDR\_PUPDR15\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR15\_0}{GPIO\_PUPDR\_PUPDR15\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f}\label{group___peripheral___registers___bits___definition_ga0d827196cbbdebdf82554c8c04a1db6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR15\_1@{GPIO\_PUPDR\_PUPDR15\_1}}
\index{GPIO\_PUPDR\_PUPDR15\_1@{GPIO\_PUPDR\_PUPDR15\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR15\_1}{GPIO\_PUPDR\_PUPDR15\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f}\label{group___peripheral___registers___bits___definition_gaf102b1b4f826fdc1febfeaf42a7d8a7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR1\_0@{GPIO\_PUPDR\_PUPDR1\_0}}
\index{GPIO\_PUPDR\_PUPDR1\_0@{GPIO\_PUPDR\_PUPDR1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR1\_0}{GPIO\_PUPDR\_PUPDR1\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7}\label{group___peripheral___registers___bits___definition_ga33e13010f729b9a9555c1af45ee42bf7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR1\_1@{GPIO\_PUPDR\_PUPDR1\_1}}
\index{GPIO\_PUPDR\_PUPDR1\_1@{GPIO\_PUPDR\_PUPDR1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR1\_1}{GPIO\_PUPDR\_PUPDR1\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4}\label{group___peripheral___registers___bits___definition_ga719f6a7905af1965aeb1d22053819ea4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR2@{GPIO\_PUPDR\_PUPDR2}}
\index{GPIO\_PUPDR\_PUPDR2@{GPIO\_PUPDR\_PUPDR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR2}{GPIO\_PUPDR\_PUPDR2}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)}

\Hypertarget{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f}\label{group___peripheral___registers___bits___definition_gae53f1f88362bc9d12367842b2c41ac5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR2\_0@{GPIO\_PUPDR\_PUPDR2\_0}}
\index{GPIO\_PUPDR\_PUPDR2\_0@{GPIO\_PUPDR\_PUPDR2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR2\_0}{GPIO\_PUPDR\_PUPDR2\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21}\label{group___peripheral___registers___bits___definition_gad00c76742cc343b8be0aef2b7a552b21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR2\_1@{GPIO\_PUPDR\_PUPDR2\_1}}
\index{GPIO\_PUPDR\_PUPDR2\_1@{GPIO\_PUPDR\_PUPDR2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR2\_1}{GPIO\_PUPDR\_PUPDR2\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d}\label{group___peripheral___registers___bits___definition_gaaae9d69d2db60b442144cc0f7427455d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR3@{GPIO\_PUPDR\_PUPDR3}}
\index{GPIO\_PUPDR\_PUPDR3@{GPIO\_PUPDR\_PUPDR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR3}{GPIO\_PUPDR\_PUPDR3}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9}\label{group___peripheral___registers___bits___definition_ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR3\_0@{GPIO\_PUPDR\_PUPDR3\_0}}
\index{GPIO\_PUPDR\_PUPDR3\_0@{GPIO\_PUPDR\_PUPDR3\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR3\_0}{GPIO\_PUPDR\_PUPDR3\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83}\label{group___peripheral___registers___bits___definition_ga9bd409075d0271cfcf5f2a382f55af83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR3\_1@{GPIO\_PUPDR\_PUPDR3\_1}}
\index{GPIO\_PUPDR\_PUPDR3\_1@{GPIO\_PUPDR\_PUPDR3\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR3\_1}{GPIO\_PUPDR\_PUPDR3\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e}\label{group___peripheral___registers___bits___definition_ga46b83340a77ca8575458294e095a1b3e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR4@{GPIO\_PUPDR\_PUPDR4}}
\index{GPIO\_PUPDR\_PUPDR4@{GPIO\_PUPDR\_PUPDR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR4}{GPIO\_PUPDR\_PUPDR4}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787}\label{group___peripheral___registers___bits___definition_gaaaa42ab206386a753e8d57b76761d787} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR4\_0@{GPIO\_PUPDR\_PUPDR4\_0}}
\index{GPIO\_PUPDR\_PUPDR4\_0@{GPIO\_PUPDR\_PUPDR4\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR4\_0}{GPIO\_PUPDR\_PUPDR4\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e}\label{group___peripheral___registers___bits___definition_gaa7c19b72c8d4ebff81d9e7a6bb292d9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR4\_1@{GPIO\_PUPDR\_PUPDR4\_1}}
\index{GPIO\_PUPDR\_PUPDR4\_1@{GPIO\_PUPDR\_PUPDR4\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR4\_1}{GPIO\_PUPDR\_PUPDR4\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3}\label{group___peripheral___registers___bits___definition_ga184f05795320c61aac7d5f99875aaaf3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR5@{GPIO\_PUPDR\_PUPDR5}}
\index{GPIO\_PUPDR\_PUPDR5@{GPIO\_PUPDR\_PUPDR5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR5}{GPIO\_PUPDR\_PUPDR5}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)}

\Hypertarget{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324}\label{group___peripheral___registers___bits___definition_ga407f836cfe9440c0a9346bae50593324} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR5\_0@{GPIO\_PUPDR\_PUPDR5\_0}}
\index{GPIO\_PUPDR\_PUPDR5\_0@{GPIO\_PUPDR\_PUPDR5\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR5\_0}{GPIO\_PUPDR\_PUPDR5\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3}\label{group___peripheral___registers___bits___definition_ga6e969eee59eb13d03cecb10296f3cba3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR5\_1@{GPIO\_PUPDR\_PUPDR5\_1}}
\index{GPIO\_PUPDR\_PUPDR5\_1@{GPIO\_PUPDR\_PUPDR5\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR5\_1}{GPIO\_PUPDR\_PUPDR5\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426}\label{group___peripheral___registers___bits___definition_ga867aff49673e9c790a7c07ffc94c9426} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR6@{GPIO\_PUPDR\_PUPDR6}}
\index{GPIO\_PUPDR\_PUPDR6@{GPIO\_PUPDR\_PUPDR6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR6}{GPIO\_PUPDR\_PUPDR6}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e}\label{group___peripheral___registers___bits___definition_gaa74c5941b0d588bfd8334c97dd16871e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR6\_0@{GPIO\_PUPDR\_PUPDR6\_0}}
\index{GPIO\_PUPDR\_PUPDR6\_0@{GPIO\_PUPDR\_PUPDR6\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR6\_0}{GPIO\_PUPDR\_PUPDR6\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b}\label{group___peripheral___registers___bits___definition_ga84fe57689233ae16b9b38b3db0f8b31b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR6\_1@{GPIO\_PUPDR\_PUPDR6\_1}}
\index{GPIO\_PUPDR\_PUPDR6\_1@{GPIO\_PUPDR\_PUPDR6\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR6\_1}{GPIO\_PUPDR\_PUPDR6\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f}\label{group___peripheral___registers___bits___definition_gaa747a73c564fc74b1b7cf597b4df2e2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR7@{GPIO\_PUPDR\_PUPDR7}}
\index{GPIO\_PUPDR\_PUPDR7@{GPIO\_PUPDR\_PUPDR7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR7}{GPIO\_PUPDR\_PUPDR7}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b}\label{group___peripheral___registers___bits___definition_ga7b75312f187bed2ef764a0f244b8cd1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR7\_0@{GPIO\_PUPDR\_PUPDR7\_0}}
\index{GPIO\_PUPDR\_PUPDR7\_0@{GPIO\_PUPDR\_PUPDR7\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR7\_0}{GPIO\_PUPDR\_PUPDR7\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb}\label{group___peripheral___registers___bits___definition_ga284ea60cb769d74a000af43ddebfdbeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR7\_1@{GPIO\_PUPDR\_PUPDR7\_1}}
\index{GPIO\_PUPDR\_PUPDR7\_1@{GPIO\_PUPDR\_PUPDR7\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR7\_1}{GPIO\_PUPDR\_PUPDR7\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81}\label{group___peripheral___registers___bits___definition_ga1c9d14950ed3985ab81c13047ac0df81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR8@{GPIO\_PUPDR\_PUPDR8}}
\index{GPIO\_PUPDR\_PUPDR8@{GPIO\_PUPDR\_PUPDR8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR8}{GPIO\_PUPDR\_PUPDR8}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31}\label{group___peripheral___registers___bits___definition_ga76b3b97a4a27a8bb2e942c0f95f7af31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR8\_0@{GPIO\_PUPDR\_PUPDR8\_0}}
\index{GPIO\_PUPDR\_PUPDR8\_0@{GPIO\_PUPDR\_PUPDR8\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR8\_0}{GPIO\_PUPDR\_PUPDR8\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986}\label{group___peripheral___registers___bits___definition_gab9963e91e82f1059ec170793cbf32986} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR8\_1@{GPIO\_PUPDR\_PUPDR8\_1}}
\index{GPIO\_PUPDR\_PUPDR8\_1@{GPIO\_PUPDR\_PUPDR8\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR8\_1}{GPIO\_PUPDR\_PUPDR8\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8}\label{group___peripheral___registers___bits___definition_ga35b41b7cab641de2538e1e1d21562bc8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR9@{GPIO\_PUPDR\_PUPDR9}}
\index{GPIO\_PUPDR\_PUPDR9@{GPIO\_PUPDR\_PUPDR9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR9}{GPIO\_PUPDR\_PUPDR9}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537}\label{group___peripheral___registers___bits___definition_ga45a4501a9b4ff20e5404a97031e02537} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR9\_0@{GPIO\_PUPDR\_PUPDR9\_0}}
\index{GPIO\_PUPDR\_PUPDR9\_0@{GPIO\_PUPDR\_PUPDR9\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR9\_0}{GPIO\_PUPDR\_PUPDR9\_0}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67}\label{group___peripheral___registers___bits___definition_gaef8b9bad1bc1bb219f6b51bb12c48e67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!GPIO\_PUPDR\_PUPDR9\_1@{GPIO\_PUPDR\_PUPDR9\_1}}
\index{GPIO\_PUPDR\_PUPDR9\_1@{GPIO\_PUPDR\_PUPDR9\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{GPIO\_PUPDR\_PUPDR9\_1}{GPIO\_PUPDR\_PUPDR9\_1}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}\label{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_CCR@{I2C\_CCR\_CCR}}
\index{I2C\_CCR\_CCR@{I2C\_CCR\_CCR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CCR\_CCR}{I2C\_CCR\_CCR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+CCR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+FFF)}

Clock Control Register in Fast/\+Standard mode (Master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}\label{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}}
\index{I2C\_CCR\_DUTY@{I2C\_CCR\_DUTY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CCR\_DUTY}{I2C\_CCR\_DUTY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+DUTY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Fast Mode Duty Cycle ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}\label{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CCR\_FS@{I2C\_CCR\_FS}}
\index{I2C\_CCR\_FS@{I2C\_CCR\_FS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CCR\_FS}{I2C\_CCR\_FS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CCR\+\_\+\+FS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

I2C Master Mode Selection ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}\label{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ACK@{I2C\_CR1\_ACK}}
\index{I2C\_CR1\_ACK@{I2C\_CR1\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ACK}{I2C\_CR1\_ACK}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ACK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Acknowledge Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}\label{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}}
\index{I2C\_CR1\_ALERT@{I2C\_CR1\_ALERT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ALERT}{I2C\_CR1\_ALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ALERT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

SMBus Alert ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}\label{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}}
\index{I2C\_CR1\_ENARP@{I2C\_CR1\_ENARP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ENARP}{I2C\_CR1\_ENARP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENARP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

ARP Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}\label{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}}
\index{I2C\_CR1\_ENGC@{I2C\_CR1\_ENGC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ENGC}{I2C\_CR1\_ENGC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENGC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

General Call Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}\label{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}}
\index{I2C\_CR1\_ENPEC@{I2C\_CR1\_ENPEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_ENPEC}{I2C\_CR1\_ENPEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+ENPEC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

PEC Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}\label{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}}
\index{I2C\_CR1\_NOSTRETCH@{I2C\_CR1\_NOSTRETCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_NOSTRETCH}{I2C\_CR1\_NOSTRETCH}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Clock Stretching Disable (Slave mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}\label{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_PE@{I2C\_CR1\_PE}}
\index{I2C\_CR1\_PE@{I2C\_CR1\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_PE}{I2C\_CR1\_PE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Peripheral Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}\label{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_PEC@{I2C\_CR1\_PEC}}
\index{I2C\_CR1\_PEC@{I2C\_CR1\_PEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_PEC}{I2C\_CR1\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+PEC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Packet Error Checking ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}\label{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_POS@{I2C\_CR1\_POS}}
\index{I2C\_CR1\_POS@{I2C\_CR1\_POS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_POS}{I2C\_CR1\_POS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+POS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Acknowledge/\+PEC Position (for data reception) \Hypertarget{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}\label{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}}
\index{I2C\_CR1\_SMBTYPE@{I2C\_CR1\_SMBTYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_SMBTYPE}{I2C\_CR1\_SMBTYPE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

SMBus Type ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}\label{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}}
\index{I2C\_CR1\_SMBUS@{I2C\_CR1\_SMBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_SMBUS}{I2C\_CR1\_SMBUS}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SMBUS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

SMBus Mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}\label{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_START@{I2C\_CR1\_START}}
\index{I2C\_CR1\_START@{I2C\_CR1\_START}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_START}{I2C\_CR1\_START}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+START~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Start Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}\label{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_STOP@{I2C\_CR1\_STOP}}
\index{I2C\_CR1\_STOP@{I2C\_CR1\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_STOP}{I2C\_CR1\_STOP}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Stop Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}\label{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}}
\index{I2C\_CR1\_SWRST@{I2C\_CR1\_SWRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR1\_SWRST}{I2C\_CR1\_SWRST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR1\+\_\+\+SWRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Software Reset ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}\label{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}}
\index{I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_DMAEN}{I2C\_CR2\_DMAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

DMA Requests Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}\label{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}}
\index{I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ}{I2C\_CR2\_FREQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000003F)}

FREQ\mbox{[}5\+:0\mbox{]} bits (Peripheral Clock Frequency) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}\label{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_0@{I2C\_CR2\_FREQ\_0}}
\index{I2C\_CR2\_FREQ\_0@{I2C\_CR2\_FREQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_0}{I2C\_CR2\_FREQ\_0}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}\label{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_1@{I2C\_CR2\_FREQ\_1}}
\index{I2C\_CR2\_FREQ\_1@{I2C\_CR2\_FREQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_1}{I2C\_CR2\_FREQ\_1}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}\label{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_2@{I2C\_CR2\_FREQ\_2}}
\index{I2C\_CR2\_FREQ\_2@{I2C\_CR2\_FREQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_2}{I2C\_CR2\_FREQ\_2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}\label{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_3@{I2C\_CR2\_FREQ\_3}}
\index{I2C\_CR2\_FREQ\_3@{I2C\_CR2\_FREQ\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_3}{I2C\_CR2\_FREQ\_3}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}\label{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_4@{I2C\_CR2\_FREQ\_4}}
\index{I2C\_CR2\_FREQ\_4@{I2C\_CR2\_FREQ\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_4}{I2C\_CR2\_FREQ\_4}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}\label{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_FREQ\_5@{I2C\_CR2\_FREQ\_5}}
\index{I2C\_CR2\_FREQ\_5@{I2C\_CR2\_FREQ\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_5}{I2C\_CR2\_FREQ\_5}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}\label{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}}
\index{I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_ITBUFEN}{I2C\_CR2\_ITBUFEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Buffer Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}\label{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}}
\index{I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_ITERREN}{I2C\_CR2\_ITERREN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Error Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}\label{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}}
\index{I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_ITEVTEN}{I2C\_CR2\_ITEVTEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Event Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}\label{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_CR2\_LAST@{I2C\_CR2\_LAST}}
\index{I2C\_CR2\_LAST@{I2C\_CR2\_LAST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_CR2\_LAST}{I2C\_CR2\_LAST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

DMA Last Transfer ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}\label{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_DR\_DR@{I2C\_DR\_DR}}
\index{I2C\_DR\_DR@{I2C\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_DR\_DR}{I2C\_DR\_DR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+DR\+\_\+\+DR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FF)}

8-\/bit Data Register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32}\label{group___peripheral___registers___bits___definition_ga7f312cebb37d3e5d0a690dc6fda86f32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_FLTR\_ANOFF@{I2C\_FLTR\_ANOFF}}
\index{I2C\_FLTR\_ANOFF@{I2C\_FLTR\_ANOFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_FLTR\_ANOFF}{I2C\_FLTR\_ANOFF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FLTR\+\_\+\+ANOFF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Analog Noise Filter OFF \Hypertarget{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795}\label{group___peripheral___registers___bits___definition_gaffe4c34d459e53d73c92e0a6fd383795} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_FLTR\_DNF@{I2C\_FLTR\_DNF}}
\index{I2C\_FLTR\_DNF@{I2C\_FLTR\_DNF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_FLTR\_DNF}{I2C\_FLTR\_DNF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+FLTR\+\_\+\+DNF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

Digital Noise Filter \Hypertarget{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}\label{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}}
\index{I2C\_OAR1\_ADD0@{I2C\_OAR1\_ADD0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD0}{I2C\_OAR1\_ADD0}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}\label{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD1@{I2C\_OAR1\_ADD1}}
\index{I2C\_OAR1\_ADD1@{I2C\_OAR1\_ADD1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD1}{I2C\_OAR1\_ADD1}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}\label{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD1\_7@{I2C\_OAR1\_ADD1\_7}}
\index{I2C\_OAR1\_ADD1\_7@{I2C\_OAR1\_ADD1\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD1\_7}{I2C\_OAR1\_ADD1\_7}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FE)}

Interface Address \Hypertarget{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}\label{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD2@{I2C\_OAR1\_ADD2}}
\index{I2C\_OAR1\_ADD2@{I2C\_OAR1\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD2}{I2C\_OAR1\_ADD2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}\label{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD3@{I2C\_OAR1\_ADD3}}
\index{I2C\_OAR1\_ADD3@{I2C\_OAR1\_ADD3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD3}{I2C\_OAR1\_ADD3}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}\label{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD4@{I2C\_OAR1\_ADD4}}
\index{I2C\_OAR1\_ADD4@{I2C\_OAR1\_ADD4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD4}{I2C\_OAR1\_ADD4}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}\label{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD5@{I2C\_OAR1\_ADD5}}
\index{I2C\_OAR1\_ADD5@{I2C\_OAR1\_ADD5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD5}{I2C\_OAR1\_ADD5}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}\label{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD6@{I2C\_OAR1\_ADD6}}
\index{I2C\_OAR1\_ADD6@{I2C\_OAR1\_ADD6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD6}{I2C\_OAR1\_ADD6}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}\label{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD7@{I2C\_OAR1\_ADD7}}
\index{I2C\_OAR1\_ADD7@{I2C\_OAR1\_ADD7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD7}{I2C\_OAR1\_ADD7}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}\label{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD8@{I2C\_OAR1\_ADD8}}
\index{I2C\_OAR1\_ADD8@{I2C\_OAR1\_ADD8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD8}{I2C\_OAR1\_ADD8}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}\label{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD8\_9@{I2C\_OAR1\_ADD8\_9}}
\index{I2C\_OAR1\_ADD8\_9@{I2C\_OAR1\_ADD8\_9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD8\_9}{I2C\_OAR1\_ADD8\_9}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

Interface Address \Hypertarget{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}\label{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADD9@{I2C\_OAR1\_ADD9}}
\index{I2C\_OAR1\_ADD9@{I2C\_OAR1\_ADD9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADD9}{I2C\_OAR1\_ADD9}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADD9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 9 \Hypertarget{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}\label{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}}
\index{I2C\_OAR1\_ADDMODE@{I2C\_OAR1\_ADDMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR1\_ADDMODE}{I2C\_OAR1\_ADDMODE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Addressing Mode (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}\label{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}}
\index{I2C\_OAR2\_ADD2@{I2C\_OAR2\_ADD2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR2\_ADD2}{I2C\_OAR2\_ADD2}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ADD2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FE)}

Interface address ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}\label{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}}
\index{I2C\_OAR2\_ENDUAL@{I2C\_OAR2\_ENDUAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_OAR2\_ENDUAL}{I2C\_OAR2\_ENDUAL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Dual addressing mode enable \Hypertarget{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}\label{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}}
\index{I2C\_SR1\_ADD10@{I2C\_SR1\_ADD10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_ADD10}{I2C\_SR1\_ADD10}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADD10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

10-\/bit header sent (Master mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}\label{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}}
\index{I2C\_SR1\_ADDR@{I2C\_SR1\_ADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_ADDR}{I2C\_SR1\_ADDR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ADDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Address sent (master mode)/matched (slave mode) \Hypertarget{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}\label{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_AF@{I2C\_SR1\_AF}}
\index{I2C\_SR1\_AF@{I2C\_SR1\_AF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_AF}{I2C\_SR1\_AF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+AF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Acknowledge Failure ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}\label{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}}
\index{I2C\_SR1\_ARLO@{I2C\_SR1\_ARLO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_ARLO}{I2C\_SR1\_ARLO}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+ARLO~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Arbitration Lost (master mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}\label{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_BERR@{I2C\_SR1\_BERR}}
\index{I2C\_SR1\_BERR@{I2C\_SR1\_BERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_BERR}{I2C\_SR1\_BERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bus Error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}\label{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_BTF@{I2C\_SR1\_BTF}}
\index{I2C\_SR1\_BTF@{I2C\_SR1\_BTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_BTF}{I2C\_SR1\_BTF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+BTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Byte Transfer Finished ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}\label{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_OVR@{I2C\_SR1\_OVR}}
\index{I2C\_SR1\_OVR@{I2C\_SR1\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_OVR}{I2C\_SR1\_OVR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+OVR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Overrun/\+Underrun ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}\label{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}}
\index{I2C\_SR1\_PECERR@{I2C\_SR1\_PECERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_PECERR}{I2C\_SR1\_PECERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+PECERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

PEC Error in reception ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}\label{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}}
\index{I2C\_SR1\_RXNE@{I2C\_SR1\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_RXNE}{I2C\_SR1\_RXNE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+RXNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Data Register not Empty (receivers) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}\label{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_SB@{I2C\_SR1\_SB}}
\index{I2C\_SR1\_SB@{I2C\_SR1\_SB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_SB}{I2C\_SR1\_SB}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Start Bit (Master mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}\label{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}}
\index{I2C\_SR1\_SMBALERT@{I2C\_SR1\_SMBALERT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_SMBALERT}{I2C\_SR1\_SMBALERT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

SMBus Alert ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}\label{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}}
\index{I2C\_SR1\_STOPF@{I2C\_SR1\_STOPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_STOPF}{I2C\_SR1\_STOPF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+STOPF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Stop detection (Slave mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}\label{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}}
\index{I2C\_SR1\_TIMEOUT@{I2C\_SR1\_TIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_TIMEOUT}{I2C\_SR1\_TIMEOUT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Timeout or Tlow Error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}\label{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR1\_TXE@{I2C\_SR1\_TXE}}
\index{I2C\_SR1\_TXE@{I2C\_SR1\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR1\_TXE}{I2C\_SR1\_TXE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR1\+\_\+\+TXE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Data Register Empty (transmitters) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}\label{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}}
\index{I2C\_SR2\_BUSY@{I2C\_SR2\_BUSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_BUSY}{I2C\_SR2\_BUSY}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+BUSY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bus Busy ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}\label{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}}
\index{I2C\_SR2\_DUALF@{I2C\_SR2\_DUALF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_DUALF}{I2C\_SR2\_DUALF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+DUALF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Dual Flag (Slave mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}\label{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}}
\index{I2C\_SR2\_GENCALL@{I2C\_SR2\_GENCALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_GENCALL}{I2C\_SR2\_GENCALL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+GENCALL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

General Call Address (Slave mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}\label{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_MSL@{I2C\_SR2\_MSL}}
\index{I2C\_SR2\_MSL@{I2C\_SR2\_MSL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_MSL}{I2C\_SR2\_MSL}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+MSL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Master/\+Slave ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}\label{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_PEC@{I2C\_SR2\_PEC}}
\index{I2C\_SR2\_PEC@{I2C\_SR2\_PEC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_PEC}{I2C\_SR2\_PEC}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+PEC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FF00)}

Packet Error Checking Register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}\label{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}}
\index{I2C\_SR2\_SMBDEFAULT@{I2C\_SR2\_SMBDEFAULT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_SMBDEFAULT}{I2C\_SR2\_SMBDEFAULT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

SMBus Device Default Address (Slave mode) \Hypertarget{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}\label{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}}
\index{I2C\_SR2\_SMBHOST@{I2C\_SR2\_SMBHOST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_SMBHOST}{I2C\_SR2\_SMBHOST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

SMBus Host Header (Slave mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}\label{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_SR2\_TRA@{I2C\_SR2\_TRA}}
\index{I2C\_SR2\_TRA@{I2C\_SR2\_TRA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_SR2\_TRA}{I2C\_SR2\_TRA}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+SR2\+\_\+\+TRA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Transmitter/\+Receiver ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}\label{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}}
\index{I2C\_TRISE\_TRISE@{I2C\_TRISE\_TRISE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{I2C\_TRISE\_TRISE}{I2C\_TRISE\_TRISE}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+TRISE\+\_\+\+TRISE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000003F)}

Maximum Rise Time in Fast/\+Standard mode (Master mode) \Hypertarget{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}\label{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_KR\_KEY@{IWDG\_KR\_KEY}}
\index{IWDG\_KR\_KEY@{IWDG\_KR\_KEY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_KR\_KEY}{IWDG\_KR\_KEY}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+KR\+\_\+\+KEY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Key value (write only, read 0000h) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}\label{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR@{IWDG\_PR\_PR}}
\index{IWDG\_PR\_PR@{IWDG\_PR\_PR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR}{IWDG\_PR\_PR}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07)}

PR\mbox{[}2\+:0\mbox{]} (Prescaler divider) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}\label{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_0@{IWDG\_PR\_PR\_0}}
\index{IWDG\_PR\_PR\_0@{IWDG\_PR\_PR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR\_0}{IWDG\_PR\_PR\_0}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}\label{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_1@{IWDG\_PR\_PR\_1}}
\index{IWDG\_PR\_PR\_1@{IWDG\_PR\_PR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR\_1}{IWDG\_PR\_PR\_1}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}\label{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_PR\_PR\_2@{IWDG\_PR\_PR\_2}}
\index{IWDG\_PR\_PR\_2@{IWDG\_PR\_PR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_PR\_PR\_2}{IWDG\_PR\_PR\_2}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}\label{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_RLR\_RL@{IWDG\_RLR\_RL}}
\index{IWDG\_RLR\_RL@{IWDG\_RLR\_RL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_RLR\_RL}{IWDG\_RLR\_RL}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+RLR\+\_\+\+RL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFF)}

Watchdog counter reload value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}\label{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_SR\_PVU@{IWDG\_SR\_PVU}}
\index{IWDG\_SR\_PVU@{IWDG\_SR\_PVU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_SR\_PVU}{IWDG\_SR\_PVU}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+SR\+\_\+\+PVU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

Watchdog prescaler value update ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}\label{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!IWDG\_SR\_RVU@{IWDG\_SR\_RVU}}
\index{IWDG\_SR\_RVU@{IWDG\_SR\_RVU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{IWDG\_SR\_RVU}{IWDG\_SR\_RVU}}
{\footnotesize\ttfamily \#define IWDG\+\_\+\+SR\+\_\+\+RVU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)}

Watchdog counter reload value update \Hypertarget{group___peripheral___registers___bits___definition_ga977b89f2739e32b704194a6995d3d33d}\label{group___peripheral___registers___bits___definition_ga977b89f2739e32b704194a6995d3d33d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_ADCDC1@{PWR\_CR\_ADCDC1}}
\index{PWR\_CR\_ADCDC1@{PWR\_CR\_ADCDC1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_ADCDC1}{PWR\_CR\_ADCDC1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+ADCDC1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Refer to AN4073 on how to use this bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}\label{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_CSBF@{PWR\_CR\_CSBF}}
\index{PWR\_CR\_CSBF@{PWR\_CR\_CSBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_CSBF}{PWR\_CR\_CSBF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+CSBF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Clear Standby Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}\label{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_CWUF@{PWR\_CR\_CWUF}}
\index{PWR\_CR\_CWUF@{PWR\_CR\_CWUF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_CWUF}{PWR\_CR\_CWUF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+CWUF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Clear Wakeup Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}\label{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_DBP@{PWR\_CR\_DBP}}
\index{PWR\_CR\_DBP@{PWR\_CR\_DBP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_DBP}{PWR\_CR\_DBP}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+DBP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Disable Backup Domain write protection ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}\label{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_FPDS@{PWR\_CR\_FPDS}}
\index{PWR\_CR\_FPDS@{PWR\_CR\_FPDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_FPDS}{PWR\_CR\_FPDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+FPDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Flash power down in Stop mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}\label{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_LPDS@{PWR\_CR\_LPDS}}
\index{PWR\_CR\_LPDS@{PWR\_CR\_LPDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_LPDS}{PWR\_CR\_LPDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+LPDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Low-\/\+Power Deepsleep ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495}\label{group___peripheral___registers___bits___definition_ga6e37ea5ff0bd06d0d5aa7b2f15d63495} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_LPLVDS@{PWR\_CR\_LPLVDS}}
\index{PWR\_CR\_LPLVDS@{PWR\_CR\_LPLVDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_LPLVDS}{PWR\_CR\_LPLVDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+LPLVDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Low Power Regulator Low Voltage in Deep Sleep mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d}\label{group___peripheral___registers___bits___definition_ga40e8c390899e9e836f1c52d90b64488d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_MRLVDS@{PWR\_CR\_MRLVDS}}
\index{PWR\_CR\_MRLVDS@{PWR\_CR\_MRLVDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_MRLVDS}{PWR\_CR\_MRLVDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+MRLVDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Main Regulator Low Voltage in Deep Sleep mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}\label{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PDDS@{PWR\_CR\_PDDS}}
\index{PWR\_CR\_PDDS@{PWR\_CR\_PDDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PDDS}{PWR\_CR\_PDDS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PDDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Power Down Deepsleep ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}\label{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS@{PWR\_CR\_PLS}}
\index{PWR\_CR\_PLS@{PWR\_CR\_PLS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS}{PWR\_CR\_PLS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+E0)}

PLS\mbox{[}2\+:0\mbox{]} bits (PVD Level Selection) \Hypertarget{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}\label{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_0@{PWR\_CR\_PLS\_0}}
\index{PWR\_CR\_PLS\_0@{PWR\_CR\_PLS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_0}{PWR\_CR\_PLS\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}\label{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_1@{PWR\_CR\_PLS\_1}}
\index{PWR\_CR\_PLS\_1@{PWR\_CR\_PLS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_1}{PWR\_CR\_PLS\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}\label{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_2@{PWR\_CR\_PLS\_2}}
\index{PWR\_CR\_PLS\_2@{PWR\_CR\_PLS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_2}{PWR\_CR\_PLS\_2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 2 PVD level configuration \Hypertarget{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}\label{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV0@{PWR\_CR\_PLS\_LEV0}}
\index{PWR\_CR\_PLS\_LEV0@{PWR\_CR\_PLS\_LEV0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV0}{PWR\_CR\_PLS\_LEV0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

PVD level 0 \Hypertarget{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}\label{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV1@{PWR\_CR\_PLS\_LEV1}}
\index{PWR\_CR\_PLS\_LEV1@{PWR\_CR\_PLS\_LEV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV1}{PWR\_CR\_PLS\_LEV1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

PVD level 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}\label{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV2@{PWR\_CR\_PLS\_LEV2}}
\index{PWR\_CR\_PLS\_LEV2@{PWR\_CR\_PLS\_LEV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV2}{PWR\_CR\_PLS\_LEV2}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

PVD level 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}\label{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV3@{PWR\_CR\_PLS\_LEV3}}
\index{PWR\_CR\_PLS\_LEV3@{PWR\_CR\_PLS\_LEV3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV3}{PWR\_CR\_PLS\_LEV3}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000060)}

PVD level 3 \Hypertarget{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}\label{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV4@{PWR\_CR\_PLS\_LEV4}}
\index{PWR\_CR\_PLS\_LEV4@{PWR\_CR\_PLS\_LEV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV4}{PWR\_CR\_PLS\_LEV4}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

PVD level 4 \Hypertarget{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}\label{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV5@{PWR\_CR\_PLS\_LEV5}}
\index{PWR\_CR\_PLS\_LEV5@{PWR\_CR\_PLS\_LEV5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV5}{PWR\_CR\_PLS\_LEV5}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+A0)}

PVD level 5 \Hypertarget{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}\label{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV6@{PWR\_CR\_PLS\_LEV6}}
\index{PWR\_CR\_PLS\_LEV6@{PWR\_CR\_PLS\_LEV6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV6}{PWR\_CR\_PLS\_LEV6}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

PVD level 6 \Hypertarget{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}\label{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PLS\_LEV7@{PWR\_CR\_PLS\_LEV7}}
\index{PWR\_CR\_PLS\_LEV7@{PWR\_CR\_PLS\_LEV7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PLS\_LEV7}{PWR\_CR\_PLS\_LEV7}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+E0)}

PVD level 7 \Hypertarget{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2}\label{group___peripheral___registers___bits___definition_ga56b78f2f76a841d2e8ddd56299b8d3e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PMODE@{PWR\_CR\_PMODE}}
\index{PWR\_CR\_PMODE@{PWR\_CR\_PMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PMODE}{PWR\_CR\_PMODE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PMODE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}\label{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_PVDE@{PWR\_CR\_PVDE}}
\index{PWR\_CR\_PVDE@{PWR\_CR\_PVDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_PVDE}{PWR\_CR\_PVDE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+PVDE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Power Voltage Detector Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}\label{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_VOS@{PWR\_CR\_VOS}}
\index{PWR\_CR\_VOS@{PWR\_CR\_VOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_VOS}{PWR\_CR\_VOS}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+VOS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

VOS\mbox{[}1\+:0\mbox{]} bits (Regulator voltage scaling output selection) \Hypertarget{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59}\label{group___peripheral___registers___bits___definition_ga27b4e08a8936aa9828c5d683fde2fb59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_VOS\_0@{PWR\_CR\_VOS\_0}}
\index{PWR\_CR\_VOS\_0@{PWR\_CR\_VOS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_VOS\_0}{PWR\_CR\_VOS\_0}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac3093c26b256c965cebec3b2e388a3b4}\label{group___peripheral___registers___bits___definition_gac3093c26b256c965cebec3b2e388a3b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CR\_VOS\_1@{PWR\_CR\_VOS\_1}}
\index{PWR\_CR\_VOS\_1@{PWR\_CR\_VOS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CR\_VOS\_1}{PWR\_CR\_VOS\_1}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}\label{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_BRE@{PWR\_CSR\_BRE}}
\index{PWR\_CSR\_BRE@{PWR\_CSR\_BRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_BRE}{PWR\_CSR\_BRE}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+BRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Backup regulator enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}\label{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_BRR@{PWR\_CSR\_BRR}}
\index{PWR\_CSR\_BRR@{PWR\_CSR\_BRR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_BRR}{PWR\_CSR\_BRR}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+BRR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Backup regulator ready ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}\label{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_EWUP@{PWR\_CSR\_EWUP}}
\index{PWR\_CSR\_EWUP@{PWR\_CSR\_EWUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_EWUP}{PWR\_CSR\_EWUP}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+EWUP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Enable WKUP pin ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}\label{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_PVDO@{PWR\_CSR\_PVDO}}
\index{PWR\_CSR\_PVDO@{PWR\_CSR\_PVDO}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_PVDO}{PWR\_CSR\_PVDO}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+PVDO~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

PVD Output ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827}\label{group___peripheral___registers___bits___definition_ga017220a84cc5ab813eee18edd6309827} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_REGRDY@{PWR\_CSR\_REGRDY}}
\index{PWR\_CSR\_REGRDY@{PWR\_CSR\_REGRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_REGRDY}{PWR\_CSR\_REGRDY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+REGRDY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}}

\Hypertarget{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}\label{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_SBF@{PWR\_CSR\_SBF}}
\index{PWR\_CSR\_SBF@{PWR\_CSR\_SBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_SBF}{PWR\_CSR\_SBF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+SBF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Standby Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}\label{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_VOSRDY@{PWR\_CSR\_VOSRDY}}
\index{PWR\_CSR\_VOSRDY@{PWR\_CSR\_VOSRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_VOSRDY}{PWR\_CSR\_VOSRDY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+VOSRDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Regulator voltage scaling output selection ready \Hypertarget{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}\label{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!PWR\_CSR\_WUF@{PWR\_CSR\_WUF}}
\index{PWR\_CSR\_WUF@{PWR\_CSR\_WUF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{PWR\_CSR\_WUF}{PWR\_CSR\_WUF}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+CSR\+\_\+\+WUF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Wakeup Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233}\label{group___peripheral___registers___bits___definition_gaee10e5e11a2043e4ff865c3d7b804233} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_BKPSRAMEN@{RCC\_AHB1ENR\_BKPSRAMEN}}
\index{RCC\_AHB1ENR\_BKPSRAMEN@{RCC\_AHB1ENR\_BKPSRAMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_BKPSRAMEN}{RCC\_AHB1ENR\_BKPSRAMEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65}\label{group___peripheral___registers___bits___definition_ga29bbdcc191708a9e6a46ef197a3b2c65} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_CCMDATARAMEN@{RCC\_AHB1ENR\_CCMDATARAMEN}}
\index{RCC\_AHB1ENR\_CCMDATARAMEN@{RCC\_AHB1ENR\_CCMDATARAMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_CCMDATARAMEN}{RCC\_AHB1ENR\_CCMDATARAMEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83}\label{group___peripheral___registers___bits___definition_gafa3d41f31401e812f839defee241df83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_CRCEN@{RCC\_AHB1ENR\_CRCEN}}
\index{RCC\_AHB1ENR\_CRCEN@{RCC\_AHB1ENR\_CRCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_CRCEN}{RCC\_AHB1ENR\_CRCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba}\label{group___peripheral___registers___bits___definition_gae07b00778a51a4e52b911aeccb897aba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_DMA1EN@{RCC\_AHB1ENR\_DMA1EN}}
\index{RCC\_AHB1ENR\_DMA1EN@{RCC\_AHB1ENR\_DMA1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_DMA1EN}{RCC\_AHB1ENR\_DMA1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d}\label{group___peripheral___registers___bits___definition_ga664a5d572a39a0c084e4ee7c1cf7df0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_DMA2EN@{RCC\_AHB1ENR\_DMA2EN}}
\index{RCC\_AHB1ENR\_DMA2EN@{RCC\_AHB1ENR\_DMA2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_DMA2EN}{RCC\_AHB1ENR\_DMA2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5}\label{group___peripheral___registers___bits___definition_ga6ff46fb3b30fc6792e4fd18fcb0941b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOAEN@{RCC\_AHB1ENR\_GPIOAEN}}
\index{RCC\_AHB1ENR\_GPIOAEN@{RCC\_AHB1ENR\_GPIOAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOAEN}{RCC\_AHB1ENR\_GPIOAEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5}\label{group___peripheral___registers___bits___definition_gad7f408f92e7fd49b0957b8cb4ff31ca5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOBEN@{RCC\_AHB1ENR\_GPIOBEN}}
\index{RCC\_AHB1ENR\_GPIOBEN@{RCC\_AHB1ENR\_GPIOBEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOBEN}{RCC\_AHB1ENR\_GPIOBEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733}\label{group___peripheral___registers___bits___definition_gae8a8b42e33aef2a7bc2d41ad9d231733} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOCEN@{RCC\_AHB1ENR\_GPIOCEN}}
\index{RCC\_AHB1ENR\_GPIOCEN@{RCC\_AHB1ENR\_GPIOCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOCEN}{RCC\_AHB1ENR\_GPIOCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916}\label{group___peripheral___registers___bits___definition_gaebd8146e91c76f14af8dfe78a1c2d916} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIODEN@{RCC\_AHB1ENR\_GPIODEN}}
\index{RCC\_AHB1ENR\_GPIODEN@{RCC\_AHB1ENR\_GPIODEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIODEN}{RCC\_AHB1ENR\_GPIODEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6}\label{group___peripheral___registers___bits___definition_ga67a9094e0e464eaa8e25f854f90abfc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOEEN@{RCC\_AHB1ENR\_GPIOEEN}}
\index{RCC\_AHB1ENR\_GPIOEEN@{RCC\_AHB1ENR\_GPIOEEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOEEN}{RCC\_AHB1ENR\_GPIOEEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6}\label{group___peripheral___registers___bits___definition_gadb16afc550121895822ebb22108196b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1ENR\_GPIOHEN@{RCC\_AHB1ENR\_GPIOHEN}}
\index{RCC\_AHB1ENR\_GPIOHEN@{RCC\_AHB1ENR\_GPIOHEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOHEN}{RCC\_AHB1ENR\_GPIOHEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4}\label{group___peripheral___registers___bits___definition_ga777dc76d2a216f8b51b360e8054342e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_BKPSRAMLPEN@{RCC\_AHB1LPENR\_BKPSRAMLPEN}}
\index{RCC\_AHB1LPENR\_BKPSRAMLPEN@{RCC\_AHB1LPENR\_BKPSRAMLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_BKPSRAMLPEN}{RCC\_AHB1LPENR\_BKPSRAMLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052}\label{group___peripheral___registers___bits___definition_ga7333e14b5ccf6d608232ea52a10f7052} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_CRCLPEN@{RCC\_AHB1LPENR\_CRCLPEN}}
\index{RCC\_AHB1LPENR\_CRCLPEN@{RCC\_AHB1LPENR\_CRCLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_CRCLPEN}{RCC\_AHB1LPENR\_CRCLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77}\label{group___peripheral___registers___bits___definition_ga7d6c8ae1441d545d18c54b30c6a0da77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_DMA1LPEN@{RCC\_AHB1LPENR\_DMA1LPEN}}
\index{RCC\_AHB1LPENR\_DMA1LPEN@{RCC\_AHB1LPENR\_DMA1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_DMA1LPEN}{RCC\_AHB1LPENR\_DMA1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207}\label{group___peripheral___registers___bits___definition_ga9e2d376f6c7db4266a5b039a3aa6c207} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_DMA2LPEN@{RCC\_AHB1LPENR\_DMA2LPEN}}
\index{RCC\_AHB1LPENR\_DMA2LPEN@{RCC\_AHB1LPENR\_DMA2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_DMA2LPEN}{RCC\_AHB1LPENR\_DMA2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796}\label{group___peripheral___registers___bits___definition_ga378f6e2ad9fef59f28db829d2074e796} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_FLITFLPEN@{RCC\_AHB1LPENR\_FLITFLPEN}}
\index{RCC\_AHB1LPENR\_FLITFLPEN@{RCC\_AHB1LPENR\_FLITFLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_FLITFLPEN}{RCC\_AHB1LPENR\_FLITFLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb}\label{group___peripheral___registers___bits___definition_gaf1076b0644c026ab480efdb6aa8c74fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOALPEN@{RCC\_AHB1LPENR\_GPIOALPEN}}
\index{RCC\_AHB1LPENR\_GPIOALPEN@{RCC\_AHB1LPENR\_GPIOALPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOALPEN}{RCC\_AHB1LPENR\_GPIOALPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545}\label{group___peripheral___registers___bits___definition_ga55f6ff35a37c4b9106c9e8aa18ab4545} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOBLPEN@{RCC\_AHB1LPENR\_GPIOBLPEN}}
\index{RCC\_AHB1LPENR\_GPIOBLPEN@{RCC\_AHB1LPENR\_GPIOBLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOBLPEN}{RCC\_AHB1LPENR\_GPIOBLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1}\label{group___peripheral___registers___bits___definition_gac86ad592684edae0ba2cafd22a4f04d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOCLPEN@{RCC\_AHB1LPENR\_GPIOCLPEN}}
\index{RCC\_AHB1LPENR\_GPIOCLPEN@{RCC\_AHB1LPENR\_GPIOCLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOCLPEN}{RCC\_AHB1LPENR\_GPIOCLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470}\label{group___peripheral___registers___bits___definition_ga89002894839d323b05c4b3f674b54470} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIODLPEN@{RCC\_AHB1LPENR\_GPIODLPEN}}
\index{RCC\_AHB1LPENR\_GPIODLPEN@{RCC\_AHB1LPENR\_GPIODLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIODLPEN}{RCC\_AHB1LPENR\_GPIODLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c}\label{group___peripheral___registers___bits___definition_ga2980a6e02550369d05e121ff6f16505c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOELPEN@{RCC\_AHB1LPENR\_GPIOELPEN}}
\index{RCC\_AHB1LPENR\_GPIOELPEN@{RCC\_AHB1LPENR\_GPIOELPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOELPEN}{RCC\_AHB1LPENR\_GPIOELPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9}\label{group___peripheral___registers___bits___definition_ga197be77b89e9eae127a536bd2601ded9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_GPIOHLPEN@{RCC\_AHB1LPENR\_GPIOHLPEN}}
\index{RCC\_AHB1LPENR\_GPIOHLPEN@{RCC\_AHB1LPENR\_GPIOHLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_GPIOHLPEN}{RCC\_AHB1LPENR\_GPIOHLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c}\label{group___peripheral___registers___bits___definition_ga4cd1fbd9113809a6a3c904617647219c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_SRAM1LPEN@{RCC\_AHB1LPENR\_SRAM1LPEN}}
\index{RCC\_AHB1LPENR\_SRAM1LPEN@{RCC\_AHB1LPENR\_SRAM1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_SRAM1LPEN}{RCC\_AHB1LPENR\_SRAM1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320}\label{group___peripheral___registers___bits___definition_gaaf7a4c822fa3073035a04487c4cca320} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_SRAM2LPEN@{RCC\_AHB1LPENR\_SRAM2LPEN}}
\index{RCC\_AHB1LPENR\_SRAM2LPEN@{RCC\_AHB1LPENR\_SRAM2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_SRAM2LPEN}{RCC\_AHB1LPENR\_SRAM2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafee817715d402e9c41037a29e99e916c}\label{group___peripheral___registers___bits___definition_gafee817715d402e9c41037a29e99e916c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1LPENR\_SRAM3LPEN@{RCC\_AHB1LPENR\_SRAM3LPEN}}
\index{RCC\_AHB1LPENR\_SRAM3LPEN@{RCC\_AHB1LPENR\_SRAM3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1LPENR\_SRAM3LPEN}{RCC\_AHB1LPENR\_SRAM3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM3\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b}\label{group___peripheral___registers___bits___definition_ga94f45f591e5e217833c6ab36a958543b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_CRCRST@{RCC\_AHB1RSTR\_CRCRST}}
\index{RCC\_AHB1RSTR\_CRCRST@{RCC\_AHB1RSTR\_CRCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_CRCRST}{RCC\_AHB1RSTR\_CRCRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0}\label{group___peripheral___registers___bits___definition_ga4d1655ddfb777fce28b1d6b9a9c2d0e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_DMA1RST@{RCC\_AHB1RSTR\_DMA1RST}}
\index{RCC\_AHB1RSTR\_DMA1RST@{RCC\_AHB1RSTR\_DMA1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_DMA1RST}{RCC\_AHB1RSTR\_DMA1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b}\label{group___peripheral___registers___bits___definition_ga827aea44c35a0c3eb815a5d7d8546c7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_DMA2RST@{RCC\_AHB1RSTR\_DMA2RST}}
\index{RCC\_AHB1RSTR\_DMA2RST@{RCC\_AHB1RSTR\_DMA2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_DMA2RST}{RCC\_AHB1RSTR\_DMA2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e}\label{group___peripheral___registers___bits___definition_ga6c171937e46c2b9a58f16ee82010509e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOARST@{RCC\_AHB1RSTR\_GPIOARST}}
\index{RCC\_AHB1RSTR\_GPIOARST@{RCC\_AHB1RSTR\_GPIOARST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOARST}{RCC\_AHB1RSTR\_GPIOARST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97}\label{group___peripheral___registers___bits___definition_ga8e60d32cb67768339fc47a2ba11b7a97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOBRST@{RCC\_AHB1RSTR\_GPIOBRST}}
\index{RCC\_AHB1RSTR\_GPIOBRST@{RCC\_AHB1RSTR\_GPIOBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOBRST}{RCC\_AHB1RSTR\_GPIOBRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef}\label{group___peripheral___registers___bits___definition_ga8d02a09e1dafda744c7b27dca99fa3ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOCRST@{RCC\_AHB1RSTR\_GPIOCRST}}
\index{RCC\_AHB1RSTR\_GPIOCRST@{RCC\_AHB1RSTR\_GPIOCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOCRST}{RCC\_AHB1RSTR\_GPIOCRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337}\label{group___peripheral___registers___bits___definition_gad16f3ce75bba03d8de4f5bc89c561337} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIODRST@{RCC\_AHB1RSTR\_GPIODRST}}
\index{RCC\_AHB1RSTR\_GPIODRST@{RCC\_AHB1RSTR\_GPIODRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIODRST}{RCC\_AHB1RSTR\_GPIODRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184}\label{group___peripheral___registers___bits___definition_gad9baeb0fd247300501274a9259a4b184} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOERST@{RCC\_AHB1RSTR\_GPIOERST}}
\index{RCC\_AHB1RSTR\_GPIOERST@{RCC\_AHB1RSTR\_GPIOERST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOERST}{RCC\_AHB1RSTR\_GPIOERST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd}\label{group___peripheral___registers___bits___definition_ga587e3e32701cbd127d2afb19b9bff5fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB1RSTR\_GPIOHRST@{RCC\_AHB1RSTR\_GPIOHRST}}
\index{RCC\_AHB1RSTR\_GPIOHRST@{RCC\_AHB1RSTR\_GPIOHRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1RSTR\_GPIOHRST}{RCC\_AHB1RSTR\_GPIOHRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d}\label{group___peripheral___registers___bits___definition_ga22576caeba7c7a1e6afdd0b90394c76d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2ENR\_OTGFSEN@{RCC\_AHB2ENR\_OTGFSEN}}
\index{RCC\_AHB2ENR\_OTGFSEN@{RCC\_AHB2ENR\_OTGFSEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB2ENR\_OTGFSEN}{RCC\_AHB2ENR\_OTGFSEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3}\label{group___peripheral___registers___bits___definition_gac0fd858d073b14216ae0d716ba4f1dd3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2LPENR\_OTGFSLPEN@{RCC\_AHB2LPENR\_OTGFSLPEN}}
\index{RCC\_AHB2LPENR\_OTGFSLPEN@{RCC\_AHB2LPENR\_OTGFSLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB2LPENR\_OTGFSLPEN}{RCC\_AHB2LPENR\_OTGFSLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a}\label{group___peripheral___registers___bits___definition_gae1b8b894a2f1ea24b4799c7a30abbb5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_AHB2RSTR\_OTGFSRST@{RCC\_AHB2RSTR\_OTGFSRST}}
\index{RCC\_AHB2RSTR\_OTGFSRST@{RCC\_AHB2RSTR\_OTGFSRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB2RSTR\_OTGFSRST}{RCC\_AHB2RSTR\_OTGFSRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}\label{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C1EN@{RCC\_APB1ENR\_I2C1EN}}
\index{RCC\_APB1ENR\_I2C1EN@{RCC\_APB1ENR\_I2C1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C1EN}{RCC\_APB1ENR\_I2C1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}\label{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C2EN@{RCC\_APB1ENR\_I2C2EN}}
\index{RCC\_APB1ENR\_I2C2EN@{RCC\_APB1ENR\_I2C2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C2EN}{RCC\_APB1ENR\_I2C2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7}\label{group___peripheral___registers___bits___definition_ga96621806b8fb96891efa9364e370f3f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_I2C3EN@{RCC\_APB1ENR\_I2C3EN}}
\index{RCC\_APB1ENR\_I2C3EN@{RCC\_APB1ENR\_I2C3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_I2C3EN}{RCC\_APB1ENR\_I2C3EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}\label{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_PWREN@{RCC\_APB1ENR\_PWREN}}
\index{RCC\_APB1ENR\_PWREN@{RCC\_APB1ENR\_PWREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_PWREN}{RCC\_APB1ENR\_PWREN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}\label{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_SPI2EN@{RCC\_APB1ENR\_SPI2EN}}
\index{RCC\_APB1ENR\_SPI2EN@{RCC\_APB1ENR\_SPI2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI2EN}{RCC\_APB1ENR\_SPI2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083}\label{group___peripheral___registers___bits___definition_ga8757f8d1e1ff1447e08e5abea4615083} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_SPI3EN@{RCC\_APB1ENR\_SPI3EN}}
\index{RCC\_APB1ENR\_SPI3EN@{RCC\_APB1ENR\_SPI3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_SPI3EN}{RCC\_APB1ENR\_SPI3EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}\label{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM2EN@{RCC\_APB1ENR\_TIM2EN}}
\index{RCC\_APB1ENR\_TIM2EN@{RCC\_APB1ENR\_TIM2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM2EN}{RCC\_APB1ENR\_TIM2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}\label{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM3EN@{RCC\_APB1ENR\_TIM3EN}}
\index{RCC\_APB1ENR\_TIM3EN@{RCC\_APB1ENR\_TIM3EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM3EN}{RCC\_APB1ENR\_TIM3EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}\label{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM4EN@{RCC\_APB1ENR\_TIM4EN}}
\index{RCC\_APB1ENR\_TIM4EN@{RCC\_APB1ENR\_TIM4EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM4EN}{RCC\_APB1ENR\_TIM4EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4}\label{group___peripheral___registers___bits___definition_ga49abbbc8fd297c544df2d337b28f80e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_TIM5EN@{RCC\_APB1ENR\_TIM5EN}}
\index{RCC\_APB1ENR\_TIM5EN@{RCC\_APB1ENR\_TIM5EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_TIM5EN}{RCC\_APB1ENR\_TIM5EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}\label{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_USART2EN@{RCC\_APB1ENR\_USART2EN}}
\index{RCC\_APB1ENR\_USART2EN@{RCC\_APB1ENR\_USART2EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_USART2EN}{RCC\_APB1ENR\_USART2EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}\label{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1ENR\_WWDGEN@{RCC\_APB1ENR\_WWDGEN}}
\index{RCC\_APB1ENR\_WWDGEN@{RCC\_APB1ENR\_WWDGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1ENR\_WWDGEN}{RCC\_APB1ENR\_WWDGEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4}\label{group___peripheral___registers___bits___definition_gaf36a11e89644548702385d548f3f9ec4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_DACLPEN@{RCC\_APB1LPENR\_DACLPEN}}
\index{RCC\_APB1LPENR\_DACLPEN@{RCC\_APB1LPENR\_DACLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_DACLPEN}{RCC\_APB1LPENR\_DACLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7}\label{group___peripheral___registers___bits___definition_ga33286469d0a9b9fedbc2b60aa6cd7da7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_I2C1LPEN@{RCC\_APB1LPENR\_I2C1LPEN}}
\index{RCC\_APB1LPENR\_I2C1LPEN@{RCC\_APB1LPENR\_I2C1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_I2C1LPEN}{RCC\_APB1LPENR\_I2C1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637}\label{group___peripheral___registers___bits___definition_gaf6a53d37df11a56412ae06f73626f637} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_I2C2LPEN@{RCC\_APB1LPENR\_I2C2LPEN}}
\index{RCC\_APB1LPENR\_I2C2LPEN@{RCC\_APB1LPENR\_I2C2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_I2C2LPEN}{RCC\_APB1LPENR\_I2C2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9}\label{group___peripheral___registers___bits___definition_ga5abf01e4149d71e8427eefcd2e429fe9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_I2C3LPEN@{RCC\_APB1LPENR\_I2C3LPEN}}
\index{RCC\_APB1LPENR\_I2C3LPEN@{RCC\_APB1LPENR\_I2C3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_I2C3LPEN}{RCC\_APB1LPENR\_I2C3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4}\label{group___peripheral___registers___bits___definition_ga274fa282ad1ff40b747644bf9360feb4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_PWRLPEN@{RCC\_APB1LPENR\_PWRLPEN}}
\index{RCC\_APB1LPENR\_PWRLPEN@{RCC\_APB1LPENR\_PWRLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_PWRLPEN}{RCC\_APB1LPENR\_PWRLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb}\label{group___peripheral___registers___bits___definition_ga41dcbf845448cbb1b75c0ad7e83b77cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_SPI2LPEN@{RCC\_APB1LPENR\_SPI2LPEN}}
\index{RCC\_APB1LPENR\_SPI2LPEN@{RCC\_APB1LPENR\_SPI2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_SPI2LPEN}{RCC\_APB1LPENR\_SPI2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472}\label{group___peripheral___registers___bits___definition_gae8acbff235a15b58d1be0f065cdb5472} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_SPI3LPEN@{RCC\_APB1LPENR\_SPI3LPEN}}
\index{RCC\_APB1LPENR\_SPI3LPEN@{RCC\_APB1LPENR\_SPI3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_SPI3LPEN}{RCC\_APB1LPENR\_SPI3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44}\label{group___peripheral___registers___bits___definition_ga1f561f8bfc556b52335ec2a32ba81c44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM2LPEN@{RCC\_APB1LPENR\_TIM2LPEN}}
\index{RCC\_APB1LPENR\_TIM2LPEN@{RCC\_APB1LPENR\_TIM2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM2LPEN}{RCC\_APB1LPENR\_TIM2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa}\label{group___peripheral___registers___bits___definition_ga9391d99885a0a6fbaf3447117ac0f7aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM3LPEN@{RCC\_APB1LPENR\_TIM3LPEN}}
\index{RCC\_APB1LPENR\_TIM3LPEN@{RCC\_APB1LPENR\_TIM3LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM3LPEN}{RCC\_APB1LPENR\_TIM3LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae}\label{group___peripheral___registers___bits___definition_ga6f04aff278b72fbf6acbe0ad947b06ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM4LPEN@{RCC\_APB1LPENR\_TIM4LPEN}}
\index{RCC\_APB1LPENR\_TIM4LPEN@{RCC\_APB1LPENR\_TIM4LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM4LPEN}{RCC\_APB1LPENR\_TIM4LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9}\label{group___peripheral___registers___bits___definition_ga5741a6c45b9de1d0c927beb87f399dd9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_TIM5LPEN@{RCC\_APB1LPENR\_TIM5LPEN}}
\index{RCC\_APB1LPENR\_TIM5LPEN@{RCC\_APB1LPENR\_TIM5LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_TIM5LPEN}{RCC\_APB1LPENR\_TIM5LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671}\label{group___peripheral___registers___bits___definition_ga6055c39af369463e14d6ff2017043671} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_USART2LPEN@{RCC\_APB1LPENR\_USART2LPEN}}
\index{RCC\_APB1LPENR\_USART2LPEN@{RCC\_APB1LPENR\_USART2LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_USART2LPEN}{RCC\_APB1LPENR\_USART2LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b}\label{group___peripheral___registers___bits___definition_ga13f3db4ac67bf32c994364cc43f4fe8b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1LPENR\_WWDGLPEN@{RCC\_APB1LPENR\_WWDGLPEN}}
\index{RCC\_APB1LPENR\_WWDGLPEN@{RCC\_APB1LPENR\_WWDGLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1LPENR\_WWDGLPEN}{RCC\_APB1LPENR\_WWDGLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93}\label{group___peripheral___registers___bits___definition_gadcd25346a7d7b0009090adfbca899b93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C1RST@{RCC\_APB1RSTR\_I2C1RST}}
\index{RCC\_APB1RSTR\_I2C1RST@{RCC\_APB1RSTR\_I2C1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C1RST}{RCC\_APB1RSTR\_I2C1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3}\label{group___peripheral___registers___bits___definition_ga412d59407e5dad43cf8ae1ea6f8bc5c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C2RST@{RCC\_APB1RSTR\_I2C2RST}}
\index{RCC\_APB1RSTR\_I2C2RST@{RCC\_APB1RSTR\_I2C2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C2RST}{RCC\_APB1RSTR\_I2C2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f}\label{group___peripheral___registers___bits___definition_gab8dd6bd89cdf6b6b7affee5594bda87f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_I2C3RST@{RCC\_APB1RSTR\_I2C3RST}}
\index{RCC\_APB1RSTR\_I2C3RST@{RCC\_APB1RSTR\_I2C3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_I2C3RST}{RCC\_APB1RSTR\_I2C3RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a}\label{group___peripheral___registers___bits___definition_ga274d8cb48f0e89831efabea66d64af2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_PWRRST@{RCC\_APB1RSTR\_PWRRST}}
\index{RCC\_APB1RSTR\_PWRRST@{RCC\_APB1RSTR\_PWRRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_PWRRST}{RCC\_APB1RSTR\_PWRRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea}\label{group___peripheral___registers___bits___definition_ga0a6289a35547cf0d5300706f9baa18ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_SPI2RST@{RCC\_APB1RSTR\_SPI2RST}}
\index{RCC\_APB1RSTR\_SPI2RST@{RCC\_APB1RSTR\_SPI2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI2RST}{RCC\_APB1RSTR\_SPI2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b}\label{group___peripheral___registers___bits___definition_ga261e0f1b39cd1cab41ec6bf40c21867b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_SPI3RST@{RCC\_APB1RSTR\_SPI3RST}}
\index{RCC\_APB1RSTR\_SPI3RST@{RCC\_APB1RSTR\_SPI3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_SPI3RST}{RCC\_APB1RSTR\_SPI3RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d}\label{group___peripheral___registers___bits___definition_ga51ca4659706d0e00333d4abff049dc0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM2RST@{RCC\_APB1RSTR\_TIM2RST}}
\index{RCC\_APB1RSTR\_TIM2RST@{RCC\_APB1RSTR\_TIM2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM2RST}{RCC\_APB1RSTR\_TIM2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9}\label{group___peripheral___registers___bits___definition_ga8680c562fd372b494a160594525d7ce9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM3RST@{RCC\_APB1RSTR\_TIM3RST}}
\index{RCC\_APB1RSTR\_TIM3RST@{RCC\_APB1RSTR\_TIM3RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM3RST}{RCC\_APB1RSTR\_TIM3RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570}\label{group___peripheral___registers___bits___definition_ga6a720364de988965b6d2f91ed6519570} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM4RST@{RCC\_APB1RSTR\_TIM4RST}}
\index{RCC\_APB1RSTR\_TIM4RST@{RCC\_APB1RSTR\_TIM4RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM4RST}{RCC\_APB1RSTR\_TIM4RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552}\label{group___peripheral___registers___bits___definition_ga1d1233dd5266ba55d9951e3b1a334552} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_TIM5RST@{RCC\_APB1RSTR\_TIM5RST}}
\index{RCC\_APB1RSTR\_TIM5RST@{RCC\_APB1RSTR\_TIM5RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_TIM5RST}{RCC\_APB1RSTR\_TIM5RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5}\label{group___peripheral___registers___bits___definition_ga195c39f08384ca1fa13b53a31d65d0a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_USART2RST@{RCC\_APB1RSTR\_USART2RST}}
\index{RCC\_APB1RSTR\_USART2RST@{RCC\_APB1RSTR\_USART2RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_USART2RST}{RCC\_APB1RSTR\_USART2RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94}\label{group___peripheral___registers___bits___definition_ga0d2591ac0655a8798f4c16cef97e6f94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB1RSTR\_WWDGRST@{RCC\_APB1RSTR\_WWDGRST}}
\index{RCC\_APB1RSTR\_WWDGRST@{RCC\_APB1RSTR\_WWDGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1RSTR\_WWDGRST}{RCC\_APB1RSTR\_WWDGRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}\label{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_ADC1EN@{RCC\_APB2ENR\_ADC1EN}}
\index{RCC\_APB2ENR\_ADC1EN@{RCC\_APB2ENR\_ADC1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_ADC1EN}{RCC\_APB2ENR\_ADC1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8}\label{group___peripheral___registers___bits___definition_gabf714bbe5b378910693dbfe824b70de8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SDIOEN@{RCC\_APB2ENR\_SDIOEN}}
\index{RCC\_APB2ENR\_SDIOEN@{RCC\_APB2ENR\_SDIOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_SDIOEN}{RCC\_APB2ENR\_SDIOEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}\label{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SPI1EN@{RCC\_APB2ENR\_SPI1EN}}
\index{RCC\_APB2ENR\_SPI1EN@{RCC\_APB2ENR\_SPI1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_SPI1EN}{RCC\_APB2ENR\_SPI1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16}\label{group___peripheral___registers___bits___definition_gac9b531ccde79f9f1c5b7b63169016e16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SPI4EN@{RCC\_APB2ENR\_SPI4EN}}
\index{RCC\_APB2ENR\_SPI4EN@{RCC\_APB2ENR\_SPI4EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_SPI4EN}{RCC\_APB2ENR\_SPI4EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da}\label{group___peripheral___registers___bits___definition_ga7a9d56a8aa1fa0f519ecbdf0d19dd4da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_SYSCFGEN@{RCC\_APB2ENR\_SYSCFGEN}}
\index{RCC\_APB2ENR\_SYSCFGEN@{RCC\_APB2ENR\_SYSCFGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_SYSCFGEN}{RCC\_APB2ENR\_SYSCFGEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055}\label{group___peripheral___registers___bits___definition_gaa98e28e157787e24b93af95273ab3055} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM10EN@{RCC\_APB2ENR\_TIM10EN}}
\index{RCC\_APB2ENR\_TIM10EN@{RCC\_APB2ENR\_TIM10EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM10EN}{RCC\_APB2ENR\_TIM10EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188}\label{group___peripheral___registers___bits___definition_gab1d2aeebc8ccf4e2ee18f4d924a35188} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM11EN@{RCC\_APB2ENR\_TIM11EN}}
\index{RCC\_APB2ENR\_TIM11EN@{RCC\_APB2ENR\_TIM11EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM11EN}{RCC\_APB2ENR\_TIM11EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}\label{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM1EN@{RCC\_APB2ENR\_TIM1EN}}
\index{RCC\_APB2ENR\_TIM1EN@{RCC\_APB2ENR\_TIM1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM1EN}{RCC\_APB2ENR\_TIM1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065}\label{group___peripheral___registers___bits___definition_ga987ebd8255dc8f9c09127e1d608d1065} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_TIM9EN@{RCC\_APB2ENR\_TIM9EN}}
\index{RCC\_APB2ENR\_TIM9EN@{RCC\_APB2ENR\_TIM9EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_TIM9EN}{RCC\_APB2ENR\_TIM9EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}\label{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_USART1EN@{RCC\_APB2ENR\_USART1EN}}
\index{RCC\_APB2ENR\_USART1EN@{RCC\_APB2ENR\_USART1EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_USART1EN}{RCC\_APB2ENR\_USART1EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459}\label{group___peripheral___registers___bits___definition_ga0569d91f3b18ae130b7a09e0100c4459} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2ENR\_USART6EN@{RCC\_APB2ENR\_USART6EN}}
\index{RCC\_APB2ENR\_USART6EN@{RCC\_APB2ENR\_USART6EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2ENR\_USART6EN}{RCC\_APB2ENR\_USART6EN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab}\label{group___peripheral___registers___bits___definition_ga126a8791f77cecc599e32d2c882a4dab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_ADC1LPEN@{RCC\_APB2LPENR\_ADC1LPEN}}
\index{RCC\_APB2LPENR\_ADC1LPEN@{RCC\_APB2LPENR\_ADC1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_ADC1LPEN}{RCC\_APB2LPENR\_ADC1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc}\label{group___peripheral___registers___bits___definition_ga7a740fdf8313fbdd00dd97eb73afc4dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SDIOLPEN@{RCC\_APB2LPENR\_SDIOLPEN}}
\index{RCC\_APB2LPENR\_SDIOLPEN@{RCC\_APB2LPENR\_SDIOLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SDIOLPEN}{RCC\_APB2LPENR\_SDIOLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa}\label{group___peripheral___registers___bits___definition_ga2c6729058e54f4b8f8ae01d5b3586aaa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SPI1LPEN@{RCC\_APB2LPENR\_SPI1LPEN}}
\index{RCC\_APB2LPENR\_SPI1LPEN@{RCC\_APB2LPENR\_SPI1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SPI1LPEN}{RCC\_APB2LPENR\_SPI1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13}\label{group___peripheral___registers___bits___definition_gac3abbbc5e7b28b72c8a9f0a0358d0b13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SPI4LPEN@{RCC\_APB2LPENR\_SPI4LPEN}}
\index{RCC\_APB2LPENR\_SPI4LPEN@{RCC\_APB2LPENR\_SPI4LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SPI4LPEN}{RCC\_APB2LPENR\_SPI4LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e}\label{group___peripheral___registers___bits___definition_gaaa82cfc33f0cf71220398bbe1c4b412e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_SYSCFGLPEN@{RCC\_APB2LPENR\_SYSCFGLPEN}}
\index{RCC\_APB2LPENR\_SYSCFGLPEN@{RCC\_APB2LPENR\_SYSCFGLPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_SYSCFGLPEN}{RCC\_APB2LPENR\_SYSCFGLPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6}\label{group___peripheral___registers___bits___definition_gae7999e2ebeb1300d0cf6a59ad92c41b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM10LPEN@{RCC\_APB2LPENR\_TIM10LPEN}}
\index{RCC\_APB2LPENR\_TIM10LPEN@{RCC\_APB2LPENR\_TIM10LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM10LPEN}{RCC\_APB2LPENR\_TIM10LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94}\label{group___peripheral___registers___bits___definition_gad43fcaa4f4d6fb2b590a6ffee31f8c94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM11LPEN@{RCC\_APB2LPENR\_TIM11LPEN}}
\index{RCC\_APB2LPENR\_TIM11LPEN@{RCC\_APB2LPENR\_TIM11LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM11LPEN}{RCC\_APB2LPENR\_TIM11LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd}\label{group___peripheral___registers___bits___definition_ga82580245686c32761e8354fb174ba5dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM1LPEN@{RCC\_APB2LPENR\_TIM1LPEN}}
\index{RCC\_APB2LPENR\_TIM1LPEN@{RCC\_APB2LPENR\_TIM1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM1LPEN}{RCC\_APB2LPENR\_TIM1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1}\label{group___peripheral___registers___bits___definition_ga91b882f3dc2b939a53ed3f4caa537de1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_TIM9LPEN@{RCC\_APB2LPENR\_TIM9LPEN}}
\index{RCC\_APB2LPENR\_TIM9LPEN@{RCC\_APB2LPENR\_TIM9LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_TIM9LPEN}{RCC\_APB2LPENR\_TIM9LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98}\label{group___peripheral___registers___bits___definition_gab8b429bc8d52abd1ba3818a82542bb98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_USART1LPEN@{RCC\_APB2LPENR\_USART1LPEN}}
\index{RCC\_APB2LPENR\_USART1LPEN@{RCC\_APB2LPENR\_USART1LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_USART1LPEN}{RCC\_APB2LPENR\_USART1LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d}\label{group___peripheral___registers___bits___definition_ga2b82eb1986da9ed32e6701d01fffe55d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2LPENR\_USART6LPEN@{RCC\_APB2LPENR\_USART6LPEN}}
\index{RCC\_APB2LPENR\_USART6LPEN@{RCC\_APB2LPENR\_USART6LPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2LPENR\_USART6LPEN}{RCC\_APB2LPENR\_USART6LPEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67}\label{group___peripheral___registers___bits___definition_ga1374d6eae8e7d02d1ad457b65f374a67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_ADCRST@{RCC\_APB2RSTR\_ADCRST}}
\index{RCC\_APB2RSTR\_ADCRST@{RCC\_APB2RSTR\_ADCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_ADCRST}{RCC\_APB2RSTR\_ADCRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d}\label{group___peripheral___registers___bits___definition_ga754451a96f4c4faf63a29ca1a132c64d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SDIORST@{RCC\_APB2RSTR\_SDIORST}}
\index{RCC\_APB2RSTR\_SDIORST@{RCC\_APB2RSTR\_SDIORST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SDIORST}{RCC\_APB2RSTR\_SDIORST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91}\label{group___peripheral___registers___bits___definition_ga38f676c6c842fc9471d51a50584fbe91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SPI1@{RCC\_APB2RSTR\_SPI1}}
\index{RCC\_APB2RSTR\_SPI1@{RCC\_APB2RSTR\_SPI1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SPI1}{RCC\_APB2RSTR\_SPI1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}}}

\Hypertarget{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb}\label{group___peripheral___registers___bits___definition_ga345f05d3508a9fd5128208761feb29fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SPI1RST@{RCC\_APB2RSTR\_SPI1RST}}
\index{RCC\_APB2RSTR\_SPI1RST@{RCC\_APB2RSTR\_SPI1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SPI1RST}{RCC\_APB2RSTR\_SPI1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08}\label{group___peripheral___registers___bits___definition_ga6029eb5c0288f48ef8de5f88ca7c7e08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SPI4RST@{RCC\_APB2RSTR\_SPI4RST}}
\index{RCC\_APB2RSTR\_SPI4RST@{RCC\_APB2RSTR\_SPI4RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SPI4RST}{RCC\_APB2RSTR\_SPI4RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d}\label{group___peripheral___registers___bits___definition_ga813d42b8d48ae6379c053a44870af49d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_SYSCFGRST@{RCC\_APB2RSTR\_SYSCFGRST}}
\index{RCC\_APB2RSTR\_SYSCFGRST@{RCC\_APB2RSTR\_SYSCFGRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_SYSCFGRST}{RCC\_APB2RSTR\_SYSCFGRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42}\label{group___peripheral___registers___bits___definition_gac76155acdc99c8c6502ba3beba818f42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM10RST@{RCC\_APB2RSTR\_TIM10RST}}
\index{RCC\_APB2RSTR\_TIM10RST@{RCC\_APB2RSTR\_TIM10RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM10RST}{RCC\_APB2RSTR\_TIM10RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c}\label{group___peripheral___registers___bits___definition_ga9651c8201d42ba03bb1bf89d9d39e60c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM11RST@{RCC\_APB2RSTR\_TIM11RST}}
\index{RCC\_APB2RSTR\_TIM11RST@{RCC\_APB2RSTR\_TIM11RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM11RST}{RCC\_APB2RSTR\_TIM11RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6}\label{group___peripheral___registers___bits___definition_ga5bd060cbefaef05487963bbd6c48d7c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM1RST@{RCC\_APB2RSTR\_TIM1RST}}
\index{RCC\_APB2RSTR\_TIM1RST@{RCC\_APB2RSTR\_TIM1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM1RST}{RCC\_APB2RSTR\_TIM1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af}\label{group___peripheral___registers___bits___definition_gab3aa588d4814a289d939e111492724af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_TIM9RST@{RCC\_APB2RSTR\_TIM9RST}}
\index{RCC\_APB2RSTR\_TIM9RST@{RCC\_APB2RSTR\_TIM9RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_TIM9RST}{RCC\_APB2RSTR\_TIM9RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41}\label{group___peripheral___registers___bits___definition_gae7ae8e338b3b42ad037e9e5b6eeb2c41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_USART1RST@{RCC\_APB2RSTR\_USART1RST}}
\index{RCC\_APB2RSTR\_USART1RST@{RCC\_APB2RSTR\_USART1RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_USART1RST}{RCC\_APB2RSTR\_USART1RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178}\label{group___peripheral___registers___bits___definition_gada1df682293e15ed44b081d626220178} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_APB2RSTR\_USART6RST@{RCC\_APB2RSTR\_USART6RST}}
\index{RCC\_APB2RSTR\_USART6RST@{RCC\_APB2RSTR\_USART6RST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2RSTR\_USART6RST}{RCC\_APB2RSTR\_USART6RST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2}\label{group___peripheral___registers___bits___definition_ga2b85b3ab656dfa2809b15e6e530c17a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}}
\index{RCC\_BDCR\_BDRST@{RCC\_BDCR\_BDRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_BDRST}{RCC\_BDCR\_BDRST}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+BDRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0}\label{group___peripheral___registers___bits___definition_ga542dffd7f8dc4da5401b54d822a22af0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}}
\index{RCC\_BDCR\_LSEBYP@{RCC\_BDCR\_LSEBYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_LSEBYP}{RCC\_BDCR\_LSEBYP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEBYP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead}\label{group___peripheral___registers___bits___definition_ga00145f8814cb9a5b180d76499d97aead} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}}
\index{RCC\_BDCR\_LSEON@{RCC\_BDCR\_LSEON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_LSEON}{RCC\_BDCR\_LSEON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSEON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c}\label{group___peripheral___registers___bits___definition_gaafca81172ed857ce6b94582fcaada87c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}}
\index{RCC\_BDCR\_LSERDY@{RCC\_BDCR\_LSERDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_LSERDY}{RCC\_BDCR\_LSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+LSERDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53}\label{group___peripheral___registers___bits___definition_ga79ea6f2df75f09b17df9582037ed6a53} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}}
\index{RCC\_BDCR\_RTCEN@{RCC\_BDCR\_RTCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCEN}{RCC\_BDCR\_RTCEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}\label{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}}
\index{RCC\_BDCR\_RTCSEL@{RCC\_BDCR\_RTCSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL}{RCC\_BDCR\_RTCSEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}\label{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_0@{RCC\_BDCR\_RTCSEL\_0}}
\index{RCC\_BDCR\_RTCSEL\_0@{RCC\_BDCR\_RTCSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_0}{RCC\_BDCR\_RTCSEL\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}\label{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_BDCR\_RTCSEL\_1@{RCC\_BDCR\_RTCSEL\_1}}
\index{RCC\_BDCR\_RTCSEL\_1@{RCC\_BDCR\_RTCSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BDCR\_RTCSEL\_1}{RCC\_BDCR\_RTCSEL\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}\label{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}}
\index{RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE}{RCC\_CFGR\_HPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F0)}

HPRE\mbox{[}3\+:0\mbox{]} bits (AHB prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}\label{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_0@{RCC\_CFGR\_HPRE\_0}}
\index{RCC\_CFGR\_HPRE\_0@{RCC\_CFGR\_HPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_0}{RCC\_CFGR\_HPRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}\label{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_1@{RCC\_CFGR\_HPRE\_1}}
\index{RCC\_CFGR\_HPRE\_1@{RCC\_CFGR\_HPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_1}{RCC\_CFGR\_HPRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}\label{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_2@{RCC\_CFGR\_HPRE\_2}}
\index{RCC\_CFGR\_HPRE\_2@{RCC\_CFGR\_HPRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_2}{RCC\_CFGR\_HPRE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}\label{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_3@{RCC\_CFGR\_HPRE\_3}}
\index{RCC\_CFGR\_HPRE\_3@{RCC\_CFGR\_HPRE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_3}{RCC\_CFGR\_HPRE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}\label{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}}
\index{RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV1}{RCC\_CFGR\_HPRE\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

SYSCLK not divided \Hypertarget{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}\label{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}}
\index{RCC\_CFGR\_HPRE\_DIV128@{RCC\_CFGR\_HPRE\_DIV128}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV128}{RCC\_CFGR\_HPRE\_DIV128}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+D0)}

SYSCLK divided by 128 \Hypertarget{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}\label{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}}
\index{RCC\_CFGR\_HPRE\_DIV16@{RCC\_CFGR\_HPRE\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV16}{RCC\_CFGR\_HPRE\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+B0)}

SYSCLK divided by 16 \Hypertarget{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}\label{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}}
\index{RCC\_CFGR\_HPRE\_DIV2@{RCC\_CFGR\_HPRE\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV2}{RCC\_CFGR\_HPRE\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

SYSCLK divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}\label{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}}
\index{RCC\_CFGR\_HPRE\_DIV256@{RCC\_CFGR\_HPRE\_DIV256}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV256}{RCC\_CFGR\_HPRE\_DIV256}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+E0)}

SYSCLK divided by 256 \Hypertarget{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}\label{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}}
\index{RCC\_CFGR\_HPRE\_DIV4@{RCC\_CFGR\_HPRE\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV4}{RCC\_CFGR\_HPRE\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000090)}

SYSCLK divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}\label{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}}
\index{RCC\_CFGR\_HPRE\_DIV512@{RCC\_CFGR\_HPRE\_DIV512}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV512}{RCC\_CFGR\_HPRE\_DIV512}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F0)}

SYSCLK divided by 512 PPRE1 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}\label{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}}
\index{RCC\_CFGR\_HPRE\_DIV64@{RCC\_CFGR\_HPRE\_DIV64}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV64}{RCC\_CFGR\_HPRE\_DIV64}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+C0)}

SYSCLK divided by 64 \Hypertarget{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}\label{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}}
\index{RCC\_CFGR\_HPRE\_DIV8@{RCC\_CFGR\_HPRE\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV8}{RCC\_CFGR\_HPRE\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+A0)}

SYSCLK divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412}\label{group___peripheral___registers___bits___definition_ga5d43413fd6b17bd988ccae9e34296412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_I2SSRC@{RCC\_CFGR\_I2SSRC}}
\index{RCC\_CFGR\_I2SSRC@{RCC\_CFGR\_I2SSRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_I2SSRC}{RCC\_CFGR\_I2SSRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}\label{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1@{RCC\_CFGR\_MCO1}}
\index{RCC\_CFGR\_MCO1@{RCC\_CFGR\_MCO1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1}{RCC\_CFGR\_MCO1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00600000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}\label{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1\_0@{RCC\_CFGR\_MCO1\_0}}
\index{RCC\_CFGR\_MCO1\_0@{RCC\_CFGR\_MCO1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1\_0}{RCC\_CFGR\_MCO1\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}\label{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1\_1@{RCC\_CFGR\_MCO1\_1}}
\index{RCC\_CFGR\_MCO1\_1@{RCC\_CFGR\_MCO1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1\_1}{RCC\_CFGR\_MCO1\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}\label{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE@{RCC\_CFGR\_MCO1PRE}}
\index{RCC\_CFGR\_MCO1PRE@{RCC\_CFGR\_MCO1PRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1PRE}{RCC\_CFGR\_MCO1PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x07000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}\label{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE\_0@{RCC\_CFGR\_MCO1PRE\_0}}
\index{RCC\_CFGR\_MCO1PRE\_0@{RCC\_CFGR\_MCO1PRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1PRE\_0}{RCC\_CFGR\_MCO1PRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}\label{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE\_1@{RCC\_CFGR\_MCO1PRE\_1}}
\index{RCC\_CFGR\_MCO1PRE\_1@{RCC\_CFGR\_MCO1PRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1PRE\_1}{RCC\_CFGR\_MCO1PRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}\label{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO1PRE\_2@{RCC\_CFGR\_MCO1PRE\_2}}
\index{RCC\_CFGR\_MCO1PRE\_2@{RCC\_CFGR\_MCO1PRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1PRE\_2}{RCC\_CFGR\_MCO1PRE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}\label{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2@{RCC\_CFGR\_MCO2}}
\index{RCC\_CFGR\_MCO2@{RCC\_CFGR\_MCO2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2}{RCC\_CFGR\_MCO2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+C0000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}\label{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2\_0@{RCC\_CFGR\_MCO2\_0}}
\index{RCC\_CFGR\_MCO2\_0@{RCC\_CFGR\_MCO2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2\_0}{RCC\_CFGR\_MCO2\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}\label{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2\_1@{RCC\_CFGR\_MCO2\_1}}
\index{RCC\_CFGR\_MCO2\_1@{RCC\_CFGR\_MCO2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2\_1}{RCC\_CFGR\_MCO2\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}\label{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE@{RCC\_CFGR\_MCO2PRE}}
\index{RCC\_CFGR\_MCO2PRE@{RCC\_CFGR\_MCO2PRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2PRE}{RCC\_CFGR\_MCO2PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x38000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}\label{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE\_0@{RCC\_CFGR\_MCO2PRE\_0}}
\index{RCC\_CFGR\_MCO2PRE\_0@{RCC\_CFGR\_MCO2PRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2PRE\_0}{RCC\_CFGR\_MCO2PRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}\label{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE\_1@{RCC\_CFGR\_MCO2PRE\_1}}
\index{RCC\_CFGR\_MCO2PRE\_1@{RCC\_CFGR\_MCO2PRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2PRE\_1}{RCC\_CFGR\_MCO2PRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}\label{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_MCO2PRE\_2@{RCC\_CFGR\_MCO2PRE\_2}}
\index{RCC\_CFGR\_MCO2PRE\_2@{RCC\_CFGR\_MCO2PRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2PRE\_2}{RCC\_CFGR\_MCO2PRE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}\label{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}}
\index{RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1}{RCC\_CFGR\_PPRE1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+C00)}

PRE1\mbox{[}2\+:0\mbox{]} bits (APB1 prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}\label{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}}
\index{RCC\_CFGR\_PPRE1\_0@{RCC\_CFGR\_PPRE1\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_0}{RCC\_CFGR\_PPRE1\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}\label{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}}
\index{RCC\_CFGR\_PPRE1\_1@{RCC\_CFGR\_PPRE1\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_1}{RCC\_CFGR\_PPRE1\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}\label{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}}
\index{RCC\_CFGR\_PPRE1\_2@{RCC\_CFGR\_PPRE1\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_2}{RCC\_CFGR\_PPRE1\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}\label{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}}
\index{RCC\_CFGR\_PPRE1\_DIV1@{RCC\_CFGR\_PPRE1\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV1}{RCC\_CFGR\_PPRE1\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

HCLK not divided \Hypertarget{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}\label{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}}
\index{RCC\_CFGR\_PPRE1\_DIV16@{RCC\_CFGR\_PPRE1\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV16}{RCC\_CFGR\_PPRE1\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+C00)}

HCLK divided by 16 PPRE2 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}\label{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}}
\index{RCC\_CFGR\_PPRE1\_DIV2@{RCC\_CFGR\_PPRE1\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV2}{RCC\_CFGR\_PPRE1\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

HCLK divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}\label{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}}
\index{RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV4}{RCC\_CFGR\_PPRE1\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001400)}

HCLK divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}\label{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}}
\index{RCC\_CFGR\_PPRE1\_DIV8@{RCC\_CFGR\_PPRE1\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV8}{RCC\_CFGR\_PPRE1\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)}

HCLK divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}\label{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}}
\index{RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2}{RCC\_CFGR\_PPRE2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)}

PRE2\mbox{[}2\+:0\mbox{]} bits (APB2 prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}\label{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}}
\index{RCC\_CFGR\_PPRE2\_0@{RCC\_CFGR\_PPRE2\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_0}{RCC\_CFGR\_PPRE2\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}\label{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}}
\index{RCC\_CFGR\_PPRE2\_1@{RCC\_CFGR\_PPRE2\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_1}{RCC\_CFGR\_PPRE2\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}\label{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}}
\index{RCC\_CFGR\_PPRE2\_2@{RCC\_CFGR\_PPRE2\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_2}{RCC\_CFGR\_PPRE2\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}\label{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}}
\index{RCC\_CFGR\_PPRE2\_DIV1@{RCC\_CFGR\_PPRE2\_DIV1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV1}{RCC\_CFGR\_PPRE2\_DIV1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

HCLK not divided \Hypertarget{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}\label{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}}
\index{RCC\_CFGR\_PPRE2\_DIV16@{RCC\_CFGR\_PPRE2\_DIV16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV16}{RCC\_CFGR\_PPRE2\_DIV16}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)}

HCLK divided by 16 RTCPRE configuration \Hypertarget{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}\label{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}}
\index{RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV2}{RCC\_CFGR\_PPRE2\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

HCLK divided by 2 \Hypertarget{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}\label{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}}
\index{RCC\_CFGR\_PPRE2\_DIV4@{RCC\_CFGR\_PPRE2\_DIV4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV4}{RCC\_CFGR\_PPRE2\_DIV4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+A000)}

HCLK divided by 4 \Hypertarget{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}\label{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}}
\index{RCC\_CFGR\_PPRE2\_DIV8@{RCC\_CFGR\_PPRE2\_DIV8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV8}{RCC\_CFGR\_PPRE2\_DIV8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

HCLK divided by 8 \Hypertarget{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}\label{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE@{RCC\_CFGR\_RTCPRE}}
\index{RCC\_CFGR\_RTCPRE@{RCC\_CFGR\_RTCPRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE}{RCC\_CFGR\_RTCPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}\label{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_0@{RCC\_CFGR\_RTCPRE\_0}}
\index{RCC\_CFGR\_RTCPRE\_0@{RCC\_CFGR\_RTCPRE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE\_0}{RCC\_CFGR\_RTCPRE\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}\label{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_1@{RCC\_CFGR\_RTCPRE\_1}}
\index{RCC\_CFGR\_RTCPRE\_1@{RCC\_CFGR\_RTCPRE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE\_1}{RCC\_CFGR\_RTCPRE\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}\label{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_2@{RCC\_CFGR\_RTCPRE\_2}}
\index{RCC\_CFGR\_RTCPRE\_2@{RCC\_CFGR\_RTCPRE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE\_2}{RCC\_CFGR\_RTCPRE\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}\label{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_3@{RCC\_CFGR\_RTCPRE\_3}}
\index{RCC\_CFGR\_RTCPRE\_3@{RCC\_CFGR\_RTCPRE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE\_3}{RCC\_CFGR\_RTCPRE\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}\label{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_RTCPRE\_4@{RCC\_CFGR\_RTCPRE\_4}}
\index{RCC\_CFGR\_RTCPRE\_4@{RCC\_CFGR\_RTCPRE\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE\_4}{RCC\_CFGR\_RTCPRE\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

MCO1 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}\label{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW@{RCC\_CFGR\_SW}}
\index{RCC\_CFGR\_SW@{RCC\_CFGR\_SW}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW}{RCC\_CFGR\_SW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

\texorpdfstring{$<$}{<} SW configuration SW\mbox{[}1\+:0\mbox{]} bits (System clock Switch) \Hypertarget{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}\label{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_0@{RCC\_CFGR\_SW\_0}}
\index{RCC\_CFGR\_SW\_0@{RCC\_CFGR\_SW\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_0}{RCC\_CFGR\_SW\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}\label{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_1@{RCC\_CFGR\_SW\_1}}
\index{RCC\_CFGR\_SW\_1@{RCC\_CFGR\_SW\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_1}{RCC\_CFGR\_SW\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}\label{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}}
\index{RCC\_CFGR\_SW\_HSE@{RCC\_CFGR\_SW\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_HSE}{RCC\_CFGR\_SW\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

HSE selected as system clock \Hypertarget{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}\label{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_HSI@{RCC\_CFGR\_SW\_HSI}}
\index{RCC\_CFGR\_SW\_HSI@{RCC\_CFGR\_SW\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_HSI}{RCC\_CFGR\_SW\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

HSI selected as system clock \Hypertarget{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}\label{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}}
\index{RCC\_CFGR\_SW\_PLL@{RCC\_CFGR\_SW\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_PLL}{RCC\_CFGR\_SW\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

PLL selected as system clock SWS configuration \Hypertarget{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}\label{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}}
\index{RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS}{RCC\_CFGR\_SWS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000C)}

SWS\mbox{[}1\+:0\mbox{]} bits (System Clock Switch Status) \Hypertarget{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}\label{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_0@{RCC\_CFGR\_SWS\_0}}
\index{RCC\_CFGR\_SWS\_0@{RCC\_CFGR\_SWS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_0}{RCC\_CFGR\_SWS\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}\label{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_1@{RCC\_CFGR\_SWS\_1}}
\index{RCC\_CFGR\_SWS\_1@{RCC\_CFGR\_SWS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_1}{RCC\_CFGR\_SWS\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}\label{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}}
\index{RCC\_CFGR\_SWS\_HSE@{RCC\_CFGR\_SWS\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_HSE}{RCC\_CFGR\_SWS\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

HSE oscillator used as system clock \Hypertarget{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}\label{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_HSI@{RCC\_CFGR\_SWS\_HSI}}
\index{RCC\_CFGR\_SWS\_HSI@{RCC\_CFGR\_SWS\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_HSI}{RCC\_CFGR\_SWS\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

HSI oscillator used as system clock \Hypertarget{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}\label{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}}
\index{RCC\_CFGR\_SWS\_PLL@{RCC\_CFGR\_SWS\_PLL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_PLL}{RCC\_CFGR\_SWS\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

PLL used as system clock HPRE configuration \Hypertarget{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f}\label{group___peripheral___registers___bits___definition_ga46edb2b9568f002feba7b4312ed92c1f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}}
\index{RCC\_CIR\_CSSC@{RCC\_CIR\_CSSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_CSSC}{RCC\_CIR\_CSSC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f}\label{group___peripheral___registers___bits___definition_gad66b719e4061294de35af58cc27aba7f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}}
\index{RCC\_CIR\_CSSF@{RCC\_CIR\_CSSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_CSSF}{RCC\_CIR\_CSSF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+CSSF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238}\label{group___peripheral___registers___bits___definition_ga9464e8188d717902990b467a9396d238} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}}
\index{RCC\_CIR\_HSERDYC@{RCC\_CIR\_HSERDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYC}{RCC\_CIR\_HSERDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6}\label{group___peripheral___registers___bits___definition_ga11ea196450aac9ac35e283a66afc3da6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}}
\index{RCC\_CIR\_HSERDYF@{RCC\_CIR\_HSERDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYF}{RCC\_CIR\_HSERDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11}\label{group___peripheral___registers___bits___definition_ga5492f9b58600cf66616eb931b48b3c11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}}
\index{RCC\_CIR\_HSERDYIE@{RCC\_CIR\_HSERDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSERDYIE}{RCC\_CIR\_HSERDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSERDYIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2}\label{group___peripheral___registers___bits___definition_gad1b58377908e5c31a684747d0a80ecb2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}}
\index{RCC\_CIR\_HSIRDYC@{RCC\_CIR\_HSIRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYC}{RCC\_CIR\_HSIRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163}\label{group___peripheral___registers___bits___definition_gad38877547c4cbbb94659d5726f377163} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}}
\index{RCC\_CIR\_HSIRDYF@{RCC\_CIR\_HSIRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYF}{RCC\_CIR\_HSIRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580}\label{group___peripheral___registers___bits___definition_gac714351a6f9dab4741354fb017638580} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}}
\index{RCC\_CIR\_HSIRDYIE@{RCC\_CIR\_HSIRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_HSIRDYIE}{RCC\_CIR\_HSIRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa}\label{group___peripheral___registers___bits___definition_ga144b5147f3a8d0bfda04618e301986aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}}
\index{RCC\_CIR\_LSERDYC@{RCC\_CIR\_LSERDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYC}{RCC\_CIR\_LSERDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe}\label{group___peripheral___registers___bits___definition_gabfc100e7ae673dfcec7be79af0d91dfe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}}
\index{RCC\_CIR\_LSERDYF@{RCC\_CIR\_LSERDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYF}{RCC\_CIR\_LSERDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8}\label{group___peripheral___registers___bits___definition_ga6a0ad2672c9ba1b26012cbc6d423dff8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}}
\index{RCC\_CIR\_LSERDYIE@{RCC\_CIR\_LSERDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSERDYIE}{RCC\_CIR\_LSERDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSERDYIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704}\label{group___peripheral___registers___bits___definition_ga982989563f1a95c89bf7f4a25d99f704} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}}
\index{RCC\_CIR\_LSIRDYC@{RCC\_CIR\_LSIRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYC}{RCC\_CIR\_LSIRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb}\label{group___peripheral___registers___bits___definition_gacb94ccfe6a212f020e732d1dd787a6fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}}
\index{RCC\_CIR\_LSIRDYF@{RCC\_CIR\_LSIRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYF}{RCC\_CIR\_LSIRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56}\label{group___peripheral___registers___bits___definition_ga872ba937149a7372138df06f8188ab56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}}
\index{RCC\_CIR\_LSIRDYIE@{RCC\_CIR\_LSIRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_LSIRDYIE}{RCC\_CIR\_LSIRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb}\label{group___peripheral___registers___bits___definition_ga73e79cc7236f5f76cb97c8012771e6bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLI2SRDYC@{RCC\_CIR\_PLLI2SRDYC}}
\index{RCC\_CIR\_PLLI2SRDYC@{RCC\_CIR\_PLLI2SRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLI2SRDYC}{RCC\_CIR\_PLLI2SRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093}\label{group___peripheral___registers___bits___definition_gad338d8663c078cf3d73e4bfaa44da093} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLI2SRDYF@{RCC\_CIR\_PLLI2SRDYF}}
\index{RCC\_CIR\_PLLI2SRDYF@{RCC\_CIR\_PLLI2SRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLI2SRDYF}{RCC\_CIR\_PLLI2SRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc}\label{group___peripheral___registers___bits___definition_ga1ca3cbf69c7cce53e974316dbf38d3dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLI2SRDYIE@{RCC\_CIR\_PLLI2SRDYIE}}
\index{RCC\_CIR\_PLLI2SRDYIE@{RCC\_CIR\_PLLI2SRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLI2SRDYIE}{RCC\_CIR\_PLLI2SRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396}\label{group___peripheral___registers___bits___definition_ga245af864b194f0c2b2389ea1ee49a396} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}}
\index{RCC\_CIR\_PLLRDYC@{RCC\_CIR\_PLLRDYC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYC}{RCC\_CIR\_PLLRDYC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec}\label{group___peripheral___registers___bits___definition_ga0f007895a17e668f22f7b8b24ca90aec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}}
\index{RCC\_CIR\_PLLRDYF@{RCC\_CIR\_PLLRDYF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYF}{RCC\_CIR\_PLLRDYF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95}\label{group___peripheral___registers___bits___definition_ga1b70927cab2ba9cf82d1620cf88b0f95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}}
\index{RCC\_CIR\_PLLRDYIE@{RCC\_CIR\_PLLRDYIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CIR\_PLLRDYIE}{RCC\_CIR\_PLLRDYIE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}\label{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_CSSON@{RCC\_CR\_CSSON}}
\index{RCC\_CR\_CSSON@{RCC\_CR\_CSSON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_CSSON}{RCC\_CR\_CSSON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+CSSON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}\label{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}}
\index{RCC\_CR\_HSEBYP@{RCC\_CR\_HSEBYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSEBYP}{RCC\_CR\_HSEBYP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEBYP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}\label{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSEON@{RCC\_CR\_HSEON}}
\index{RCC\_CR\_HSEON@{RCC\_CR\_HSEON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSEON}{RCC\_CR\_HSEON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSEON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}\label{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}}
\index{RCC\_CR\_HSERDY@{RCC\_CR\_HSERDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSERDY}{RCC\_CR\_HSERDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSERDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3}\label{group___peripheral___registers___bits___definition_ga67ae770db9851f14ad7c14a693f0f6d3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL@{RCC\_CR\_HSICAL}}
\index{RCC\_CR\_HSICAL@{RCC\_CR\_HSICAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL}{RCC\_CR\_HSICAL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FF00)}

\Hypertarget{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}\label{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_0@{RCC\_CR\_HSICAL\_0}}
\index{RCC\_CR\_HSICAL\_0@{RCC\_CR\_HSICAL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_0}{RCC\_CR\_HSICAL\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}\label{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_1@{RCC\_CR\_HSICAL\_1}}
\index{RCC\_CR\_HSICAL\_1@{RCC\_CR\_HSICAL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_1}{RCC\_CR\_HSICAL\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}\label{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_2@{RCC\_CR\_HSICAL\_2}}
\index{RCC\_CR\_HSICAL\_2@{RCC\_CR\_HSICAL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_2}{RCC\_CR\_HSICAL\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}\label{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_3@{RCC\_CR\_HSICAL\_3}}
\index{RCC\_CR\_HSICAL\_3@{RCC\_CR\_HSICAL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_3}{RCC\_CR\_HSICAL\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}\label{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_4@{RCC\_CR\_HSICAL\_4}}
\index{RCC\_CR\_HSICAL\_4@{RCC\_CR\_HSICAL\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_4}{RCC\_CR\_HSICAL\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}\label{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_5@{RCC\_CR\_HSICAL\_5}}
\index{RCC\_CR\_HSICAL\_5@{RCC\_CR\_HSICAL\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_5}{RCC\_CR\_HSICAL\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}\label{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_6@{RCC\_CR\_HSICAL\_6}}
\index{RCC\_CR\_HSICAL\_6@{RCC\_CR\_HSICAL\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_6}{RCC\_CR\_HSICAL\_6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}\label{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSICAL\_7@{RCC\_CR\_HSICAL\_7}}
\index{RCC\_CR\_HSICAL\_7@{RCC\_CR\_HSICAL\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSICAL\_7}{RCC\_CR\_HSICAL\_7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}\label{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSION@{RCC\_CR\_HSION}}
\index{RCC\_CR\_HSION@{RCC\_CR\_HSION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSION}{RCC\_CR\_HSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSION~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}\label{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}}
\index{RCC\_CR\_HSIRDY@{RCC\_CR\_HSIRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSIRDY}{RCC\_CR\_HSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSIRDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70}\label{group___peripheral___registers___bits___definition_ga5cb4397b2095c31660a01b748386aa70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM@{RCC\_CR\_HSITRIM}}
\index{RCC\_CR\_HSITRIM@{RCC\_CR\_HSITRIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM}{RCC\_CR\_HSITRIM}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+F8)}

\Hypertarget{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}\label{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_0@{RCC\_CR\_HSITRIM\_0}}
\index{RCC\_CR\_HSITRIM\_0@{RCC\_CR\_HSITRIM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM\_0}{RCC\_CR\_HSITRIM\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}\label{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_1@{RCC\_CR\_HSITRIM\_1}}
\index{RCC\_CR\_HSITRIM\_1@{RCC\_CR\_HSITRIM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM\_1}{RCC\_CR\_HSITRIM\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}\label{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_2@{RCC\_CR\_HSITRIM\_2}}
\index{RCC\_CR\_HSITRIM\_2@{RCC\_CR\_HSITRIM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM\_2}{RCC\_CR\_HSITRIM\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}\label{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_3@{RCC\_CR\_HSITRIM\_3}}
\index{RCC\_CR\_HSITRIM\_3@{RCC\_CR\_HSITRIM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM\_3}{RCC\_CR\_HSITRIM\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}\label{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_HSITRIM\_4@{RCC\_CR\_HSITRIM\_4}}
\index{RCC\_CR\_HSITRIM\_4@{RCC\_CR\_HSITRIM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_HSITRIM\_4}{RCC\_CR\_HSITRIM\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133}\label{group___peripheral___registers___bits___definition_ga3ccb8964b640530f1080f9ea549d8133} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLI2SON@{RCC\_CR\_PLLI2SON}}
\index{RCC\_CR\_PLLI2SON@{RCC\_CR\_PLLI2SON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_PLLI2SON}{RCC\_CR\_PLLI2SON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46}\label{group___peripheral___registers___bits___definition_ga7354703f289244a71753debf3ae26e46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLI2SRDY@{RCC\_CR\_PLLI2SRDY}}
\index{RCC\_CR\_PLLI2SRDY@{RCC\_CR\_PLLI2SRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_PLLI2SRDY}{RCC\_CR\_PLLI2SRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}\label{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLON@{RCC\_CR\_PLLON}}
\index{RCC\_CR\_PLLON@{RCC\_CR\_PLLON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_PLLON}{RCC\_CR\_PLLON}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}\label{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}}
\index{RCC\_CR\_PLLRDY@{RCC\_CR\_PLLRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CR\_PLLRDY}{RCC\_CR\_PLLRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR\+\_\+\+PLLRDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39}\label{group___peripheral___registers___bits___definition_ga6685c7bd94a46c82c7ca69afa1707c39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_BORRSTF@{RCC\_CSR\_BORRSTF}}
\index{RCC\_CSR\_BORRSTF@{RCC\_CSR\_BORRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_BORRSTF}{RCC\_CSR\_BORRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+BORRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf}\label{group___peripheral___registers___bits___definition_ga675455250b91f125d52f5d347c2c0fbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}}
\index{RCC\_CSR\_LPWRRSTF@{RCC\_CSR\_LPWRRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_LPWRRSTF}{RCC\_CSR\_LPWRRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b}\label{group___peripheral___registers___bits___definition_ga803cbf97bda1ebaf9afee2a3c9f0851b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LSION@{RCC\_CSR\_LSION}}
\index{RCC\_CSR\_LSION@{RCC\_CSR\_LSION}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_LSION}{RCC\_CSR\_LSION}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSION~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb}\label{group___peripheral___registers___bits___definition_gab569110e757aee573ebf9ad80812e8bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}}
\index{RCC\_CSR\_LSIRDY@{RCC\_CSR\_LSIRDY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_LSIRDY}{RCC\_CSR\_LSIRDY}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+LSIRDY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a}\label{group___peripheral___registers___bits___definition_gaf600bc53fc80265347f6c76c6b8b728a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_PADRSTF@{RCC\_CSR\_PADRSTF}}
\index{RCC\_CSR\_PADRSTF@{RCC\_CSR\_PADRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_PADRSTF}{RCC\_CSR\_PADRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PADRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf}\label{group___peripheral___registers___bits___definition_ga837e2d7e2395ac45ebe2aea95ecde9bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}}
\index{RCC\_CSR\_PORRSTF@{RCC\_CSR\_PORRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_PORRSTF}{RCC\_CSR\_PORRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+PORRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716}\label{group___peripheral___registers___bits___definition_gafc26c5996b14005a70afbeaa29aae716} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}}
\index{RCC\_CSR\_RMVF@{RCC\_CSR\_RMVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_RMVF}{RCC\_CSR\_RMVF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+RMVF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f}\label{group___peripheral___registers___bits___definition_ga16e89534934436ee8958440882b71e6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}}
\index{RCC\_CSR\_SFTRSTF@{RCC\_CSR\_SFTRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_SFTRSTF}{RCC\_CSR\_SFTRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+SFTRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f}\label{group___peripheral___registers___bits___definition_ga1507e79ffc475547f2a9c9238965b57f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_WDGRSTF@{RCC\_CSR\_WDGRSTF}}
\index{RCC\_CSR\_WDGRSTF@{RCC\_CSR\_WDGRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_WDGRSTF}{RCC\_CSR\_WDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WDGRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826}\label{group___peripheral___registers___bits___definition_gacabd7bbde7e78c9c8f5fd46e34771826} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}}
\index{RCC\_CSR\_WWDGRSTF@{RCC\_CSR\_WWDGRSTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_CSR\_WWDGRSTF}{RCC\_CSR\_WWDGRSTF}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1}\label{group___peripheral___registers___bits___definition_ga9a42e8b9ee60126976d9be056e5e66b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM@{RCC\_PLLCFGR\_PLLM}}
\index{RCC\_PLLCFGR\_PLLM@{RCC\_PLLCFGR\_PLLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM}{RCC\_PLLCFGR\_PLLM}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000003F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}\label{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_0@{RCC\_PLLCFGR\_PLLM\_0}}
\index{RCC\_PLLCFGR\_PLLM\_0@{RCC\_PLLCFGR\_PLLM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_0}{RCC\_PLLCFGR\_PLLM\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}\label{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_1@{RCC\_PLLCFGR\_PLLM\_1}}
\index{RCC\_PLLCFGR\_PLLM\_1@{RCC\_PLLCFGR\_PLLM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_1}{RCC\_PLLCFGR\_PLLM\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}\label{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_2@{RCC\_PLLCFGR\_PLLM\_2}}
\index{RCC\_PLLCFGR\_PLLM\_2@{RCC\_PLLCFGR\_PLLM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_2}{RCC\_PLLCFGR\_PLLM\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}\label{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_3@{RCC\_PLLCFGR\_PLLM\_3}}
\index{RCC\_PLLCFGR\_PLLM\_3@{RCC\_PLLCFGR\_PLLM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_3}{RCC\_PLLCFGR\_PLLM\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}\label{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_4@{RCC\_PLLCFGR\_PLLM\_4}}
\index{RCC\_PLLCFGR\_PLLM\_4@{RCC\_PLLCFGR\_PLLM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_4}{RCC\_PLLCFGR\_PLLM\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}\label{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLM\_5@{RCC\_PLLCFGR\_PLLM\_5}}
\index{RCC\_PLLCFGR\_PLLM\_5@{RCC\_PLLCFGR\_PLLM\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_5}{RCC\_PLLCFGR\_PLLM\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a}\label{group___peripheral___registers___bits___definition_ga4b571901d7cdc93ca1ecc1531f26ba6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN@{RCC\_PLLCFGR\_PLLN}}
\index{RCC\_PLLCFGR\_PLLN@{RCC\_PLLCFGR\_PLLN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN}{RCC\_PLLCFGR\_PLLN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FC0)}

\Hypertarget{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}\label{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_0@{RCC\_PLLCFGR\_PLLN\_0}}
\index{RCC\_PLLCFGR\_PLLN\_0@{RCC\_PLLCFGR\_PLLN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_0}{RCC\_PLLCFGR\_PLLN\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}\label{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_1@{RCC\_PLLCFGR\_PLLN\_1}}
\index{RCC\_PLLCFGR\_PLLN\_1@{RCC\_PLLCFGR\_PLLN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_1}{RCC\_PLLCFGR\_PLLN\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}\label{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_2@{RCC\_PLLCFGR\_PLLN\_2}}
\index{RCC\_PLLCFGR\_PLLN\_2@{RCC\_PLLCFGR\_PLLN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_2}{RCC\_PLLCFGR\_PLLN\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}\label{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_3@{RCC\_PLLCFGR\_PLLN\_3}}
\index{RCC\_PLLCFGR\_PLLN\_3@{RCC\_PLLCFGR\_PLLN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_3}{RCC\_PLLCFGR\_PLLN\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}\label{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_4@{RCC\_PLLCFGR\_PLLN\_4}}
\index{RCC\_PLLCFGR\_PLLN\_4@{RCC\_PLLCFGR\_PLLN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_4}{RCC\_PLLCFGR\_PLLN\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}\label{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_5@{RCC\_PLLCFGR\_PLLN\_5}}
\index{RCC\_PLLCFGR\_PLLN\_5@{RCC\_PLLCFGR\_PLLN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_5}{RCC\_PLLCFGR\_PLLN\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}\label{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_6@{RCC\_PLLCFGR\_PLLN\_6}}
\index{RCC\_PLLCFGR\_PLLN\_6@{RCC\_PLLCFGR\_PLLN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_6}{RCC\_PLLCFGR\_PLLN\_6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}\label{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_7@{RCC\_PLLCFGR\_PLLN\_7}}
\index{RCC\_PLLCFGR\_PLLN\_7@{RCC\_PLLCFGR\_PLLN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_7}{RCC\_PLLCFGR\_PLLN\_7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}\label{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLN\_8@{RCC\_PLLCFGR\_PLLN\_8}}
\index{RCC\_PLLCFGR\_PLLN\_8@{RCC\_PLLCFGR\_PLLN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_8}{RCC\_PLLCFGR\_PLLN\_8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d}\label{group___peripheral___registers___bits___definition_ga2561745be271ee828e26de601f72162d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLP@{RCC\_PLLCFGR\_PLLP}}
\index{RCC\_PLLCFGR\_PLLP@{RCC\_PLLCFGR\_PLLP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLP}{RCC\_PLLCFGR\_PLLP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00030000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}\label{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLP\_0@{RCC\_PLLCFGR\_PLLP\_0}}
\index{RCC\_PLLCFGR\_PLLP\_0@{RCC\_PLLCFGR\_PLLP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLP\_0}{RCC\_PLLCFGR\_PLLP\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}\label{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLP\_1@{RCC\_PLLCFGR\_PLLP\_1}}
\index{RCC\_PLLCFGR\_PLLP\_1@{RCC\_PLLCFGR\_PLLP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLP\_1}{RCC\_PLLCFGR\_PLLP\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1}\label{group___peripheral___registers___bits___definition_ga546495f69f570cb4b81d4a59054c7ed1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ@{RCC\_PLLCFGR\_PLLQ}}
\index{RCC\_PLLCFGR\_PLLQ@{RCC\_PLLCFGR\_PLLQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ}{RCC\_PLLCFGR\_PLLQ}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}\label{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_0@{RCC\_PLLCFGR\_PLLQ\_0}}
\index{RCC\_PLLCFGR\_PLLQ\_0@{RCC\_PLLCFGR\_PLLQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ\_0}{RCC\_PLLCFGR\_PLLQ\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}\label{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_1@{RCC\_PLLCFGR\_PLLQ\_1}}
\index{RCC\_PLLCFGR\_PLLQ\_1@{RCC\_PLLCFGR\_PLLQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ\_1}{RCC\_PLLCFGR\_PLLQ\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}\label{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_2@{RCC\_PLLCFGR\_PLLQ\_2}}
\index{RCC\_PLLCFGR\_PLLQ\_2@{RCC\_PLLCFGR\_PLLQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ\_2}{RCC\_PLLCFGR\_PLLQ\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}\label{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLQ\_3@{RCC\_PLLCFGR\_PLLQ\_3}}
\index{RCC\_PLLCFGR\_PLLQ\_3@{RCC\_PLLCFGR\_PLLQ\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ\_3}{RCC\_PLLCFGR\_PLLQ\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e}\label{group___peripheral___registers___bits___definition_ga92cb53ea81d2c47537eb217cc6659a2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}}
\index{RCC\_PLLCFGR\_PLLSRC@{RCC\_PLLCFGR\_PLLSRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLSRC}{RCC\_PLLCFGR\_PLLSRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}\label{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLSRC\_HSE@{RCC\_PLLCFGR\_PLLSRC\_HSE}}
\index{RCC\_PLLCFGR\_PLLSRC\_HSE@{RCC\_PLLCFGR\_PLLSRC\_HSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLSRC\_HSE}{RCC\_PLLCFGR\_PLLSRC\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}\label{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLCFGR\_PLLSRC\_HSI@{RCC\_PLLCFGR\_PLLSRC\_HSI}}
\index{RCC\_PLLCFGR\_PLLSRC\_HSI@{RCC\_PLLCFGR\_PLLSRC\_HSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLSRC\_HSI}{RCC\_PLLCFGR\_PLLSRC\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef}\label{group___peripheral___registers___bits___definition_ga68db5b1d90f9b62359888ed1175a0cef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN@{RCC\_PLLI2SCFGR\_PLLI2SN}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN@{RCC\_PLLI2SCFGR\_PLLI2SN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN}{RCC\_PLLI2SCFGR\_PLLI2SN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FC0)}

\Hypertarget{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}\label{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_0@{RCC\_PLLI2SCFGR\_PLLI2SN\_0}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_0@{RCC\_PLLI2SCFGR\_PLLI2SN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_0}{RCC\_PLLI2SCFGR\_PLLI2SN\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}\label{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_1@{RCC\_PLLI2SCFGR\_PLLI2SN\_1}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_1@{RCC\_PLLI2SCFGR\_PLLI2SN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_1}{RCC\_PLLI2SCFGR\_PLLI2SN\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}\label{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_2@{RCC\_PLLI2SCFGR\_PLLI2SN\_2}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_2@{RCC\_PLLI2SCFGR\_PLLI2SN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_2}{RCC\_PLLI2SCFGR\_PLLI2SN\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}\label{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_3@{RCC\_PLLI2SCFGR\_PLLI2SN\_3}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_3@{RCC\_PLLI2SCFGR\_PLLI2SN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_3}{RCC\_PLLI2SCFGR\_PLLI2SN\_3}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}\label{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_4@{RCC\_PLLI2SCFGR\_PLLI2SN\_4}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_4@{RCC\_PLLI2SCFGR\_PLLI2SN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_4}{RCC\_PLLI2SCFGR\_PLLI2SN\_4}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}\label{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_5@{RCC\_PLLI2SCFGR\_PLLI2SN\_5}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_5@{RCC\_PLLI2SCFGR\_PLLI2SN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_5}{RCC\_PLLI2SCFGR\_PLLI2SN\_5}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}\label{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_6@{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_6@{RCC\_PLLI2SCFGR\_PLLI2SN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_6}{RCC\_PLLI2SCFGR\_PLLI2SN\_6}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}\label{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_7@{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_7@{RCC\_PLLI2SCFGR\_PLLI2SN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_7}{RCC\_PLLI2SCFGR\_PLLI2SN\_7}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}\label{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SN\_8@{RCC\_PLLI2SCFGR\_PLLI2SN\_8}}
\index{RCC\_PLLI2SCFGR\_PLLI2SN\_8@{RCC\_PLLI2SCFGR\_PLLI2SN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SN\_8}{RCC\_PLLI2SCFGR\_PLLI2SN\_8}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50}\label{group___peripheral___registers___bits___definition_ga0c599fc84dcde859974ed5b334e90f50} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR@{RCC\_PLLI2SCFGR\_PLLI2SR}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR@{RCC\_PLLI2SCFGR\_PLLI2SR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SR}{RCC\_PLLI2SCFGR\_PLLI2SR}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x70000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}\label{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR\_0@{RCC\_PLLI2SCFGR\_PLLI2SR\_0}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR\_0@{RCC\_PLLI2SCFGR\_PLLI2SR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SR\_0}{RCC\_PLLI2SCFGR\_PLLI2SR\_0}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}\label{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR\_1@{RCC\_PLLI2SCFGR\_PLLI2SR\_1}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR\_1@{RCC\_PLLI2SCFGR\_PLLI2SR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SR\_1}{RCC\_PLLI2SCFGR\_PLLI2SR\_1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}\label{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_PLLI2SCFGR\_PLLI2SR\_2@{RCC\_PLLI2SCFGR\_PLLI2SR\_2}}
\index{RCC\_PLLI2SCFGR\_PLLI2SR\_2@{RCC\_PLLI2SCFGR\_PLLI2SR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLI2SCFGR\_PLLI2SR\_2}{RCC\_PLLI2SCFGR\_PLLI2SR\_2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806}\label{group___peripheral___registers___bits___definition_ga0f801e25eb841262467f54e7325b7806} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_INCSTEP@{RCC\_SSCGR\_INCSTEP}}
\index{RCC\_SSCGR\_INCSTEP@{RCC\_SSCGR\_INCSTEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SSCGR\_INCSTEP}{RCC\_SSCGR\_INCSTEP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+FFFE000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c}\label{group___peripheral___registers___bits___definition_gaf6fd9fde5cf03700de4c304b9c5dfb7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_MODPER@{RCC\_SSCGR\_MODPER}}
\index{RCC\_SSCGR\_MODPER@{RCC\_SSCGR\_MODPER}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SSCGR\_MODPER}{RCC\_SSCGR\_MODPER}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+MODPER~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+FFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687}\label{group___peripheral___registers___bits___definition_ga392689f6486224a7f19d7ad0cd195687} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_SPREADSEL@{RCC\_SSCGR\_SPREADSEL}}
\index{RCC\_SSCGR\_SPREADSEL@{RCC\_SSCGR\_SPREADSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SSCGR\_SPREADSEL}{RCC\_SSCGR\_SPREADSEL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0}\label{group___peripheral___registers___bits___definition_ga8885c04bcb786b89e26f066f4ccf06e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RCC\_SSCGR\_SSCGEN@{RCC\_SSCGR\_SSCGEN}}
\index{RCC\_SSCGR\_SSCGEN@{RCC\_SSCGR\_SSCGEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_SSCGR\_SSCGEN}{RCC\_SSCGR\_SSCGEN}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b}\label{group___peripheral___registers___bits___definition_ga934ea7910b5f5988f6c46ae4703dc29b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DT@{RTC\_ALRMAR\_DT}}
\index{RTC\_ALRMAR\_DT@{RTC\_ALRMAR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DT}{RTC\_ALRMAR\_DT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}\label{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DT\_0@{RTC\_ALRMAR\_DT\_0}}
\index{RTC\_ALRMAR\_DT\_0@{RTC\_ALRMAR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DT\_0}{RTC\_ALRMAR\_DT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}\label{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DT\_1@{RTC\_ALRMAR\_DT\_1}}
\index{RTC\_ALRMAR\_DT\_1@{RTC\_ALRMAR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DT\_1}{RTC\_ALRMAR\_DT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf}\label{group___peripheral___registers___bits___definition_ga784589946bdf3ca0d675cc22d9bafbbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU@{RTC\_ALRMAR\_DU}}
\index{RTC\_ALRMAR\_DU@{RTC\_ALRMAR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DU}{RTC\_ALRMAR\_DU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}\label{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_0@{RTC\_ALRMAR\_DU\_0}}
\index{RTC\_ALRMAR\_DU\_0@{RTC\_ALRMAR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DU\_0}{RTC\_ALRMAR\_DU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}\label{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_1@{RTC\_ALRMAR\_DU\_1}}
\index{RTC\_ALRMAR\_DU\_1@{RTC\_ALRMAR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DU\_1}{RTC\_ALRMAR\_DU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}\label{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_2@{RTC\_ALRMAR\_DU\_2}}
\index{RTC\_ALRMAR\_DU\_2@{RTC\_ALRMAR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DU\_2}{RTC\_ALRMAR\_DU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}\label{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_DU\_3@{RTC\_ALRMAR\_DU\_3}}
\index{RTC\_ALRMAR\_DU\_3@{RTC\_ALRMAR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_DU\_3}{RTC\_ALRMAR\_DU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb}\label{group___peripheral___registers___bits___definition_ga55bc04190e9eaa916144fa2d1777cbfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HT@{RTC\_ALRMAR\_HT}}
\index{RTC\_ALRMAR\_HT@{RTC\_ALRMAR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HT}{RTC\_ALRMAR\_HT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}\label{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HT\_0@{RTC\_ALRMAR\_HT\_0}}
\index{RTC\_ALRMAR\_HT\_0@{RTC\_ALRMAR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HT\_0}{RTC\_ALRMAR\_HT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}\label{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HT\_1@{RTC\_ALRMAR\_HT\_1}}
\index{RTC\_ALRMAR\_HT\_1@{RTC\_ALRMAR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HT\_1}{RTC\_ALRMAR\_HT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142}\label{group___peripheral___registers___bits___definition_ga491fda42cfad244596737347fe157142} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU@{RTC\_ALRMAR\_HU}}
\index{RTC\_ALRMAR\_HU@{RTC\_ALRMAR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HU}{RTC\_ALRMAR\_HU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}\label{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_0@{RTC\_ALRMAR\_HU\_0}}
\index{RTC\_ALRMAR\_HU\_0@{RTC\_ALRMAR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HU\_0}{RTC\_ALRMAR\_HU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}\label{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_1@{RTC\_ALRMAR\_HU\_1}}
\index{RTC\_ALRMAR\_HU\_1@{RTC\_ALRMAR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HU\_1}{RTC\_ALRMAR\_HU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}\label{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_2@{RTC\_ALRMAR\_HU\_2}}
\index{RTC\_ALRMAR\_HU\_2@{RTC\_ALRMAR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HU\_2}{RTC\_ALRMAR\_HU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}\label{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_HU\_3@{RTC\_ALRMAR\_HU\_3}}
\index{RTC\_ALRMAR\_HU\_3@{RTC\_ALRMAR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_HU\_3}{RTC\_ALRMAR\_HU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297}\label{group___peripheral___registers___bits___definition_ga02edb2d87b7fe9936a0cffa96d4a7297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT@{RTC\_ALRMAR\_MNT}}
\index{RTC\_ALRMAR\_MNT@{RTC\_ALRMAR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNT}{RTC\_ALRMAR\_MNT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}\label{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT\_0@{RTC\_ALRMAR\_MNT\_0}}
\index{RTC\_ALRMAR\_MNT\_0@{RTC\_ALRMAR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNT\_0}{RTC\_ALRMAR\_MNT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}\label{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT\_1@{RTC\_ALRMAR\_MNT\_1}}
\index{RTC\_ALRMAR\_MNT\_1@{RTC\_ALRMAR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNT\_1}{RTC\_ALRMAR\_MNT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}\label{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNT\_2@{RTC\_ALRMAR\_MNT\_2}}
\index{RTC\_ALRMAR\_MNT\_2@{RTC\_ALRMAR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNT\_2}{RTC\_ALRMAR\_MNT\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845}\label{group___peripheral___registers___bits___definition_ga22d67ff770aa27509d79afde1865c845} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU@{RTC\_ALRMAR\_MNU}}
\index{RTC\_ALRMAR\_MNU@{RTC\_ALRMAR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNU}{RTC\_ALRMAR\_MNU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}\label{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_0@{RTC\_ALRMAR\_MNU\_0}}
\index{RTC\_ALRMAR\_MNU\_0@{RTC\_ALRMAR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNU\_0}{RTC\_ALRMAR\_MNU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}\label{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_1@{RTC\_ALRMAR\_MNU\_1}}
\index{RTC\_ALRMAR\_MNU\_1@{RTC\_ALRMAR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNU\_1}{RTC\_ALRMAR\_MNU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}\label{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_2@{RTC\_ALRMAR\_MNU\_2}}
\index{RTC\_ALRMAR\_MNU\_2@{RTC\_ALRMAR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNU\_2}{RTC\_ALRMAR\_MNU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}\label{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MNU\_3@{RTC\_ALRMAR\_MNU\_3}}
\index{RTC\_ALRMAR\_MNU\_3@{RTC\_ALRMAR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MNU\_3}{RTC\_ALRMAR\_MNU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1}\label{group___peripheral___registers___bits___definition_ga8862250866a358ff3095852f45a160c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK1@{RTC\_ALRMAR\_MSK1}}
\index{RTC\_ALRMAR\_MSK1@{RTC\_ALRMAR\_MSK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MSK1}{RTC\_ALRMAR\_MSK1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc}\label{group___peripheral___registers___bits___definition_ga478d62d55a42779c558e9ba16aec74cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK2@{RTC\_ALRMAR\_MSK2}}
\index{RTC\_ALRMAR\_MSK2@{RTC\_ALRMAR\_MSK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MSK2}{RTC\_ALRMAR\_MSK2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3}\label{group___peripheral___registers___bits___definition_ga337fba397cab4beb204f4f6e6ddc4bf3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK3@{RTC\_ALRMAR\_MSK3}}
\index{RTC\_ALRMAR\_MSK3@{RTC\_ALRMAR\_MSK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MSK3}{RTC\_ALRMAR\_MSK3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9}\label{group___peripheral___registers___bits___definition_ga8ed557e4451ffd3e869bb9ca393d47f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_MSK4@{RTC\_ALRMAR\_MSK4}}
\index{RTC\_ALRMAR\_MSK4@{RTC\_ALRMAR\_MSK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_MSK4}{RTC\_ALRMAR\_MSK4}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+MSK4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900}\label{group___peripheral___registers___bits___definition_gaab68dc30427951b19aecf399b0ae2900} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_PM@{RTC\_ALRMAR\_PM}}
\index{RTC\_ALRMAR\_PM@{RTC\_ALRMAR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_PM}{RTC\_ALRMAR\_PM}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+PM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a}\label{group___peripheral___registers___bits___definition_ga0b623884457edb89f48a2a100aff183a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST@{RTC\_ALRMAR\_ST}}
\index{RTC\_ALRMAR\_ST@{RTC\_ALRMAR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_ST}{RTC\_ALRMAR\_ST}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)}

\Hypertarget{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}\label{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST\_0@{RTC\_ALRMAR\_ST\_0}}
\index{RTC\_ALRMAR\_ST\_0@{RTC\_ALRMAR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_ST\_0}{RTC\_ALRMAR\_ST\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}\label{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST\_1@{RTC\_ALRMAR\_ST\_1}}
\index{RTC\_ALRMAR\_ST\_1@{RTC\_ALRMAR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_ST\_1}{RTC\_ALRMAR\_ST\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}\label{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_ST\_2@{RTC\_ALRMAR\_ST\_2}}
\index{RTC\_ALRMAR\_ST\_2@{RTC\_ALRMAR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_ST\_2}{RTC\_ALRMAR\_ST\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b}\label{group___peripheral___registers___bits___definition_gab8ec4171be73457bc3dba78bd246e35b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU@{RTC\_ALRMAR\_SU}}
\index{RTC\_ALRMAR\_SU@{RTC\_ALRMAR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_SU}{RTC\_ALRMAR\_SU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}\label{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_0@{RTC\_ALRMAR\_SU\_0}}
\index{RTC\_ALRMAR\_SU\_0@{RTC\_ALRMAR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_SU\_0}{RTC\_ALRMAR\_SU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}\label{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_1@{RTC\_ALRMAR\_SU\_1}}
\index{RTC\_ALRMAR\_SU\_1@{RTC\_ALRMAR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_SU\_1}{RTC\_ALRMAR\_SU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}\label{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_2@{RTC\_ALRMAR\_SU\_2}}
\index{RTC\_ALRMAR\_SU\_2@{RTC\_ALRMAR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_SU\_2}{RTC\_ALRMAR\_SU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}\label{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_SU\_3@{RTC\_ALRMAR\_SU\_3}}
\index{RTC\_ALRMAR\_SU\_3@{RTC\_ALRMAR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_SU\_3}{RTC\_ALRMAR\_SU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92}\label{group___peripheral___registers___bits___definition_ga5a7fdc1719b3159e099c3979da26dd92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMAR\_WDSEL@{RTC\_ALRMAR\_WDSEL}}
\index{RTC\_ALRMAR\_WDSEL@{RTC\_ALRMAR\_WDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMAR\_WDSEL}{RTC\_ALRMAR\_WDSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c}\label{group___peripheral___registers___bits___definition_ga7b0550ccc175ff54e560cc5fb96fbb2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS@{RTC\_ALRMASSR\_MASKSS}}
\index{RTC\_ALRMASSR\_MASKSS@{RTC\_ALRMASSR\_MASKSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMASSR\_MASKSS}{RTC\_ALRMASSR\_MASKSS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}\label{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_0@{RTC\_ALRMASSR\_MASKSS\_0}}
\index{RTC\_ALRMASSR\_MASKSS\_0@{RTC\_ALRMASSR\_MASKSS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMASSR\_MASKSS\_0}{RTC\_ALRMASSR\_MASKSS\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}\label{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_1@{RTC\_ALRMASSR\_MASKSS\_1}}
\index{RTC\_ALRMASSR\_MASKSS\_1@{RTC\_ALRMASSR\_MASKSS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMASSR\_MASKSS\_1}{RTC\_ALRMASSR\_MASKSS\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}\label{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_2@{RTC\_ALRMASSR\_MASKSS\_2}}
\index{RTC\_ALRMASSR\_MASKSS\_2@{RTC\_ALRMASSR\_MASKSS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMASSR\_MASKSS\_2}{RTC\_ALRMASSR\_MASKSS\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}\label{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_MASKSS\_3@{RTC\_ALRMASSR\_MASKSS\_3}}
\index{RTC\_ALRMASSR\_MASKSS\_3@{RTC\_ALRMASSR\_MASKSS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMASSR\_MASKSS\_3}{RTC\_ALRMASSR\_MASKSS\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203}\label{group___peripheral___registers___bits___definition_ga4a6b683531fded4e2a77d047da7eb203} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMASSR\_SS@{RTC\_ALRMASSR\_SS}}
\index{RTC\_ALRMASSR\_SS@{RTC\_ALRMASSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMASSR\_SS}{RTC\_ALRMASSR\_SS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMASSR\+\_\+\+SS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b}\label{group___peripheral___registers___bits___definition_ga9f8662da4b5f9f0dc0cdd8eac037052b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DT@{RTC\_ALRMBR\_DT}}
\index{RTC\_ALRMBR\_DT@{RTC\_ALRMBR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DT}{RTC\_ALRMBR\_DT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x30000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}\label{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DT\_0@{RTC\_ALRMBR\_DT\_0}}
\index{RTC\_ALRMBR\_DT\_0@{RTC\_ALRMBR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DT\_0}{RTC\_ALRMBR\_DT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}\label{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DT\_1@{RTC\_ALRMBR\_DT\_1}}
\index{RTC\_ALRMBR\_DT\_1@{RTC\_ALRMBR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DT\_1}{RTC\_ALRMBR\_DT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671}\label{group___peripheral___registers___bits___definition_ga0beeb5e7c9237d688d5784dba0a5c671} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU@{RTC\_ALRMBR\_DU}}
\index{RTC\_ALRMBR\_DU@{RTC\_ALRMBR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DU}{RTC\_ALRMBR\_DU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}\label{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_0@{RTC\_ALRMBR\_DU\_0}}
\index{RTC\_ALRMBR\_DU\_0@{RTC\_ALRMBR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DU\_0}{RTC\_ALRMBR\_DU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}\label{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_1@{RTC\_ALRMBR\_DU\_1}}
\index{RTC\_ALRMBR\_DU\_1@{RTC\_ALRMBR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DU\_1}{RTC\_ALRMBR\_DU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}\label{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_2@{RTC\_ALRMBR\_DU\_2}}
\index{RTC\_ALRMBR\_DU\_2@{RTC\_ALRMBR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DU\_2}{RTC\_ALRMBR\_DU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}\label{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_DU\_3@{RTC\_ALRMBR\_DU\_3}}
\index{RTC\_ALRMBR\_DU\_3@{RTC\_ALRMBR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_DU\_3}{RTC\_ALRMBR\_DU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d}\label{group___peripheral___registers___bits___definition_ga552fbb873fbab8cefd1c5c3536d0989d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HT@{RTC\_ALRMBR\_HT}}
\index{RTC\_ALRMBR\_HT@{RTC\_ALRMBR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HT}{RTC\_ALRMBR\_HT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}\label{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HT\_0@{RTC\_ALRMBR\_HT\_0}}
\index{RTC\_ALRMBR\_HT\_0@{RTC\_ALRMBR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HT\_0}{RTC\_ALRMBR\_HT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}\label{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HT\_1@{RTC\_ALRMBR\_HT\_1}}
\index{RTC\_ALRMBR\_HT\_1@{RTC\_ALRMBR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HT\_1}{RTC\_ALRMBR\_HT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d}\label{group___peripheral___registers___bits___definition_ga1a01e42db93b9bc9097766d7ccf2d21d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU@{RTC\_ALRMBR\_HU}}
\index{RTC\_ALRMBR\_HU@{RTC\_ALRMBR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HU}{RTC\_ALRMBR\_HU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}\label{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_0@{RTC\_ALRMBR\_HU\_0}}
\index{RTC\_ALRMBR\_HU\_0@{RTC\_ALRMBR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HU\_0}{RTC\_ALRMBR\_HU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}\label{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_1@{RTC\_ALRMBR\_HU\_1}}
\index{RTC\_ALRMBR\_HU\_1@{RTC\_ALRMBR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HU\_1}{RTC\_ALRMBR\_HU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}\label{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_2@{RTC\_ALRMBR\_HU\_2}}
\index{RTC\_ALRMBR\_HU\_2@{RTC\_ALRMBR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HU\_2}{RTC\_ALRMBR\_HU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}\label{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_HU\_3@{RTC\_ALRMBR\_HU\_3}}
\index{RTC\_ALRMBR\_HU\_3@{RTC\_ALRMBR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_HU\_3}{RTC\_ALRMBR\_HU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571}\label{group___peripheral___registers___bits___definition_ga05e2ef0960c04023b98a104202f44571} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT@{RTC\_ALRMBR\_MNT}}
\index{RTC\_ALRMBR\_MNT@{RTC\_ALRMBR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNT}{RTC\_ALRMBR\_MNT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}\label{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT\_0@{RTC\_ALRMBR\_MNT\_0}}
\index{RTC\_ALRMBR\_MNT\_0@{RTC\_ALRMBR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNT\_0}{RTC\_ALRMBR\_MNT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}\label{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT\_1@{RTC\_ALRMBR\_MNT\_1}}
\index{RTC\_ALRMBR\_MNT\_1@{RTC\_ALRMBR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNT\_1}{RTC\_ALRMBR\_MNT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}\label{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNT\_2@{RTC\_ALRMBR\_MNT\_2}}
\index{RTC\_ALRMBR\_MNT\_2@{RTC\_ALRMBR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNT\_2}{RTC\_ALRMBR\_MNT\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056}\label{group___peripheral___registers___bits___definition_ga3ca0feaf431b9f9dde4a9d97cae39056} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU@{RTC\_ALRMBR\_MNU}}
\index{RTC\_ALRMBR\_MNU@{RTC\_ALRMBR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNU}{RTC\_ALRMBR\_MNU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

\Hypertarget{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}\label{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_0@{RTC\_ALRMBR\_MNU\_0}}
\index{RTC\_ALRMBR\_MNU\_0@{RTC\_ALRMBR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNU\_0}{RTC\_ALRMBR\_MNU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}\label{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_1@{RTC\_ALRMBR\_MNU\_1}}
\index{RTC\_ALRMBR\_MNU\_1@{RTC\_ALRMBR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNU\_1}{RTC\_ALRMBR\_MNU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}\label{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_2@{RTC\_ALRMBR\_MNU\_2}}
\index{RTC\_ALRMBR\_MNU\_2@{RTC\_ALRMBR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNU\_2}{RTC\_ALRMBR\_MNU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}\label{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MNU\_3@{RTC\_ALRMBR\_MNU\_3}}
\index{RTC\_ALRMBR\_MNU\_3@{RTC\_ALRMBR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MNU\_3}{RTC\_ALRMBR\_MNU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489}\label{group___peripheral___registers___bits___definition_gaa472193eb2ace80c95874c850236b489} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK1@{RTC\_ALRMBR\_MSK1}}
\index{RTC\_ALRMBR\_MSK1@{RTC\_ALRMBR\_MSK1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MSK1}{RTC\_ALRMBR\_MSK1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1}\label{group___peripheral___registers___bits___definition_ga124c24eb148681777758f1298776f5a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK2@{RTC\_ALRMBR\_MSK2}}
\index{RTC\_ALRMBR\_MSK2@{RTC\_ALRMBR\_MSK2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MSK2}{RTC\_ALRMBR\_MSK2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4}\label{group___peripheral___registers___bits___definition_gaca7cd93178102c8769d0874d5b8394c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK3@{RTC\_ALRMBR\_MSK3}}
\index{RTC\_ALRMBR\_MSK3@{RTC\_ALRMBR\_MSK3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MSK3}{RTC\_ALRMBR\_MSK3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d}\label{group___peripheral___registers___bits___definition_ga934df96e83f72268528e62c55c03b50d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_MSK4@{RTC\_ALRMBR\_MSK4}}
\index{RTC\_ALRMBR\_MSK4@{RTC\_ALRMBR\_MSK4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_MSK4}{RTC\_ALRMBR\_MSK4}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+MSK4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b}\label{group___peripheral___registers___bits___definition_ga4fc947f41bd2a091b13ffeff4312b67b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_PM@{RTC\_ALRMBR\_PM}}
\index{RTC\_ALRMBR\_PM@{RTC\_ALRMBR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_PM}{RTC\_ALRMBR\_PM}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+PM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c}\label{group___peripheral___registers___bits___definition_gad7a6c70156cd32b6aa855e4f2e32406c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST@{RTC\_ALRMBR\_ST}}
\index{RTC\_ALRMBR\_ST@{RTC\_ALRMBR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_ST}{RTC\_ALRMBR\_ST}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}\label{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST\_0@{RTC\_ALRMBR\_ST\_0}}
\index{RTC\_ALRMBR\_ST\_0@{RTC\_ALRMBR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_ST\_0}{RTC\_ALRMBR\_ST\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}\label{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST\_1@{RTC\_ALRMBR\_ST\_1}}
\index{RTC\_ALRMBR\_ST\_1@{RTC\_ALRMBR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_ST\_1}{RTC\_ALRMBR\_ST\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}\label{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_ST\_2@{RTC\_ALRMBR\_ST\_2}}
\index{RTC\_ALRMBR\_ST\_2@{RTC\_ALRMBR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_ST\_2}{RTC\_ALRMBR\_ST\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf}\label{group___peripheral___registers___bits___definition_gae2fdd1ad6a4b7db36ece6145cba49ccf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU@{RTC\_ALRMBR\_SU}}
\index{RTC\_ALRMBR\_SU@{RTC\_ALRMBR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_SU}{RTC\_ALRMBR\_SU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}\label{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_0@{RTC\_ALRMBR\_SU\_0}}
\index{RTC\_ALRMBR\_SU\_0@{RTC\_ALRMBR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_SU\_0}{RTC\_ALRMBR\_SU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}\label{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_1@{RTC\_ALRMBR\_SU\_1}}
\index{RTC\_ALRMBR\_SU\_1@{RTC\_ALRMBR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_SU\_1}{RTC\_ALRMBR\_SU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}\label{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_2@{RTC\_ALRMBR\_SU\_2}}
\index{RTC\_ALRMBR\_SU\_2@{RTC\_ALRMBR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_SU\_2}{RTC\_ALRMBR\_SU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}\label{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_SU\_3@{RTC\_ALRMBR\_SU\_3}}
\index{RTC\_ALRMBR\_SU\_3@{RTC\_ALRMBR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_SU\_3}{RTC\_ALRMBR\_SU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285}\label{group___peripheral___registers___bits___definition_ga3acc5db599b055a0c1eca04024bf0285} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBR\_WDSEL@{RTC\_ALRMBR\_WDSEL}}
\index{RTC\_ALRMBR\_WDSEL@{RTC\_ALRMBR\_WDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBR\_WDSEL}{RTC\_ALRMBR\_WDSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244}\label{group___peripheral___registers___bits___definition_gaf287b0ec7dbf8e9d436cb78da287b244} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS@{RTC\_ALRMBSSR\_MASKSS}}
\index{RTC\_ALRMBSSR\_MASKSS@{RTC\_ALRMBSSR\_MASKSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBSSR\_MASKSS}{RTC\_ALRMBSSR\_MASKSS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}\label{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_0@{RTC\_ALRMBSSR\_MASKSS\_0}}
\index{RTC\_ALRMBSSR\_MASKSS\_0@{RTC\_ALRMBSSR\_MASKSS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBSSR\_MASKSS\_0}{RTC\_ALRMBSSR\_MASKSS\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}\label{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_1@{RTC\_ALRMBSSR\_MASKSS\_1}}
\index{RTC\_ALRMBSSR\_MASKSS\_1@{RTC\_ALRMBSSR\_MASKSS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBSSR\_MASKSS\_1}{RTC\_ALRMBSSR\_MASKSS\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}\label{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_2@{RTC\_ALRMBSSR\_MASKSS\_2}}
\index{RTC\_ALRMBSSR\_MASKSS\_2@{RTC\_ALRMBSSR\_MASKSS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBSSR\_MASKSS\_2}{RTC\_ALRMBSSR\_MASKSS\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}\label{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_MASKSS\_3@{RTC\_ALRMBSSR\_MASKSS\_3}}
\index{RTC\_ALRMBSSR\_MASKSS\_3@{RTC\_ALRMBSSR\_MASKSS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBSSR\_MASKSS\_3}{RTC\_ALRMBSSR\_MASKSS\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305}\label{group___peripheral___registers___bits___definition_ga33ae74f38392431aa631d397a7e7c305} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ALRMBSSR\_SS@{RTC\_ALRMBSSR\_SS}}
\index{RTC\_ALRMBSSR\_SS@{RTC\_ALRMBSSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ALRMBSSR\_SS}{RTC\_ALRMBSSR\_SS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ALRMBSSR\+\_\+\+SS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59}\label{group___peripheral___registers___bits___definition_gae0d7c3115465079f04cfb97a7faabc59} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP0R@{RTC\_BKP0R}}
\index{RTC\_BKP0R@{RTC\_BKP0R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP0R}{RTC\_BKP0R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP0R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0}\label{group___peripheral___registers___bits___definition_ga2179063a3078a211c3b697ce012ab5a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP10R@{RTC\_BKP10R}}
\index{RTC\_BKP10R@{RTC\_BKP10R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP10R}{RTC\_BKP10R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP10R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7}\label{group___peripheral___registers___bits___definition_gab250f9423dee41b165aa8f02d2fc1fe7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP11R@{RTC\_BKP11R}}
\index{RTC\_BKP11R@{RTC\_BKP11R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP11R}{RTC\_BKP11R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP11R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b}\label{group___peripheral___registers___bits___definition_gaefe1b6108ac49197b28c9bee31bbaf3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP12R@{RTC\_BKP12R}}
\index{RTC\_BKP12R@{RTC\_BKP12R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP12R}{RTC\_BKP12R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP12R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d}\label{group___peripheral___registers___bits___definition_ga0e77435e16bdebf3491eb0e30bd10b0d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP13R@{RTC\_BKP13R}}
\index{RTC\_BKP13R@{RTC\_BKP13R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP13R}{RTC\_BKP13R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP13R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0}\label{group___peripheral___registers___bits___definition_ga5f07ee6d227deaa11e0ae035121185b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP14R@{RTC\_BKP14R}}
\index{RTC\_BKP14R@{RTC\_BKP14R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP14R}{RTC\_BKP14R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP14R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863}\label{group___peripheral___registers___bits___definition_gae543b0dd58f03c2f70bb6b3b65232863} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP15R@{RTC\_BKP15R}}
\index{RTC\_BKP15R@{RTC\_BKP15R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP15R}{RTC\_BKP15R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP15R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e}\label{group___peripheral___registers___bits___definition_gaf0add0c768094f0de71bb4e50fbcce6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP16R@{RTC\_BKP16R}}
\index{RTC\_BKP16R@{RTC\_BKP16R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP16R}{RTC\_BKP16R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP16R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282}\label{group___peripheral___registers___bits___definition_ga059aaedb55963f39e8724d50d55d5282} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP17R@{RTC\_BKP17R}}
\index{RTC\_BKP17R@{RTC\_BKP17R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP17R}{RTC\_BKP17R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP17R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e}\label{group___peripheral___registers___bits___definition_ga66154eb091275e87a4bd53e87ef9214e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP18R@{RTC\_BKP18R}}
\index{RTC\_BKP18R@{RTC\_BKP18R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP18R}{RTC\_BKP18R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP18R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f}\label{group___peripheral___registers___bits___definition_gafa4c31e33d851fde2715059ea28dac6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP19R@{RTC\_BKP19R}}
\index{RTC\_BKP19R@{RTC\_BKP19R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP19R}{RTC\_BKP19R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP19R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56}\label{group___peripheral___registers___bits___definition_gafbc4b6dfeff87332124f271b86eb0c56} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP1R@{RTC\_BKP1R}}
\index{RTC\_BKP1R@{RTC\_BKP1R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP1R}{RTC\_BKP1R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP1R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89}\label{group___peripheral___registers___bits___definition_ga34fda9ee6115f0de9588e22c46602d89} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP2R@{RTC\_BKP2R}}
\index{RTC\_BKP2R@{RTC\_BKP2R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP2R}{RTC\_BKP2R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP2R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841}\label{group___peripheral___registers___bits___definition_ga90403ff99c08f0abc379447823e5e841} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP3R@{RTC\_BKP3R}}
\index{RTC\_BKP3R@{RTC\_BKP3R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP3R}{RTC\_BKP3R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP3R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c}\label{group___peripheral___registers___bits___definition_gaeed1b338e9526d817a1fd01304b8851c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP4R@{RTC\_BKP4R}}
\index{RTC\_BKP4R@{RTC\_BKP4R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP4R}{RTC\_BKP4R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP4R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c}\label{group___peripheral___registers___bits___definition_ga4e8954ab0ead8bb788d5d8eebf2f5c4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP5R@{RTC\_BKP5R}}
\index{RTC\_BKP5R@{RTC\_BKP5R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP5R}{RTC\_BKP5R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP5R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b}\label{group___peripheral___registers___bits___definition_ga4b9ee9eb5d024ccd5809fcc20fd51f5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP6R@{RTC\_BKP6R}}
\index{RTC\_BKP6R@{RTC\_BKP6R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP6R}{RTC\_BKP6R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP6R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731}\label{group___peripheral___registers___bits___definition_gab0f1ae07f7b1815bf58b464dc7366731} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP7R@{RTC\_BKP7R}}
\index{RTC\_BKP7R@{RTC\_BKP7R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP7R}{RTC\_BKP7R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP7R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82}\label{group___peripheral___registers___bits___definition_ga2bd10acb9e5ce5225af4ff895bd3bb82} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP8R@{RTC\_BKP8R}}
\index{RTC\_BKP8R@{RTC\_BKP8R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP8R}{RTC\_BKP8R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP8R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e}\label{group___peripheral___registers___bits___definition_ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_BKP9R@{RTC\_BKP9R}}
\index{RTC\_BKP9R@{RTC\_BKP9R}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_BKP9R}{RTC\_BKP9R}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BKP9R~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d}\label{group___peripheral___registers___bits___definition_gab5523cf582ebc0a987c6a2c2007bc10d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALIBR\_DC@{RTC\_CALIBR\_DC}}
\index{RTC\_CALIBR\_DC@{RTC\_CALIBR\_DC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALIBR\_DC}{RTC\_CALIBR\_DC}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALIBR\+\_\+\+DC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001F)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0}\label{group___peripheral___registers___bits___definition_gaa63841fd7262fd307f211ee8e9e8a6f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALIBR\_DCS@{RTC\_CALIBR\_DCS}}
\index{RTC\_CALIBR\_DCS@{RTC\_CALIBR\_DCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALIBR\_DCS}{RTC\_CALIBR\_DCS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALIBR\+\_\+\+DCS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663}\label{group___peripheral___registers___bits___definition_ga44fcacd12e1cfc1fa823c798cb6a7663} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM@{RTC\_CALR\_CALM}}
\index{RTC\_CALR\_CALM@{RTC\_CALR\_CALM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM}{RTC\_CALR\_CALM}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000001\+FF)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}\label{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_0@{RTC\_CALR\_CALM\_0}}
\index{RTC\_CALR\_CALM\_0@{RTC\_CALR\_CALM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_0}{RTC\_CALR\_CALM\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}\label{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_1@{RTC\_CALR\_CALM\_1}}
\index{RTC\_CALR\_CALM\_1@{RTC\_CALR\_CALM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_1}{RTC\_CALR\_CALM\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}\label{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_2@{RTC\_CALR\_CALM\_2}}
\index{RTC\_CALR\_CALM\_2@{RTC\_CALR\_CALM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_2}{RTC\_CALR\_CALM\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}\label{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_3@{RTC\_CALR\_CALM\_3}}
\index{RTC\_CALR\_CALM\_3@{RTC\_CALR\_CALM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_3}{RTC\_CALR\_CALM\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}\label{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_4@{RTC\_CALR\_CALM\_4}}
\index{RTC\_CALR\_CALM\_4@{RTC\_CALR\_CALM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_4}{RTC\_CALR\_CALM\_4}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}\label{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_5@{RTC\_CALR\_CALM\_5}}
\index{RTC\_CALR\_CALM\_5@{RTC\_CALR\_CALM\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_5}{RTC\_CALR\_CALM\_5}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}\label{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_6@{RTC\_CALR\_CALM\_6}}
\index{RTC\_CALR\_CALM\_6@{RTC\_CALR\_CALM\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_6}{RTC\_CALR\_CALM\_6}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}\label{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_7@{RTC\_CALR\_CALM\_7}}
\index{RTC\_CALR\_CALM\_7@{RTC\_CALR\_CALM\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_7}{RTC\_CALR\_CALM\_7}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}\label{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALM\_8@{RTC\_CALR\_CALM\_8}}
\index{RTC\_CALR\_CALM\_8@{RTC\_CALR\_CALM\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALM\_8}{RTC\_CALR\_CALM\_8}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528}\label{group___peripheral___registers___bits___definition_ga9b13b9724302c25fbca76684f5968528} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALP@{RTC\_CALR\_CALP}}
\index{RTC\_CALR\_CALP@{RTC\_CALR\_CALP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALP}{RTC\_CALR\_CALP}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583}\label{group___peripheral___registers___bits___definition_ga70857526590d6f7e25d9551187105583} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALW16@{RTC\_CALR\_CALW16}}
\index{RTC\_CALR\_CALW16@{RTC\_CALR\_CALW16}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALW16}{RTC\_CALR\_CALW16}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALW16~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557}\label{group___peripheral___registers___bits___definition_ga28f8c7f5f5bf772c81170a2eab055557} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CALR\_CALW8@{RTC\_CALR\_CALW8}}
\index{RTC\_CALR\_CALW8@{RTC\_CALR\_CALW8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CALR\_CALW8}{RTC\_CALR\_CALW8}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CALR\+\_\+\+CALW8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b}\label{group___peripheral___registers___bits___definition_gaae1a8439d08e28289398dcf3c2b4b47b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ADD1H@{RTC\_CR\_ADD1H}}
\index{RTC\_CR\_ADD1H@{RTC\_CR\_ADD1H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_ADD1H}{RTC\_CR\_ADD1H}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ADD1H~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584}\label{group___peripheral___registers___bits___definition_ga8a8cdeac61f06e4737800b64a901d584} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRAE@{RTC\_CR\_ALRAE}}
\index{RTC\_CR\_ALRAE@{RTC\_CR\_ALRAE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_ALRAE}{RTC\_CR\_ALRAE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRAE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583}\label{group___peripheral___registers___bits___definition_ga9138f75267bd93f8de6738225217d583} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRAIE@{RTC\_CR\_ALRAIE}}
\index{RTC\_CR\_ALRAIE@{RTC\_CR\_ALRAIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_ALRAIE}{RTC\_CR\_ALRAIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRAIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586}\label{group___peripheral___registers___bits___definition_ga17d0850002ed42742ff75a82dc4e8586} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRBE@{RTC\_CR\_ALRBE}}
\index{RTC\_CR\_ALRBE@{RTC\_CR\_ALRBE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_ALRBE}{RTC\_CR\_ALRBE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRBE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d}\label{group___peripheral___registers___bits___definition_gac6269c9dd5cee650024ede0b0c42e87d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_ALRBIE@{RTC\_CR\_ALRBIE}}
\index{RTC\_CR\_ALRBIE@{RTC\_CR\_ALRBIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_ALRBIE}{RTC\_CR\_ALRBIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+ALRBIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef}\label{group___peripheral___registers___bits___definition_ga2a793580db48c66a98e44cbda6e0daef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_BCK@{RTC\_CR\_BCK}}
\index{RTC\_CR\_BCK@{RTC\_CR\_BCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_BCK}{RTC\_CR\_BCK}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+BCK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054}\label{group___peripheral___registers___bits___definition_ga34d50a3eff3364e6da4fefed9962a054} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_BYPSHAD@{RTC\_CR\_BYPSHAD}}
\index{RTC\_CR\_BYPSHAD@{RTC\_CR\_BYPSHAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_BYPSHAD}{RTC\_CR\_BYPSHAD}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+BYPSHAD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60}\label{group___peripheral___registers___bits___definition_ga3cdfa862acfa6068b7ba847f77269d60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_COE@{RTC\_CR\_COE}}
\index{RTC\_CR\_COE@{RTC\_CR\_COE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_COE}{RTC\_CR\_COE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+COE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41}\label{group___peripheral___registers___bits___definition_ga197c587884b9c1dcb2970e9ec2589b41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_COSEL@{RTC\_CR\_COSEL}}
\index{RTC\_CR\_COSEL@{RTC\_CR\_COSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_COSEL}{RTC\_CR\_COSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+COSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba}\label{group___peripheral___registers___bits___definition_ga4ce7cb8b575142e125863d61ea4765ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_DCE@{RTC\_CR\_DCE}}
\index{RTC\_CR\_DCE@{RTC\_CR\_DCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_DCE}{RTC\_CR\_DCE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+DCE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3}\label{group___peripheral___registers___bits___definition_gab2706e31a1bc8d95b682fe47611e0dd3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_FMT@{RTC\_CR\_FMT}}
\index{RTC\_CR\_FMT@{RTC\_CR\_FMT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_FMT}{RTC\_CR\_FMT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+FMT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b}\label{group___peripheral___registers___bits___definition_ga8f81115ef3fd366de73e84ab667d369b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_OSEL@{RTC\_CR\_OSEL}}
\index{RTC\_CR\_OSEL@{RTC\_CR\_OSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_OSEL}{RTC\_CR\_OSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+OSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00600000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}\label{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_OSEL\_0@{RTC\_CR\_OSEL\_0}}
\index{RTC\_CR\_OSEL\_0@{RTC\_CR\_OSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_OSEL\_0}{RTC\_CR\_OSEL\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}\label{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_OSEL\_1@{RTC\_CR\_OSEL\_1}}
\index{RTC\_CR\_OSEL\_1@{RTC\_CR\_OSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_OSEL\_1}{RTC\_CR\_OSEL\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb}\label{group___peripheral___registers___bits___definition_ga53f21b5adadbcc5eb255683d5decc9cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_POL@{RTC\_CR\_POL}}
\index{RTC\_CR\_POL@{RTC\_CR\_POL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_POL}{RTC\_CR\_POL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+POL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021}\label{group___peripheral___registers___bits___definition_ga646ef1071cacc2d30bbef5597c817021} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_REFCKON@{RTC\_CR\_REFCKON}}
\index{RTC\_CR\_REFCKON@{RTC\_CR\_REFCKON}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_REFCKON}{RTC\_CR\_REFCKON}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+REFCKON~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f}\label{group___peripheral___registers___bits___definition_ga220cf6237eac208acc8ae4c55e0b5e6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_SUB1H@{RTC\_CR\_SUB1H}}
\index{RTC\_CR\_SUB1H@{RTC\_CR\_SUB1H}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_SUB1H}{RTC\_CR\_SUB1H}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+SUB1H~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0}\label{group___peripheral___registers___bits___definition_ga94fa98ca8cac9078b9bb82c89593d3c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_TSE@{RTC\_CR\_TSE}}
\index{RTC\_CR\_TSE@{RTC\_CR\_TSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_TSE}{RTC\_CR\_TSE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+TSE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7}\label{group___peripheral___registers___bits___definition_gad076bde34be7d24f088fd2c003b7a7f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_TSEDGE@{RTC\_CR\_TSEDGE}}
\index{RTC\_CR\_TSEDGE@{RTC\_CR\_TSEDGE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_TSEDGE}{RTC\_CR\_TSEDGE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+TSEDGE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d}\label{group___peripheral___registers___bits___definition_gaf376dffb9f2777ef275f23410e35600d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_TSIE@{RTC\_CR\_TSIE}}
\index{RTC\_CR\_TSIE@{RTC\_CR\_TSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_TSIE}{RTC\_CR\_TSIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+TSIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0}\label{group___peripheral___registers___bits___definition_ga54a2d55571417d9dfb05826b40d997b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL@{RTC\_CR\_WUCKSEL}}
\index{RTC\_CR\_WUCKSEL@{RTC\_CR\_WUCKSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_WUCKSEL}{RTC\_CR\_WUCKSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}\label{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL\_0@{RTC\_CR\_WUCKSEL\_0}}
\index{RTC\_CR\_WUCKSEL\_0@{RTC\_CR\_WUCKSEL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_WUCKSEL\_0}{RTC\_CR\_WUCKSEL\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}\label{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL\_1@{RTC\_CR\_WUCKSEL\_1}}
\index{RTC\_CR\_WUCKSEL\_1@{RTC\_CR\_WUCKSEL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_WUCKSEL\_1}{RTC\_CR\_WUCKSEL\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}\label{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUCKSEL\_2@{RTC\_CR\_WUCKSEL\_2}}
\index{RTC\_CR\_WUCKSEL\_2@{RTC\_CR\_WUCKSEL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_WUCKSEL\_2}{RTC\_CR\_WUCKSEL\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3}\label{group___peripheral___registers___bits___definition_ga061be0d3cdea721e5cb695cda0699bc3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUTE@{RTC\_CR\_WUTE}}
\index{RTC\_CR\_WUTE@{RTC\_CR\_WUTE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_WUTE}{RTC\_CR\_WUTE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUTE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226}\label{group___peripheral___registers___bits___definition_ga5e0a1419830a16667cea4f6454913226} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_CR\_WUTIE@{RTC\_CR\_WUTIE}}
\index{RTC\_CR\_WUTIE@{RTC\_CR\_WUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_CR\_WUTIE}{RTC\_CR\_WUTIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+CR\+\_\+\+WUTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350}\label{group___peripheral___registers___bits___definition_ga52e40cec8161ee20176d92d547fef350} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DT@{RTC\_DR\_DT}}
\index{RTC\_DR\_DT@{RTC\_DR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DT}{RTC\_DR\_DT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}\label{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DT\_0@{RTC\_DR\_DT\_0}}
\index{RTC\_DR\_DT\_0@{RTC\_DR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DT\_0}{RTC\_DR\_DT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}\label{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DT\_1@{RTC\_DR\_DT\_1}}
\index{RTC\_DR\_DT\_1@{RTC\_DR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DT\_1}{RTC\_DR\_DT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663}\label{group___peripheral___registers___bits___definition_gaba04cbc99cf442c7e6155bef625c5663} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU@{RTC\_DR\_DU}}
\index{RTC\_DR\_DU@{RTC\_DR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DU}{RTC\_DR\_DU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}\label{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_0@{RTC\_DR\_DU\_0}}
\index{RTC\_DR\_DU\_0@{RTC\_DR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DU\_0}{RTC\_DR\_DU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}\label{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_1@{RTC\_DR\_DU\_1}}
\index{RTC\_DR\_DU\_1@{RTC\_DR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DU\_1}{RTC\_DR\_DU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}\label{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_2@{RTC\_DR\_DU\_2}}
\index{RTC\_DR\_DU\_2@{RTC\_DR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DU\_2}{RTC\_DR\_DU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}\label{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_DU\_3@{RTC\_DR\_DU\_3}}
\index{RTC\_DR\_DU\_3@{RTC\_DR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_DU\_3}{RTC\_DR\_DU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31}\label{group___peripheral___registers___bits___definition_ga26f0d3ce1c6c6785bd8fbae556f68b31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MT@{RTC\_DR\_MT}}
\index{RTC\_DR\_MT@{RTC\_DR\_MT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_MT}{RTC\_DR\_MT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372}\label{group___peripheral___registers___bits___definition_gac9221f60ccf3581f3c543fdedddf4372} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU@{RTC\_DR\_MU}}
\index{RTC\_DR\_MU@{RTC\_DR\_MU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_MU}{RTC\_DR\_MU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

\Hypertarget{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}\label{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_0@{RTC\_DR\_MU\_0}}
\index{RTC\_DR\_MU\_0@{RTC\_DR\_MU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_MU\_0}{RTC\_DR\_MU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}\label{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_1@{RTC\_DR\_MU\_1}}
\index{RTC\_DR\_MU\_1@{RTC\_DR\_MU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_MU\_1}{RTC\_DR\_MU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}\label{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_2@{RTC\_DR\_MU\_2}}
\index{RTC\_DR\_MU\_2@{RTC\_DR\_MU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_MU\_2}{RTC\_DR\_MU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}\label{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_MU\_3@{RTC\_DR\_MU\_3}}
\index{RTC\_DR\_MU\_3@{RTC\_DR\_MU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_MU\_3}{RTC\_DR\_MU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f}\label{group___peripheral___registers___bits___definition_ga6f46c349f75a31973e094729fe96543f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU@{RTC\_DR\_WDU}}
\index{RTC\_DR\_WDU@{RTC\_DR\_WDU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_WDU}{RTC\_DR\_WDU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}\label{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU\_0@{RTC\_DR\_WDU\_0}}
\index{RTC\_DR\_WDU\_0@{RTC\_DR\_WDU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_WDU\_0}{RTC\_DR\_WDU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}\label{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU\_1@{RTC\_DR\_WDU\_1}}
\index{RTC\_DR\_WDU\_1@{RTC\_DR\_WDU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_WDU\_1}{RTC\_DR\_WDU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}\label{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_WDU\_2@{RTC\_DR\_WDU\_2}}
\index{RTC\_DR\_WDU\_2@{RTC\_DR\_WDU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_WDU\_2}{RTC\_DR\_WDU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83}\label{group___peripheral___registers___bits___definition_ga14d55b6d841825ec65736e08c09b1d83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT@{RTC\_DR\_YT}}
\index{RTC\_DR\_YT@{RTC\_DR\_YT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YT}{RTC\_DR\_YT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F00000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}\label{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_0@{RTC\_DR\_YT\_0}}
\index{RTC\_DR\_YT\_0@{RTC\_DR\_YT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YT\_0}{RTC\_DR\_YT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}\label{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_1@{RTC\_DR\_YT\_1}}
\index{RTC\_DR\_YT\_1@{RTC\_DR\_YT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YT\_1}{RTC\_DR\_YT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}\label{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_2@{RTC\_DR\_YT\_2}}
\index{RTC\_DR\_YT\_2@{RTC\_DR\_YT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YT\_2}{RTC\_DR\_YT\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}\label{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YT\_3@{RTC\_DR\_YT\_3}}
\index{RTC\_DR\_YT\_3@{RTC\_DR\_YT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YT\_3}{RTC\_DR\_YT\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

\Hypertarget{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e}\label{group___peripheral___registers___bits___definition_gafd1bdc8fad3fdeb14058c9158f39ae9e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU@{RTC\_DR\_YU}}
\index{RTC\_DR\_YU@{RTC\_DR\_YU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YU}{RTC\_DR\_YU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}\label{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_0@{RTC\_DR\_YU\_0}}
\index{RTC\_DR\_YU\_0@{RTC\_DR\_YU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YU\_0}{RTC\_DR\_YU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}\label{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_1@{RTC\_DR\_YU\_1}}
\index{RTC\_DR\_YU\_1@{RTC\_DR\_YU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YU\_1}{RTC\_DR\_YU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}\label{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_2@{RTC\_DR\_YU\_2}}
\index{RTC\_DR\_YU\_2@{RTC\_DR\_YU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YU\_2}{RTC\_DR\_YU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}\label{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_DR\_YU\_3@{RTC\_DR\_YU\_3}}
\index{RTC\_DR\_YU\_3@{RTC\_DR\_YU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_DR\_YU\_3}{RTC\_DR\_YU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c}\label{group___peripheral___registers___bits___definition_ga96605e50a347507b7f274e9cd894a02c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRAF@{RTC\_ISR\_ALRAF}}
\index{RTC\_ISR\_ALRAF@{RTC\_ISR\_ALRAF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_ALRAF}{RTC\_ISR\_ALRAF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRAF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e}\label{group___peripheral___registers___bits___definition_ga4d420b5c3f8623cf1116d42fa164be7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRAWF@{RTC\_ISR\_ALRAWF}}
\index{RTC\_ISR\_ALRAWF@{RTC\_ISR\_ALRAWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_ALRAWF}{RTC\_ISR\_ALRAWF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRAWF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6}\label{group___peripheral___registers___bits___definition_ga7976972a5fc6705fede85536520367d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRBF@{RTC\_ISR\_ALRBF}}
\index{RTC\_ISR\_ALRBF@{RTC\_ISR\_ALRBF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_ALRBF}{RTC\_ISR\_ALRBF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRBF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05}\label{group___peripheral___registers___bits___definition_ga5a0c34bff6dc9fce29e2be35d32d9d05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_ALRBWF@{RTC\_ISR\_ALRBWF}}
\index{RTC\_ISR\_ALRBWF@{RTC\_ISR\_ALRBWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_ALRBWF}{RTC\_ISR\_ALRBWF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+ALRBWF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a}\label{group___peripheral___registers___bits___definition_gae0eb2f998cd3e7325974347cb2a3d25a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_INIT@{RTC\_ISR\_INIT}}
\index{RTC\_ISR\_INIT@{RTC\_ISR\_INIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_INIT}{RTC\_ISR\_INIT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+INIT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972}\label{group___peripheral___registers___bits___definition_gab16dcc6973c611e087030cdb15203972} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_INITF@{RTC\_ISR\_INITF}}
\index{RTC\_ISR\_INITF@{RTC\_ISR\_INITF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_INITF}{RTC\_ISR\_INITF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+INITF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292}\label{group___peripheral___registers___bits___definition_ga7b229bace5ba0c0b48bfeb5efc445292} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_INITS@{RTC\_ISR\_INITS}}
\index{RTC\_ISR\_INITS@{RTC\_ISR\_INITS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_INITS}{RTC\_ISR\_INITS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+INITS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9}\label{group___peripheral___registers___bits___definition_ga05189137cfd0e73903d9b70d071656b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_RECALPF@{RTC\_ISR\_RECALPF}}
\index{RTC\_ISR\_RECALPF@{RTC\_ISR\_RECALPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_RECALPF}{RTC\_ISR\_RECALPF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+RECALPF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8}\label{group___peripheral___registers___bits___definition_ga9bd683e789841f7d3f138709ffdbfbf8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_RSF@{RTC\_ISR\_RSF}}
\index{RTC\_ISR\_RSF@{RTC\_ISR\_RSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_RSF}{RTC\_ISR\_RSF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+RSF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9}\label{group___peripheral___registers___bits___definition_ga1c4536a874336778ac11109f14573eb9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_SHPF@{RTC\_ISR\_SHPF}}
\index{RTC\_ISR\_SHPF@{RTC\_ISR\_SHPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_SHPF}{RTC\_ISR\_SHPF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+SHPF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0}\label{group___peripheral___registers___bits___definition_gae738b22f6a8123026921a1d14f9547c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TAMP1F@{RTC\_ISR\_TAMP1F}}
\index{RTC\_ISR\_TAMP1F@{RTC\_ISR\_TAMP1F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_TAMP1F}{RTC\_ISR\_TAMP1F}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TAMP1F~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845}\label{group___peripheral___registers___bits___definition_gabdb176578e53b2d8e24a94c8d0212845} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TAMP2F@{RTC\_ISR\_TAMP2F}}
\index{RTC\_ISR\_TAMP2F@{RTC\_ISR\_TAMP2F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_TAMP2F}{RTC\_ISR\_TAMP2F}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TAMP2F~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484}\label{group___peripheral___registers___bits___definition_ga68c0a60dbfc5f1570a48afe450395484} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TSF@{RTC\_ISR\_TSF}}
\index{RTC\_ISR\_TSF@{RTC\_ISR\_TSF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_TSF}{RTC\_ISR\_TSF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TSF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff}\label{group___peripheral___registers___bits___definition_ga766c238f964072decba204c7fce850ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_TSOVF@{RTC\_ISR\_TSOVF}}
\index{RTC\_ISR\_TSOVF@{RTC\_ISR\_TSOVF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_TSOVF}{RTC\_ISR\_TSOVF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+TSOVF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766}\label{group___peripheral___registers___bits___definition_ga4eb5960300a402210e5378d78ce22766} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_WUTF@{RTC\_ISR\_WUTF}}
\index{RTC\_ISR\_WUTF@{RTC\_ISR\_WUTF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_WUTF}{RTC\_ISR\_WUTF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+WUTF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40}\label{group___peripheral___registers___bits___definition_ga0e753321211e19bc48736fe0d30a7f40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_ISR\_WUTWF@{RTC\_ISR\_WUTWF}}
\index{RTC\_ISR\_WUTWF@{RTC\_ISR\_WUTWF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_ISR\_WUTWF}{RTC\_ISR\_WUTWF}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+ISR\+\_\+\+WUTWF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711}\label{group___peripheral___registers___bits___definition_gad248dca1e9532ba31f98d3ec9d2f8711} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_PRER\_PREDIV\_A@{RTC\_PRER\_PREDIV\_A}}
\index{RTC\_PRER\_PREDIV\_A@{RTC\_PRER\_PREDIV\_A}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_PRER\_PREDIV\_A}{RTC\_PRER\_PREDIV\_A}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x007\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb}\label{group___peripheral___registers___bits___definition_ga17bbd4e569a76446df089752cb41b1cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_PRER\_PREDIV\_S@{RTC\_PRER\_PREDIV\_S}}
\index{RTC\_PRER\_PREDIV\_S@{RTC\_PRER\_PREDIV\_S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_PRER\_PREDIV\_S}{RTC\_PRER\_PREDIV\_S}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001\+FFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2}\label{group___peripheral___registers___bits___definition_ga8fee932563d21382db9ecad458356af2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_SHIFTR\_ADD1S@{RTC\_SHIFTR\_ADD1S}}
\index{RTC\_SHIFTR\_ADD1S@{RTC\_SHIFTR\_ADD1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_SHIFTR\_ADD1S}{RTC\_SHIFTR\_ADD1S}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450}\label{group___peripheral___registers___bits___definition_ga6131eb8c293b98bc5a6c7a4bb1920450} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_SHIFTR\_SUBFS@{RTC\_SHIFTR\_SUBFS}}
\index{RTC\_SHIFTR\_SUBFS@{RTC\_SHIFTR\_SUBFS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_SHIFTR\_SUBFS}{RTC\_SHIFTR\_SUBFS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed}\label{group___peripheral___registers___bits___definition_ga3881f27b6c7a5c7609b1393682144aed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_SSR\_SS@{RTC\_SSR\_SS}}
\index{RTC\_SSR\_SS@{RTC\_SSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_SSR\_SS}{RTC\_SSR\_SS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+SSR\+\_\+\+SS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070}\label{group___peripheral___registers___bits___definition_ga8d9515fd74e3bcf03f4e62d8c7e1b070} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_ALARMOUTTYPE@{RTC\_TAFCR\_ALARMOUTTYPE}}
\index{RTC\_TAFCR\_ALARMOUTTYPE@{RTC\_TAFCR\_ALARMOUTTYPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_ALARMOUTTYPE}{RTC\_TAFCR\_ALARMOUTTYPE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852}\label{group___peripheral___registers___bits___definition_gaa68c195cf709d18cd426560302b97852} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP1E@{RTC\_TAFCR\_TAMP1E}}
\index{RTC\_TAFCR\_TAMP1E@{RTC\_TAFCR\_TAMP1E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMP1E}{RTC\_TAFCR\_TAMP1E}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33}\label{group___peripheral___registers___bits___definition_ga76f85925873bcd3f795417053bfc5f33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP1TRG@{RTC\_TAFCR\_TAMP1TRG}}
\index{RTC\_TAFCR\_TAMP1TRG@{RTC\_TAFCR\_TAMP1TRG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMP1TRG}{RTC\_TAFCR\_TAMP1TRG}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c}\label{group___peripheral___registers___bits___definition_ga7e98a0062ef81bcbc790a8d77720a61c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP2E@{RTC\_TAFCR\_TAMP2E}}
\index{RTC\_TAFCR\_TAMP2E@{RTC\_TAFCR\_TAMP2E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMP2E}{RTC\_TAFCR\_TAMP2E}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d}\label{group___peripheral___registers___bits___definition_gad2c4d227971b56e3160c71b7479c769d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMP2TRG@{RTC\_TAFCR\_TAMP2TRG}}
\index{RTC\_TAFCR\_TAMP2TRG@{RTC\_TAFCR\_TAMP2TRG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMP2TRG}{RTC\_TAFCR\_TAMP2TRG}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67}\label{group___peripheral___registers___bits___definition_gab1cb37c43747c779f7db2842a2582e67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFLT@{RTC\_TAFCR\_TAMPFLT}}
\index{RTC\_TAFCR\_TAMPFLT@{RTC\_TAFCR\_TAMPFLT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFLT}{RTC\_TAFCR\_TAMPFLT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}\label{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFLT\_0@{RTC\_TAFCR\_TAMPFLT\_0}}
\index{RTC\_TAFCR\_TAMPFLT\_0@{RTC\_TAFCR\_TAMPFLT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFLT\_0}{RTC\_TAFCR\_TAMPFLT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}\label{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFLT\_1@{RTC\_TAFCR\_TAMPFLT\_1}}
\index{RTC\_TAFCR\_TAMPFLT\_1@{RTC\_TAFCR\_TAMPFLT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFLT\_1}{RTC\_TAFCR\_TAMPFLT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1}\label{group___peripheral___registers___bits___definition_ga8ad84446486b8c9f640fa54d50ecc0e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ@{RTC\_TAFCR\_TAMPFREQ}}
\index{RTC\_TAFCR\_TAMPFREQ@{RTC\_TAFCR\_TAMPFREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFREQ}{RTC\_TAFCR\_TAMPFREQ}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000700)}

\Hypertarget{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}\label{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ\_0@{RTC\_TAFCR\_TAMPFREQ\_0}}
\index{RTC\_TAFCR\_TAMPFREQ\_0@{RTC\_TAFCR\_TAMPFREQ\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFREQ\_0}{RTC\_TAFCR\_TAMPFREQ\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}\label{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ\_1@{RTC\_TAFCR\_TAMPFREQ\_1}}
\index{RTC\_TAFCR\_TAMPFREQ\_1@{RTC\_TAFCR\_TAMPFREQ\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFREQ\_1}{RTC\_TAFCR\_TAMPFREQ\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}\label{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPFREQ\_2@{RTC\_TAFCR\_TAMPFREQ\_2}}
\index{RTC\_TAFCR\_TAMPFREQ\_2@{RTC\_TAFCR\_TAMPFREQ\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPFREQ\_2}{RTC\_TAFCR\_TAMPFREQ\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085}\label{group___peripheral___registers___bits___definition_gaa0fb33b24d2ebc19e7fe52f0661a3085} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPIE@{RTC\_TAFCR\_TAMPIE}}
\index{RTC\_TAFCR\_TAMPIE@{RTC\_TAFCR\_TAMPIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPIE}{RTC\_TAFCR\_TAMPIE}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d}\label{group___peripheral___registers___bits___definition_ga989cde7332b2ec0b3934cb909514938d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPINSEL@{RTC\_TAFCR\_TAMPINSEL}}
\index{RTC\_TAFCR\_TAMPINSEL@{RTC\_TAFCR\_TAMPINSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPINSEL}{RTC\_TAFCR\_TAMPINSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222}\label{group___peripheral___registers___bits___definition_ga7b73d2b8da78967a6f594dbffe58c222} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPRCH@{RTC\_TAFCR\_TAMPPRCH}}
\index{RTC\_TAFCR\_TAMPPRCH@{RTC\_TAFCR\_TAMPPRCH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPPRCH}{RTC\_TAFCR\_TAMPPRCH}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00006000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}\label{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPRCH\_0@{RTC\_TAFCR\_TAMPPRCH\_0}}
\index{RTC\_TAFCR\_TAMPPRCH\_0@{RTC\_TAFCR\_TAMPPRCH\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPPRCH\_0}{RTC\_TAFCR\_TAMPPRCH\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}\label{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPRCH\_1@{RTC\_TAFCR\_TAMPPRCH\_1}}
\index{RTC\_TAFCR\_TAMPPRCH\_1@{RTC\_TAFCR\_TAMPPRCH\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPPRCH\_1}{RTC\_TAFCR\_TAMPPRCH\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72}\label{group___peripheral___registers___bits___definition_ga9ef294e75771913e4a47386f42a23f72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPPUDIS@{RTC\_TAFCR\_TAMPPUDIS}}
\index{RTC\_TAFCR\_TAMPPUDIS@{RTC\_TAFCR\_TAMPPUDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPPUDIS}{RTC\_TAFCR\_TAMPPUDIS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49}\label{group___peripheral___registers___bits___definition_gac929fab94fdca2d1b3b3cf7c93fe6e49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TAMPTS@{RTC\_TAFCR\_TAMPTS}}
\index{RTC\_TAFCR\_TAMPTS@{RTC\_TAFCR\_TAMPTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TAMPTS}{RTC\_TAFCR\_TAMPTS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

\Hypertarget{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49}\label{group___peripheral___registers___bits___definition_ga872cbfe2e79e7fe2a4bfad6086f4ac49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TAFCR\_TSINSEL@{RTC\_TAFCR\_TSINSEL}}
\index{RTC\_TAFCR\_TSINSEL@{RTC\_TAFCR\_TSINSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TAFCR\_TSINSEL}{RTC\_TAFCR\_TSINSEL}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655}\label{group___peripheral___registers___bits___definition_gad42435e015e9f5052245c366ae08d655} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HT@{RTC\_TR\_HT}}
\index{RTC\_TR\_HT@{RTC\_TR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HT}{RTC\_TR\_HT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}\label{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HT\_0@{RTC\_TR\_HT\_0}}
\index{RTC\_TR\_HT\_0@{RTC\_TR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HT\_0}{RTC\_TR\_HT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}\label{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HT\_1@{RTC\_TR\_HT\_1}}
\index{RTC\_TR\_HT\_1@{RTC\_TR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HT\_1}{RTC\_TR\_HT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5}\label{group___peripheral___registers___bits___definition_gac8211df481853649722383e0d8fb06d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU@{RTC\_TR\_HU}}
\index{RTC\_TR\_HU@{RTC\_TR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HU}{RTC\_TR\_HU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}\label{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_0@{RTC\_TR\_HU\_0}}
\index{RTC\_TR\_HU\_0@{RTC\_TR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HU\_0}{RTC\_TR\_HU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}\label{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_1@{RTC\_TR\_HU\_1}}
\index{RTC\_TR\_HU\_1@{RTC\_TR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HU\_1}{RTC\_TR\_HU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}\label{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_2@{RTC\_TR\_HU\_2}}
\index{RTC\_TR\_HU\_2@{RTC\_TR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HU\_2}{RTC\_TR\_HU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}\label{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_HU\_3@{RTC\_TR\_HU\_3}}
\index{RTC\_TR\_HU\_3@{RTC\_TR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_HU\_3}{RTC\_TR\_HU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a}\label{group___peripheral___registers___bits___definition_ga64cf91576871a8108d6ee2f48970bb4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT@{RTC\_TR\_MNT}}
\index{RTC\_TR\_MNT@{RTC\_TR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNT}{RTC\_TR\_MNT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}\label{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT\_0@{RTC\_TR\_MNT\_0}}
\index{RTC\_TR\_MNT\_0@{RTC\_TR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNT\_0}{RTC\_TR\_MNT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}\label{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT\_1@{RTC\_TR\_MNT\_1}}
\index{RTC\_TR\_MNT\_1@{RTC\_TR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNT\_1}{RTC\_TR\_MNT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}\label{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNT\_2@{RTC\_TR\_MNT\_2}}
\index{RTC\_TR\_MNT\_2@{RTC\_TR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNT\_2}{RTC\_TR\_MNT\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06}\label{group___peripheral___registers___bits___definition_ga84e86f4fc04232fd0294966434708e06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU@{RTC\_TR\_MNU}}
\index{RTC\_TR\_MNU@{RTC\_TR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNU}{RTC\_TR\_MNU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

\Hypertarget{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}\label{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_0@{RTC\_TR\_MNU\_0}}
\index{RTC\_TR\_MNU\_0@{RTC\_TR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNU\_0}{RTC\_TR\_MNU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}\label{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_1@{RTC\_TR\_MNU\_1}}
\index{RTC\_TR\_MNU\_1@{RTC\_TR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNU\_1}{RTC\_TR\_MNU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}\label{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_2@{RTC\_TR\_MNU\_2}}
\index{RTC\_TR\_MNU\_2@{RTC\_TR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNU\_2}{RTC\_TR\_MNU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}\label{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_MNU\_3@{RTC\_TR\_MNU\_3}}
\index{RTC\_TR\_MNU\_3@{RTC\_TR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_MNU\_3}{RTC\_TR\_MNU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9}\label{group___peripheral___registers___bits___definition_ga3152952ac385ee1ce8dd868978d3fce9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_PM@{RTC\_TR\_PM}}
\index{RTC\_TR\_PM@{RTC\_TR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_PM}{RTC\_TR\_PM}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+PM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f}\label{group___peripheral___registers___bits___definition_gaae39b22025a36d1e4e185e4be2bf326f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST@{RTC\_TR\_ST}}
\index{RTC\_TR\_ST@{RTC\_TR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_ST}{RTC\_TR\_ST}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}\label{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST\_0@{RTC\_TR\_ST\_0}}
\index{RTC\_TR\_ST\_0@{RTC\_TR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_ST\_0}{RTC\_TR\_ST\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}\label{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST\_1@{RTC\_TR\_ST\_1}}
\index{RTC\_TR\_ST\_1@{RTC\_TR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_ST\_1}{RTC\_TR\_ST\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}\label{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_ST\_2@{RTC\_TR\_ST\_2}}
\index{RTC\_TR\_ST\_2@{RTC\_TR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_ST\_2}{RTC\_TR\_ST\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1}\label{group___peripheral___registers___bits___definition_ga747711823db36121b78c0eebb6140ca1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU@{RTC\_TR\_SU}}
\index{RTC\_TR\_SU@{RTC\_TR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_SU}{RTC\_TR\_SU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}\label{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_0@{RTC\_TR\_SU\_0}}
\index{RTC\_TR\_SU\_0@{RTC\_TR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_SU\_0}{RTC\_TR\_SU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}\label{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_1@{RTC\_TR\_SU\_1}}
\index{RTC\_TR\_SU\_1@{RTC\_TR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_SU\_1}{RTC\_TR\_SU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}\label{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_2@{RTC\_TR\_SU\_2}}
\index{RTC\_TR\_SU\_2@{RTC\_TR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_SU\_2}{RTC\_TR\_SU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}\label{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TR\_SU\_3@{RTC\_TR\_SU\_3}}
\index{RTC\_TR\_SU\_3@{RTC\_TR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TR\_SU\_3}{RTC\_TR\_SU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e}\label{group___peripheral___registers___bits___definition_ga39c9ff61f3b622b829aa9354ca84e44e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DT@{RTC\_TSDR\_DT}}
\index{RTC\_TSDR\_DT@{RTC\_TSDR\_DT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DT}{RTC\_TSDR\_DT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)}

\Hypertarget{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}\label{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DT\_0@{RTC\_TSDR\_DT\_0}}
\index{RTC\_TSDR\_DT\_0@{RTC\_TSDR\_DT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DT\_0}{RTC\_TSDR\_DT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}\label{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DT\_1@{RTC\_TSDR\_DT\_1}}
\index{RTC\_TSDR\_DT\_1@{RTC\_TSDR\_DT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DT\_1}{RTC\_TSDR\_DT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a}\label{group___peripheral___registers___bits___definition_gace7ca73ebca21ed3a17315f06757042a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU@{RTC\_TSDR\_DU}}
\index{RTC\_TSDR\_DU@{RTC\_TSDR\_DU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DU}{RTC\_TSDR\_DU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}\label{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_0@{RTC\_TSDR\_DU\_0}}
\index{RTC\_TSDR\_DU\_0@{RTC\_TSDR\_DU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DU\_0}{RTC\_TSDR\_DU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}\label{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_1@{RTC\_TSDR\_DU\_1}}
\index{RTC\_TSDR\_DU\_1@{RTC\_TSDR\_DU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DU\_1}{RTC\_TSDR\_DU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}\label{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_2@{RTC\_TSDR\_DU\_2}}
\index{RTC\_TSDR\_DU\_2@{RTC\_TSDR\_DU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DU\_2}{RTC\_TSDR\_DU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}\label{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_DU\_3@{RTC\_TSDR\_DU\_3}}
\index{RTC\_TSDR\_DU\_3@{RTC\_TSDR\_DU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_DU\_3}{RTC\_TSDR\_DU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7}\label{group___peripheral___registers___bits___definition_ga7bce43482443f2038a8eebc681067dd7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MT@{RTC\_TSDR\_MT}}
\index{RTC\_TSDR\_MT@{RTC\_TSDR\_MT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_MT}{RTC\_TSDR\_MT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4}\label{group___peripheral___registers___bits___definition_ga2a5912337df16624b4703d2065c5fdf4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU@{RTC\_TSDR\_MU}}
\index{RTC\_TSDR\_MU@{RTC\_TSDR\_MU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_MU}{RTC\_TSDR\_MU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}\label{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_0@{RTC\_TSDR\_MU\_0}}
\index{RTC\_TSDR\_MU\_0@{RTC\_TSDR\_MU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_MU\_0}{RTC\_TSDR\_MU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}\label{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_1@{RTC\_TSDR\_MU\_1}}
\index{RTC\_TSDR\_MU\_1@{RTC\_TSDR\_MU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_MU\_1}{RTC\_TSDR\_MU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}\label{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_2@{RTC\_TSDR\_MU\_2}}
\index{RTC\_TSDR\_MU\_2@{RTC\_TSDR\_MU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_MU\_2}{RTC\_TSDR\_MU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}\label{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_MU\_3@{RTC\_TSDR\_MU\_3}}
\index{RTC\_TSDR\_MU\_3@{RTC\_TSDR\_MU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_MU\_3}{RTC\_TSDR\_MU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f}\label{group___peripheral___registers___bits___definition_ga4c76ea431470b87f22e7854bd5438d2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU@{RTC\_TSDR\_WDU}}
\index{RTC\_TSDR\_WDU@{RTC\_TSDR\_WDU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_WDU}{RTC\_TSDR\_WDU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+E000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}\label{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU\_0@{RTC\_TSDR\_WDU\_0}}
\index{RTC\_TSDR\_WDU\_0@{RTC\_TSDR\_WDU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_WDU\_0}{RTC\_TSDR\_WDU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}\label{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU\_1@{RTC\_TSDR\_WDU\_1}}
\index{RTC\_TSDR\_WDU\_1@{RTC\_TSDR\_WDU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_WDU\_1}{RTC\_TSDR\_WDU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}\label{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSDR\_WDU\_2@{RTC\_TSDR\_WDU\_2}}
\index{RTC\_TSDR\_WDU\_2@{RTC\_TSDR\_WDU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSDR\_WDU\_2}{RTC\_TSDR\_WDU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9}\label{group___peripheral___registers___bits___definition_ga2fb913ce5f1c0e341b308d9b5858bfa9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSSSR\_SS@{RTC\_TSSSR\_SS}}
\index{RTC\_TSSSR\_SS@{RTC\_TSSSR\_SS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSSSR\_SS}{RTC\_TSSSR\_SS}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSSSR\+\_\+\+SS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a}\label{group___peripheral___registers___bits___definition_ga5765274cda5284899563191cb505235a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HT@{RTC\_TSTR\_HT}}
\index{RTC\_TSTR\_HT@{RTC\_TSTR\_HT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HT}{RTC\_TSTR\_HT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}\label{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HT\_0@{RTC\_TSTR\_HT\_0}}
\index{RTC\_TSTR\_HT\_0@{RTC\_TSTR\_HT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HT\_0}{RTC\_TSTR\_HT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}\label{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HT\_1@{RTC\_TSTR\_HT\_1}}
\index{RTC\_TSTR\_HT\_1@{RTC\_TSTR\_HT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HT\_1}{RTC\_TSTR\_HT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846}\label{group___peripheral___registers___bits___definition_gaf12107fe82e4f9de5ae4fdd6c169a846} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU@{RTC\_TSTR\_HU}}
\index{RTC\_TSTR\_HU@{RTC\_TSTR\_HU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HU}{RTC\_TSTR\_HU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+F0000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}\label{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_0@{RTC\_TSTR\_HU\_0}}
\index{RTC\_TSTR\_HU\_0@{RTC\_TSTR\_HU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HU\_0}{RTC\_TSTR\_HU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}\label{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_1@{RTC\_TSTR\_HU\_1}}
\index{RTC\_TSTR\_HU\_1@{RTC\_TSTR\_HU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HU\_1}{RTC\_TSTR\_HU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}\label{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_2@{RTC\_TSTR\_HU\_2}}
\index{RTC\_TSTR\_HU\_2@{RTC\_TSTR\_HU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HU\_2}{RTC\_TSTR\_HU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}\label{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_HU\_3@{RTC\_TSTR\_HU\_3}}
\index{RTC\_TSTR\_HU\_3@{RTC\_TSTR\_HU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_HU\_3}{RTC\_TSTR\_HU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73}\label{group___peripheral___registers___bits___definition_ga9743a3843868c712945a7c408183ad73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT@{RTC\_TSTR\_MNT}}
\index{RTC\_TSTR\_MNT@{RTC\_TSTR\_MNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNT}{RTC\_TSTR\_MNT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007000)}

\Hypertarget{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}\label{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT\_0@{RTC\_TSTR\_MNT\_0}}
\index{RTC\_TSTR\_MNT\_0@{RTC\_TSTR\_MNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNT\_0}{RTC\_TSTR\_MNT\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

\Hypertarget{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}\label{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT\_1@{RTC\_TSTR\_MNT\_1}}
\index{RTC\_TSTR\_MNT\_1@{RTC\_TSTR\_MNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNT\_1}{RTC\_TSTR\_MNT\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}\label{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNT\_2@{RTC\_TSTR\_MNT\_2}}
\index{RTC\_TSTR\_MNT\_2@{RTC\_TSTR\_MNT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNT\_2}{RTC\_TSTR\_MNT\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9}\label{group___peripheral___registers___bits___definition_ga64b186af486822cc015cfec613f5cba9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU@{RTC\_TSTR\_MNU}}
\index{RTC\_TSTR\_MNU@{RTC\_TSTR\_MNU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNU}{RTC\_TSTR\_MNU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+F00)}

\Hypertarget{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}\label{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_0@{RTC\_TSTR\_MNU\_0}}
\index{RTC\_TSTR\_MNU\_0@{RTC\_TSTR\_MNU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNU\_0}{RTC\_TSTR\_MNU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

\Hypertarget{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}\label{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_1@{RTC\_TSTR\_MNU\_1}}
\index{RTC\_TSTR\_MNU\_1@{RTC\_TSTR\_MNU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNU\_1}{RTC\_TSTR\_MNU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

\Hypertarget{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}\label{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_2@{RTC\_TSTR\_MNU\_2}}
\index{RTC\_TSTR\_MNU\_2@{RTC\_TSTR\_MNU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNU\_2}{RTC\_TSTR\_MNU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

\Hypertarget{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}\label{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_MNU\_3@{RTC\_TSTR\_MNU\_3}}
\index{RTC\_TSTR\_MNU\_3@{RTC\_TSTR\_MNU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_MNU\_3}{RTC\_TSTR\_MNU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

\Hypertarget{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0}\label{group___peripheral___registers___bits___definition_ga84b3d044be3e63573a5f0d4d14d8e3b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_PM@{RTC\_TSTR\_PM}}
\index{RTC\_TSTR\_PM@{RTC\_TSTR\_PM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_PM}{RTC\_TSTR\_PM}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+PM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

\Hypertarget{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15}\label{group___peripheral___registers___bits___definition_ga9fbdebcd1da2ea191cca51c222345f15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST@{RTC\_TSTR\_ST}}
\index{RTC\_TSTR\_ST@{RTC\_TSTR\_ST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_ST}{RTC\_TSTR\_ST}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)}

\Hypertarget{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}\label{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST\_0@{RTC\_TSTR\_ST\_0}}
\index{RTC\_TSTR\_ST\_0@{RTC\_TSTR\_ST\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_ST\_0}{RTC\_TSTR\_ST\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

\Hypertarget{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}\label{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST\_1@{RTC\_TSTR\_ST\_1}}
\index{RTC\_TSTR\_ST\_1@{RTC\_TSTR\_ST\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_ST\_1}{RTC\_TSTR\_ST\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

\Hypertarget{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}\label{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_ST\_2@{RTC\_TSTR\_ST\_2}}
\index{RTC\_TSTR\_ST\_2@{RTC\_TSTR\_ST\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_ST\_2}{RTC\_TSTR\_ST\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

\Hypertarget{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a}\label{group___peripheral___registers___bits___definition_gac0d8fa76d45faccfe931d6227b29565a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU@{RTC\_TSTR\_SU}}
\index{RTC\_TSTR\_SU@{RTC\_TSTR\_SU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_SU}{RTC\_TSTR\_SU}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

\Hypertarget{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}\label{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_0@{RTC\_TSTR\_SU\_0}}
\index{RTC\_TSTR\_SU\_0@{RTC\_TSTR\_SU\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_SU\_0}{RTC\_TSTR\_SU\_0}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}\label{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_1@{RTC\_TSTR\_SU\_1}}
\index{RTC\_TSTR\_SU\_1@{RTC\_TSTR\_SU\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_SU\_1}{RTC\_TSTR\_SU\_1}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}\label{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_2@{RTC\_TSTR\_SU\_2}}
\index{RTC\_TSTR\_SU\_2@{RTC\_TSTR\_SU\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_SU\_2}{RTC\_TSTR\_SU\_2}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}\label{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_TSTR\_SU\_3@{RTC\_TSTR\_SU\_3}}
\index{RTC\_TSTR\_SU\_3@{RTC\_TSTR\_SU\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_TSTR\_SU\_3}{RTC\_TSTR\_SU\_3}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07}\label{group___peripheral___registers___bits___definition_ga2d21f29da0e92b2744719aab37278b07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_WPR\_KEY@{RTC\_WPR\_KEY}}
\index{RTC\_WPR\_KEY@{RTC\_WPR\_KEY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_WPR\_KEY}{RTC\_WPR\_KEY}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+WPR\+\_\+\+KEY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb}\label{group___peripheral___registers___bits___definition_ga2e412c1448a7e20974f5b46129799eeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!RTC\_WUTR\_WUT@{RTC\_WUTR\_WUT}}
\index{RTC\_WUTR\_WUT@{RTC\_WUTR\_WUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{RTC\_WUTR\_WUT}{RTC\_WUTR\_WUT}}
{\footnotesize\ttfamily \#define RTC\+\_\+\+WUTR\+\_\+\+WUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

\Hypertarget{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}\label{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ARG\_CMDARG@{SDIO\_ARG\_CMDARG}}
\index{SDIO\_ARG\_CMDARG@{SDIO\_ARG\_CMDARG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ARG\_CMDARG}{SDIO\_ARG\_CMDARG}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ARG\+\_\+\+CMDARG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Command argument \Hypertarget{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}\label{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_BYPASS@{SDIO\_CLKCR\_BYPASS}}
\index{SDIO\_CLKCR\_BYPASS@{SDIO\_CLKCR\_BYPASS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_BYPASS}{SDIO\_CLKCR\_BYPASS}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Clock divider bypass enable bit \Hypertarget{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}\label{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_CLKDIV@{SDIO\_CLKCR\_CLKDIV}}
\index{SDIO\_CLKCR\_CLKDIV@{SDIO\_CLKCR\_CLKDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_CLKDIV}{SDIO\_CLKCR\_CLKDIV}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF)}

Clock divide factor ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}\label{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_CLKEN@{SDIO\_CLKCR\_CLKEN}}
\index{SDIO\_CLKCR\_CLKEN@{SDIO\_CLKCR\_CLKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_CLKEN}{SDIO\_CLKCR\_CLKEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Clock enable bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}\label{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_HWFC\_EN@{SDIO\_CLKCR\_HWFC\_EN}}
\index{SDIO\_CLKCR\_HWFC\_EN@{SDIO\_CLKCR\_HWFC\_EN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_HWFC\_EN}{SDIO\_CLKCR\_HWFC\_EN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

HW Flow Control enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}\label{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_NEGEDGE@{SDIO\_CLKCR\_NEGEDGE}}
\index{SDIO\_CLKCR\_NEGEDGE@{SDIO\_CLKCR\_NEGEDGE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_NEGEDGE}{SDIO\_CLKCR\_NEGEDGE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

SDIO\+\_\+\+CK dephasing selection bit \Hypertarget{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}\label{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_PWRSAV@{SDIO\_CLKCR\_PWRSAV}}
\index{SDIO\_CLKCR\_PWRSAV@{SDIO\_CLKCR\_PWRSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_PWRSAV}{SDIO\_CLKCR\_PWRSAV}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Power saving configuration bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}\label{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS@{SDIO\_CLKCR\_WIDBUS}}
\index{SDIO\_CLKCR\_WIDBUS@{SDIO\_CLKCR\_WIDBUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_WIDBUS}{SDIO\_CLKCR\_WIDBUS}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1800)}

WIDBUS\mbox{[}1\+:0\mbox{]} bits (Wide bus mode enable bit) \Hypertarget{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}\label{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS\_0@{SDIO\_CLKCR\_WIDBUS\_0}}
\index{SDIO\_CLKCR\_WIDBUS\_0@{SDIO\_CLKCR\_WIDBUS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_WIDBUS\_0}{SDIO\_CLKCR\_WIDBUS\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}\label{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CLKCR\_WIDBUS\_1@{SDIO\_CLKCR\_WIDBUS\_1}}
\index{SDIO\_CLKCR\_WIDBUS\_1@{SDIO\_CLKCR\_WIDBUS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CLKCR\_WIDBUS\_1}{SDIO\_CLKCR\_WIDBUS\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}\label{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CEATACMD@{SDIO\_CMD\_CEATACMD}}
\index{SDIO\_CMD\_CEATACMD@{SDIO\_CMD\_CEATACMD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_CEATACMD}{SDIO\_CMD\_CEATACMD}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CEATACMD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

CE-\/\+ATA command ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}\label{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CMDINDEX@{SDIO\_CMD\_CMDINDEX}}
\index{SDIO\_CMD\_CMDINDEX@{SDIO\_CMD\_CMDINDEX}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_CMDINDEX}{SDIO\_CMD\_CMDINDEX}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x003F)}

Command Index ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}\label{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_CPSMEN@{SDIO\_CMD\_CPSMEN}}
\index{SDIO\_CMD\_CPSMEN@{SDIO\_CMD\_CPSMEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_CPSMEN}{SDIO\_CMD\_CPSMEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+CPSMEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Command path state machine (CPSM) Enable bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}\label{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_ENCMDCOMPL@{SDIO\_CMD\_ENCMDCOMPL}}
\index{SDIO\_CMD\_ENCMDCOMPL@{SDIO\_CMD\_ENCMDCOMPL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_ENCMDCOMPL}{SDIO\_CMD\_ENCMDCOMPL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Enable CMD completion ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}\label{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_NIEN@{SDIO\_CMD\_NIEN}}
\index{SDIO\_CMD\_NIEN@{SDIO\_CMD\_NIEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_NIEN}{SDIO\_CMD\_NIEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+NIEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Not Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}\label{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_SDIOSUSPEND@{SDIO\_CMD\_SDIOSUSPEND}}
\index{SDIO\_CMD\_SDIOSUSPEND@{SDIO\_CMD\_SDIOSUSPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_SDIOSUSPEND}{SDIO\_CMD\_SDIOSUSPEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

SD I/O suspend command ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}\label{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITINT@{SDIO\_CMD\_WAITINT}}
\index{SDIO\_CMD\_WAITINT@{SDIO\_CMD\_WAITINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITINT}{SDIO\_CMD\_WAITINT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

CPSM Waits for Interrupt Request ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}\label{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITPEND@{SDIO\_CMD\_WAITPEND}}
\index{SDIO\_CMD\_WAITPEND@{SDIO\_CMD\_WAITPEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITPEND}{SDIO\_CMD\_WAITPEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITPEND~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

CPSM Waits for ends of data transfer (Cmd\+Pend internal signal) \Hypertarget{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}\label{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP@{SDIO\_CMD\_WAITRESP}}
\index{SDIO\_CMD\_WAITRESP@{SDIO\_CMD\_WAITRESP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITRESP}{SDIO\_CMD\_WAITRESP}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C0)}

WAITRESP\mbox{[}1\+:0\mbox{]} bits (Wait for response bits) \Hypertarget{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}\label{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP\_0@{SDIO\_CMD\_WAITRESP\_0}}
\index{SDIO\_CMD\_WAITRESP\_0@{SDIO\_CMD\_WAITRESP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITRESP\_0}{SDIO\_CMD\_WAITRESP\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}\label{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_CMD\_WAITRESP\_1@{SDIO\_CMD\_WAITRESP\_1}}
\index{SDIO\_CMD\_WAITRESP\_1@{SDIO\_CMD\_WAITRESP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_CMD\_WAITRESP\_1}{SDIO\_CMD\_WAITRESP\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}\label{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCOUNT\_DATACOUNT@{SDIO\_DCOUNT\_DATACOUNT}}
\index{SDIO\_DCOUNT\_DATACOUNT@{SDIO\_DCOUNT\_DATACOUNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCOUNT\_DATACOUNT}{SDIO\_DCOUNT\_DATACOUNT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+FFFFFF)}

Data count value \Hypertarget{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}\label{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE@{SDIO\_DCTRL\_DBLOCKSIZE}}
\index{SDIO\_DCTRL\_DBLOCKSIZE@{SDIO\_DCTRL\_DBLOCKSIZE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE}{SDIO\_DCTRL\_DBLOCKSIZE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

DBLOCKSIZE\mbox{[}3\+:0\mbox{]} bits (Data block size) \Hypertarget{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}\label{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_0@{SDIO\_DCTRL\_DBLOCKSIZE\_0}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_0@{SDIO\_DCTRL\_DBLOCKSIZE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_0}{SDIO\_DCTRL\_DBLOCKSIZE\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}\label{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_1@{SDIO\_DCTRL\_DBLOCKSIZE\_1}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_1@{SDIO\_DCTRL\_DBLOCKSIZE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_1}{SDIO\_DCTRL\_DBLOCKSIZE\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}\label{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_2@{SDIO\_DCTRL\_DBLOCKSIZE\_2}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_2@{SDIO\_DCTRL\_DBLOCKSIZE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_2}{SDIO\_DCTRL\_DBLOCKSIZE\_2}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}\label{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DBLOCKSIZE\_3@{SDIO\_DCTRL\_DBLOCKSIZE\_3}}
\index{SDIO\_DCTRL\_DBLOCKSIZE\_3@{SDIO\_DCTRL\_DBLOCKSIZE\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DBLOCKSIZE\_3}{SDIO\_DCTRL\_DBLOCKSIZE\_3}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}\label{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DMAEN@{SDIO\_DCTRL\_DMAEN}}
\index{SDIO\_DCTRL\_DMAEN@{SDIO\_DCTRL\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DMAEN}{SDIO\_DCTRL\_DMAEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

DMA enabled bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}\label{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTDIR@{SDIO\_DCTRL\_DTDIR}}
\index{SDIO\_DCTRL\_DTDIR@{SDIO\_DCTRL\_DTDIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DTDIR}{SDIO\_DCTRL\_DTDIR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Data transfer direction selection \Hypertarget{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}\label{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTEN@{SDIO\_DCTRL\_DTEN}}
\index{SDIO\_DCTRL\_DTEN@{SDIO\_DCTRL\_DTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DTEN}{SDIO\_DCTRL\_DTEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Data transfer enabled bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}\label{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_DTMODE@{SDIO\_DCTRL\_DTMODE}}
\index{SDIO\_DCTRL\_DTMODE@{SDIO\_DCTRL\_DTMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_DTMODE}{SDIO\_DCTRL\_DTMODE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Data transfer mode selection ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}\label{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWMOD@{SDIO\_DCTRL\_RWMOD}}
\index{SDIO\_DCTRL\_RWMOD@{SDIO\_DCTRL\_RWMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_RWMOD}{SDIO\_DCTRL\_RWMOD}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Read wait mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}\label{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWSTART@{SDIO\_DCTRL\_RWSTART}}
\index{SDIO\_DCTRL\_RWSTART@{SDIO\_DCTRL\_RWSTART}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_RWSTART}{SDIO\_DCTRL\_RWSTART}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Read wait start ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}\label{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_RWSTOP@{SDIO\_DCTRL\_RWSTOP}}
\index{SDIO\_DCTRL\_RWSTOP@{SDIO\_DCTRL\_RWSTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_RWSTOP}{SDIO\_DCTRL\_RWSTOP}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Read wait stop ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}\label{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DCTRL\_SDIOEN@{SDIO\_DCTRL\_SDIOEN}}
\index{SDIO\_DCTRL\_SDIOEN@{SDIO\_DCTRL\_SDIOEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DCTRL\_SDIOEN}{SDIO\_DCTRL\_SDIOEN}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

SD I/O enable functions \Hypertarget{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}\label{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DLEN\_DATALENGTH@{SDIO\_DLEN\_DATALENGTH}}
\index{SDIO\_DLEN\_DATALENGTH@{SDIO\_DLEN\_DATALENGTH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DLEN\_DATALENGTH}{SDIO\_DLEN\_DATALENGTH}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+FFFFFF)}

Data length value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}\label{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_DTIMER\_DATATIME@{SDIO\_DTIMER\_DATATIME}}
\index{SDIO\_DTIMER\_DATATIME@{SDIO\_DTIMER\_DATATIME}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_DTIMER\_DATATIME}{SDIO\_DTIMER\_DATATIME}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Data timeout period. \Hypertarget{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}\label{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_FIFO\_FIFODATA@{SDIO\_FIFO\_FIFODATA}}
\index{SDIO\_FIFO\_FIFODATA@{SDIO\_FIFO\_FIFODATA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_FIFO\_FIFODATA}{SDIO\_FIFO\_FIFODATA}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Receive and transmit FIFO data \Hypertarget{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}\label{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_FIFOCNT\_FIFOCOUNT@{SDIO\_FIFOCNT\_FIFOCOUNT}}
\index{SDIO\_FIFOCNT\_FIFOCOUNT@{SDIO\_FIFOCNT\_FIFOCOUNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_FIFOCNT\_FIFOCOUNT}{SDIO\_FIFOCNT\_FIFOCOUNT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FFFFFF)}

Remaining number of words to be written to or read from the FIFO \Hypertarget{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}\label{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CCRCFAILC@{SDIO\_ICR\_CCRCFAILC}}
\index{SDIO\_ICR\_CCRCFAILC@{SDIO\_ICR\_CCRCFAILC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CCRCFAILC}{SDIO\_ICR\_CCRCFAILC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

CCRCFAIL flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}\label{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CEATAENDC@{SDIO\_ICR\_CEATAENDC}}
\index{SDIO\_ICR\_CEATAENDC@{SDIO\_ICR\_CEATAENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CEATAENDC}{SDIO\_ICR\_CEATAENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

CEATAEND flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}\label{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CMDRENDC@{SDIO\_ICR\_CMDRENDC}}
\index{SDIO\_ICR\_CMDRENDC@{SDIO\_ICR\_CMDRENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CMDRENDC}{SDIO\_ICR\_CMDRENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

CMDREND flag clear bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}\label{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CMDSENTC@{SDIO\_ICR\_CMDSENTC}}
\index{SDIO\_ICR\_CMDSENTC@{SDIO\_ICR\_CMDSENTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CMDSENTC}{SDIO\_ICR\_CMDSENTC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

CMDSENT flag clear bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}\label{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_CTIMEOUTC@{SDIO\_ICR\_CTIMEOUTC}}
\index{SDIO\_ICR\_CTIMEOUTC@{SDIO\_ICR\_CTIMEOUTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_CTIMEOUTC}{SDIO\_ICR\_CTIMEOUTC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

CTIMEOUT flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}\label{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DATAENDC@{SDIO\_ICR\_DATAENDC}}
\index{SDIO\_ICR\_DATAENDC@{SDIO\_ICR\_DATAENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DATAENDC}{SDIO\_ICR\_DATAENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DATAENDC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

DATAEND flag clear bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}\label{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DBCKENDC@{SDIO\_ICR\_DBCKENDC}}
\index{SDIO\_ICR\_DBCKENDC@{SDIO\_ICR\_DBCKENDC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DBCKENDC}{SDIO\_ICR\_DBCKENDC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

DBCKEND flag clear bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}\label{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DCRCFAILC@{SDIO\_ICR\_DCRCFAILC}}
\index{SDIO\_ICR\_DCRCFAILC@{SDIO\_ICR\_DCRCFAILC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DCRCFAILC}{SDIO\_ICR\_DCRCFAILC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

DCRCFAIL flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}\label{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_DTIMEOUTC@{SDIO\_ICR\_DTIMEOUTC}}
\index{SDIO\_ICR\_DTIMEOUTC@{SDIO\_ICR\_DTIMEOUTC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_DTIMEOUTC}{SDIO\_ICR\_DTIMEOUTC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

DTIMEOUT flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}\label{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_RXOVERRC@{SDIO\_ICR\_RXOVERRC}}
\index{SDIO\_ICR\_RXOVERRC@{SDIO\_ICR\_RXOVERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_RXOVERRC}{SDIO\_ICR\_RXOVERRC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

RXOVERR flag clear bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}\label{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_SDIOITC@{SDIO\_ICR\_SDIOITC}}
\index{SDIO\_ICR\_SDIOITC@{SDIO\_ICR\_SDIOITC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_SDIOITC}{SDIO\_ICR\_SDIOITC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+SDIOITC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

SDIOIT flag clear bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}\label{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_STBITERRC@{SDIO\_ICR\_STBITERRC}}
\index{SDIO\_ICR\_STBITERRC@{SDIO\_ICR\_STBITERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_STBITERRC}{SDIO\_ICR\_STBITERRC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+STBITERRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

STBITERR flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}\label{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_ICR\_TXUNDERRC@{SDIO\_ICR\_TXUNDERRC}}
\index{SDIO\_ICR\_TXUNDERRC@{SDIO\_ICR\_TXUNDERRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_ICR\_TXUNDERRC}{SDIO\_ICR\_TXUNDERRC}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

TXUNDERR flag clear bit \Hypertarget{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}\label{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CCRCFAILIE@{SDIO\_MASK\_CCRCFAILIE}}
\index{SDIO\_MASK\_CCRCFAILIE@{SDIO\_MASK\_CCRCFAILIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CCRCFAILIE}{SDIO\_MASK\_CCRCFAILIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Command CRC Fail Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}\label{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CEATAENDIE@{SDIO\_MASK\_CEATAENDIE}}
\index{SDIO\_MASK\_CEATAENDIE@{SDIO\_MASK\_CEATAENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CEATAENDIE}{SDIO\_MASK\_CEATAENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

CE-\/\+ATA command completion signal received Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}\label{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDACTIE@{SDIO\_MASK\_CMDACTIE}}
\index{SDIO\_MASK\_CMDACTIE@{SDIO\_MASK\_CMDACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CMDACTIE}{SDIO\_MASK\_CMDACTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

CCommand Acting Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}\label{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDRENDIE@{SDIO\_MASK\_CMDRENDIE}}
\index{SDIO\_MASK\_CMDRENDIE@{SDIO\_MASK\_CMDRENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CMDRENDIE}{SDIO\_MASK\_CMDRENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Command Response Received Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}\label{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CMDSENTIE@{SDIO\_MASK\_CMDSENTIE}}
\index{SDIO\_MASK\_CMDSENTIE@{SDIO\_MASK\_CMDSENTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CMDSENTIE}{SDIO\_MASK\_CMDSENTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Command Sent Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}\label{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_CTIMEOUTIE@{SDIO\_MASK\_CTIMEOUTIE}}
\index{SDIO\_MASK\_CTIMEOUTIE@{SDIO\_MASK\_CTIMEOUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_CTIMEOUTIE}{SDIO\_MASK\_CTIMEOUTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Command Time\+Out Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}\label{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DATAENDIE@{SDIO\_MASK\_DATAENDIE}}
\index{SDIO\_MASK\_DATAENDIE@{SDIO\_MASK\_DATAENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DATAENDIE}{SDIO\_MASK\_DATAENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Data End Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}\label{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DBCKENDIE@{SDIO\_MASK\_DBCKENDIE}}
\index{SDIO\_MASK\_DBCKENDIE@{SDIO\_MASK\_DBCKENDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DBCKENDIE}{SDIO\_MASK\_DBCKENDIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Data Block End Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}\label{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DCRCFAILIE@{SDIO\_MASK\_DCRCFAILIE}}
\index{SDIO\_MASK\_DCRCFAILIE@{SDIO\_MASK\_DCRCFAILIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DCRCFAILIE}{SDIO\_MASK\_DCRCFAILIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Data CRC Fail Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}\label{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_DTIMEOUTIE@{SDIO\_MASK\_DTIMEOUTIE}}
\index{SDIO\_MASK\_DTIMEOUTIE@{SDIO\_MASK\_DTIMEOUTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_DTIMEOUTIE}{SDIO\_MASK\_DTIMEOUTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Data Time\+Out Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}\label{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXACTIE@{SDIO\_MASK\_RXACTIE}}
\index{SDIO\_MASK\_RXACTIE@{SDIO\_MASK\_RXACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXACTIE}{SDIO\_MASK\_RXACTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXACTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Data receive acting interrupt enabled ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}\label{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXDAVLIE@{SDIO\_MASK\_RXDAVLIE}}
\index{SDIO\_MASK\_RXDAVLIE@{SDIO\_MASK\_RXDAVLIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXDAVLIE}{SDIO\_MASK\_RXDAVLIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Data available in Rx FIFO interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}\label{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOEIE@{SDIO\_MASK\_RXFIFOEIE}}
\index{SDIO\_MASK\_RXFIFOEIE@{SDIO\_MASK\_RXFIFOEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXFIFOEIE}{SDIO\_MASK\_RXFIFOEIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Rx FIFO Empty interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}\label{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOFIE@{SDIO\_MASK\_RXFIFOFIE}}
\index{SDIO\_MASK\_RXFIFOFIE@{SDIO\_MASK\_RXFIFOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXFIFOFIE}{SDIO\_MASK\_RXFIFOFIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Rx FIFO Full interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}\label{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXFIFOHFIE@{SDIO\_MASK\_RXFIFOHFIE}}
\index{SDIO\_MASK\_RXFIFOHFIE@{SDIO\_MASK\_RXFIFOHFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXFIFOHFIE}{SDIO\_MASK\_RXFIFOHFIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Rx FIFO Half Full interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}\label{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_RXOVERRIE@{SDIO\_MASK\_RXOVERRIE}}
\index{SDIO\_MASK\_RXOVERRIE@{SDIO\_MASK\_RXOVERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_RXOVERRIE}{SDIO\_MASK\_RXOVERRIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Rx FIFO Over\+Run Error Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}\label{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_SDIOITIE@{SDIO\_MASK\_SDIOITIE}}
\index{SDIO\_MASK\_SDIOITIE@{SDIO\_MASK\_SDIOITIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_SDIOITIE}{SDIO\_MASK\_SDIOITIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

SDIO Mode Interrupt Received interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}\label{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_STBITERRIE@{SDIO\_MASK\_STBITERRIE}}
\index{SDIO\_MASK\_STBITERRIE@{SDIO\_MASK\_STBITERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_STBITERRIE}{SDIO\_MASK\_STBITERRIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Start Bit Error Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}\label{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXACTIE@{SDIO\_MASK\_TXACTIE}}
\index{SDIO\_MASK\_TXACTIE@{SDIO\_MASK\_TXACTIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXACTIE}{SDIO\_MASK\_TXACTIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXACTIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Data Transmit Acting Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}\label{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXDAVLIE@{SDIO\_MASK\_TXDAVLIE}}
\index{SDIO\_MASK\_TXDAVLIE@{SDIO\_MASK\_TXDAVLIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXDAVLIE}{SDIO\_MASK\_TXDAVLIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Data available in Tx FIFO interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}\label{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOEIE@{SDIO\_MASK\_TXFIFOEIE}}
\index{SDIO\_MASK\_TXFIFOEIE@{SDIO\_MASK\_TXFIFOEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXFIFOEIE}{SDIO\_MASK\_TXFIFOEIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Tx FIFO Empty interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}\label{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOFIE@{SDIO\_MASK\_TXFIFOFIE}}
\index{SDIO\_MASK\_TXFIFOFIE@{SDIO\_MASK\_TXFIFOFIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXFIFOFIE}{SDIO\_MASK\_TXFIFOFIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Tx FIFO Full interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}\label{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXFIFOHEIE@{SDIO\_MASK\_TXFIFOHEIE}}
\index{SDIO\_MASK\_TXFIFOHEIE@{SDIO\_MASK\_TXFIFOHEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXFIFOHEIE}{SDIO\_MASK\_TXFIFOHEIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Tx FIFO Half Empty interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}\label{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_MASK\_TXUNDERRIE@{SDIO\_MASK\_TXUNDERRIE}}
\index{SDIO\_MASK\_TXUNDERRIE@{SDIO\_MASK\_TXUNDERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_MASK\_TXUNDERRIE}{SDIO\_MASK\_TXUNDERRIE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Tx FIFO Under\+Run Error Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}\label{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL@{SDIO\_POWER\_PWRCTRL}}
\index{SDIO\_POWER\_PWRCTRL@{SDIO\_POWER\_PWRCTRL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_POWER\_PWRCTRL}{SDIO\_POWER\_PWRCTRL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03)}

PWRCTRL\mbox{[}1\+:0\mbox{]} bits (Power supply control bits) \Hypertarget{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}\label{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL\_0@{SDIO\_POWER\_PWRCTRL\_0}}
\index{SDIO\_POWER\_PWRCTRL\_0@{SDIO\_POWER\_PWRCTRL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_POWER\_PWRCTRL\_0}{SDIO\_POWER\_PWRCTRL\_0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}\label{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_POWER\_PWRCTRL\_1@{SDIO\_POWER\_PWRCTRL\_1}}
\index{SDIO\_POWER\_PWRCTRL\_1@{SDIO\_POWER\_PWRCTRL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_POWER\_PWRCTRL\_1}{SDIO\_POWER\_PWRCTRL\_1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}\label{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP0\_CARDSTATUS0@{SDIO\_RESP0\_CARDSTATUS0}}
\index{SDIO\_RESP0\_CARDSTATUS0@{SDIO\_RESP0\_CARDSTATUS0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP0\_CARDSTATUS0}{SDIO\_RESP0\_CARDSTATUS0}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}\label{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP1\_CARDSTATUS1@{SDIO\_RESP1\_CARDSTATUS1}}
\index{SDIO\_RESP1\_CARDSTATUS1@{SDIO\_RESP1\_CARDSTATUS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP1\_CARDSTATUS1}{SDIO\_RESP1\_CARDSTATUS1}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}\label{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP2\_CARDSTATUS2@{SDIO\_RESP2\_CARDSTATUS2}}
\index{SDIO\_RESP2\_CARDSTATUS2@{SDIO\_RESP2\_CARDSTATUS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP2\_CARDSTATUS2}{SDIO\_RESP2\_CARDSTATUS2}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}\label{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP3\_CARDSTATUS3@{SDIO\_RESP3\_CARDSTATUS3}}
\index{SDIO\_RESP3\_CARDSTATUS3@{SDIO\_RESP3\_CARDSTATUS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP3\_CARDSTATUS3}{SDIO\_RESP3\_CARDSTATUS3}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}\label{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESP4\_CARDSTATUS4@{SDIO\_RESP4\_CARDSTATUS4}}
\index{SDIO\_RESP4\_CARDSTATUS4@{SDIO\_RESP4\_CARDSTATUS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESP4\_CARDSTATUS4}{SDIO\_RESP4\_CARDSTATUS4}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Card Status \Hypertarget{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}\label{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_RESPCMD\_RESPCMD@{SDIO\_RESPCMD\_RESPCMD}}
\index{SDIO\_RESPCMD\_RESPCMD@{SDIO\_RESPCMD\_RESPCMD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_RESPCMD\_RESPCMD}{SDIO\_RESPCMD\_RESPCMD}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3F)}

Response command index \Hypertarget{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}\label{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CCRCFAIL@{SDIO\_STA\_CCRCFAIL}}
\index{SDIO\_STA\_CCRCFAIL@{SDIO\_STA\_CCRCFAIL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CCRCFAIL}{SDIO\_STA\_CCRCFAIL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Command response received (CRC check failed) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}\label{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CEATAEND@{SDIO\_STA\_CEATAEND}}
\index{SDIO\_STA\_CEATAEND@{SDIO\_STA\_CEATAEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CEATAEND}{SDIO\_STA\_CEATAEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CEATAEND~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

CE-\/\+ATA command completion signal received for CMD61 \Hypertarget{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}\label{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDACT@{SDIO\_STA\_CMDACT}}
\index{SDIO\_STA\_CMDACT@{SDIO\_STA\_CMDACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CMDACT}{SDIO\_STA\_CMDACT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDACT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Command transfer in progress ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}\label{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDREND@{SDIO\_STA\_CMDREND}}
\index{SDIO\_STA\_CMDREND@{SDIO\_STA\_CMDREND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CMDREND}{SDIO\_STA\_CMDREND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDREND~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Command response received (CRC check passed) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}\label{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CMDSENT@{SDIO\_STA\_CMDSENT}}
\index{SDIO\_STA\_CMDSENT@{SDIO\_STA\_CMDSENT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CMDSENT}{SDIO\_STA\_CMDSENT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CMDSENT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Command sent (no response required) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}\label{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_CTIMEOUT@{SDIO\_STA\_CTIMEOUT}}
\index{SDIO\_STA\_CTIMEOUT@{SDIO\_STA\_CTIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_CTIMEOUT}{SDIO\_STA\_CTIMEOUT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Command response timeout ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}\label{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DATAEND@{SDIO\_STA\_DATAEND}}
\index{SDIO\_STA\_DATAEND@{SDIO\_STA\_DATAEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DATAEND}{SDIO\_STA\_DATAEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DATAEND~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Data end (data counter, SDIDCOUNT, is zero) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}\label{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DBCKEND@{SDIO\_STA\_DBCKEND}}
\index{SDIO\_STA\_DBCKEND@{SDIO\_STA\_DBCKEND}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DBCKEND}{SDIO\_STA\_DBCKEND}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DBCKEND~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Data block sent/received (CRC check passed) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}\label{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DCRCFAIL@{SDIO\_STA\_DCRCFAIL}}
\index{SDIO\_STA\_DCRCFAIL@{SDIO\_STA\_DCRCFAIL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DCRCFAIL}{SDIO\_STA\_DCRCFAIL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Data block sent/received (CRC check failed) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}\label{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_DTIMEOUT@{SDIO\_STA\_DTIMEOUT}}
\index{SDIO\_STA\_DTIMEOUT@{SDIO\_STA\_DTIMEOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_DTIMEOUT}{SDIO\_STA\_DTIMEOUT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Data timeout ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}\label{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXACT@{SDIO\_STA\_RXACT}}
\index{SDIO\_STA\_RXACT@{SDIO\_STA\_RXACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXACT}{SDIO\_STA\_RXACT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXACT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Data receive in progress ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}\label{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXDAVL@{SDIO\_STA\_RXDAVL}}
\index{SDIO\_STA\_RXDAVL@{SDIO\_STA\_RXDAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXDAVL}{SDIO\_STA\_RXDAVL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXDAVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Data available in receive FIFO ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}\label{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOE@{SDIO\_STA\_RXFIFOE}}
\index{SDIO\_STA\_RXFIFOE@{SDIO\_STA\_RXFIFOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXFIFOE}{SDIO\_STA\_RXFIFOE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Receive FIFO empty ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}\label{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOF@{SDIO\_STA\_RXFIFOF}}
\index{SDIO\_STA\_RXFIFOF@{SDIO\_STA\_RXFIFOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXFIFOF}{SDIO\_STA\_RXFIFOF}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Receive FIFO full ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}\label{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXFIFOHF@{SDIO\_STA\_RXFIFOHF}}
\index{SDIO\_STA\_RXFIFOHF@{SDIO\_STA\_RXFIFOHF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXFIFOHF}{SDIO\_STA\_RXFIFOHF}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Receive FIFO Half Full\+: there are at least 8 words in the FIFO \Hypertarget{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}\label{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_RXOVERR@{SDIO\_STA\_RXOVERR}}
\index{SDIO\_STA\_RXOVERR@{SDIO\_STA\_RXOVERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_RXOVERR}{SDIO\_STA\_RXOVERR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+RXOVERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Received FIFO overrun error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}\label{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_SDIOIT@{SDIO\_STA\_SDIOIT}}
\index{SDIO\_STA\_SDIOIT@{SDIO\_STA\_SDIOIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_SDIOIT}{SDIO\_STA\_SDIOIT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+SDIOIT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

SDIO interrupt received ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}\label{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_STBITERR@{SDIO\_STA\_STBITERR}}
\index{SDIO\_STA\_STBITERR@{SDIO\_STA\_STBITERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_STBITERR}{SDIO\_STA\_STBITERR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+STBITERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Start bit not detected on all data signals in wide bus mode \Hypertarget{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}\label{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXACT@{SDIO\_STA\_TXACT}}
\index{SDIO\_STA\_TXACT@{SDIO\_STA\_TXACT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXACT}{SDIO\_STA\_TXACT}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXACT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Data transmit in progress ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}\label{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXDAVL@{SDIO\_STA\_TXDAVL}}
\index{SDIO\_STA\_TXDAVL@{SDIO\_STA\_TXDAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXDAVL}{SDIO\_STA\_TXDAVL}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXDAVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Data available in transmit FIFO ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}\label{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOE@{SDIO\_STA\_TXFIFOE}}
\index{SDIO\_STA\_TXFIFOE@{SDIO\_STA\_TXFIFOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXFIFOE}{SDIO\_STA\_TXFIFOE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Transmit FIFO empty ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}\label{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOF@{SDIO\_STA\_TXFIFOF}}
\index{SDIO\_STA\_TXFIFOF@{SDIO\_STA\_TXFIFOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXFIFOF}{SDIO\_STA\_TXFIFOF}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Transmit FIFO full ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}\label{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXFIFOHE@{SDIO\_STA\_TXFIFOHE}}
\index{SDIO\_STA\_TXFIFOHE@{SDIO\_STA\_TXFIFOHE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXFIFOHE}{SDIO\_STA\_TXFIFOHE}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Transmit FIFO Half Empty\+: at least 8 words can be written into the FIFO \Hypertarget{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}\label{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SDIO\_STA\_TXUNDERR@{SDIO\_STA\_TXUNDERR}}
\index{SDIO\_STA\_TXUNDERR@{SDIO\_STA\_TXUNDERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SDIO\_STA\_TXUNDERR}{SDIO\_STA\_TXUNDERR}}
{\footnotesize\ttfamily \#define SDIO\+\_\+\+STA\+\_\+\+TXUNDERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Transmit FIFO underrun error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}\label{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}}
\index{SPI\_CR1\_BIDIMODE@{SPI\_CR1\_BIDIMODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BIDIMODE}{SPI\_CR1\_BIDIMODE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIMODE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bidirectional data mode enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}\label{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}}
\index{SPI\_CR1\_BIDIOE@{SPI\_CR1\_BIDIOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BIDIOE}{SPI\_CR1\_BIDIOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BIDIOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Output enable in bidirectional mode \Hypertarget{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}\label{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR@{SPI\_CR1\_BR}}
\index{SPI\_CR1\_BR@{SPI\_CR1\_BR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR}{SPI\_CR1\_BR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000038)}

BR\mbox{[}2\+:0\mbox{]} bits (Baud Rate Control) \Hypertarget{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}\label{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_0@{SPI\_CR1\_BR\_0}}
\index{SPI\_CR1\_BR\_0@{SPI\_CR1\_BR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR\_0}{SPI\_CR1\_BR\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}\label{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_1@{SPI\_CR1\_BR\_1}}
\index{SPI\_CR1\_BR\_1@{SPI\_CR1\_BR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR\_1}{SPI\_CR1\_BR\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}\label{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_BR\_2@{SPI\_CR1\_BR\_2}}
\index{SPI\_CR1\_BR\_2@{SPI\_CR1\_BR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_BR\_2}{SPI\_CR1\_BR\_2}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}\label{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}}
\index{SPI\_CR1\_CPHA@{SPI\_CR1\_CPHA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CPHA}{SPI\_CR1\_CPHA}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPHA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Clock Phase ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}\label{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}}
\index{SPI\_CR1\_CPOL@{SPI\_CR1\_CPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CPOL}{SPI\_CR1\_CPOL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CPOL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Clock Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}\label{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}}
\index{SPI\_CR1\_CRCEN@{SPI\_CR1\_CRCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CRCEN}{SPI\_CR1\_CRCEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Hardware CRC calculation enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}\label{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}}
\index{SPI\_CR1\_CRCNEXT@{SPI\_CR1\_CRCNEXT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_CRCNEXT}{SPI\_CR1\_CRCNEXT}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+CRCNEXT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Transmit CRC next ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}\label{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_DFF@{SPI\_CR1\_DFF}}
\index{SPI\_CR1\_DFF@{SPI\_CR1\_DFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_DFF}{SPI\_CR1\_DFF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+DFF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Data Frame Format ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}\label{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}}
\index{SPI\_CR1\_LSBFIRST@{SPI\_CR1\_LSBFIRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_LSBFIRST}{SPI\_CR1\_LSBFIRST}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+LSBFIRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Frame Format ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}\label{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}}
\index{SPI\_CR1\_MSTR@{SPI\_CR1\_MSTR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_MSTR}{SPI\_CR1\_MSTR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+MSTR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Master Selection \Hypertarget{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}\label{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}}
\index{SPI\_CR1\_RXONLY@{SPI\_CR1\_RXONLY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_RXONLY}{SPI\_CR1\_RXONLY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+RXONLY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Receive only ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}\label{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SPE@{SPI\_CR1\_SPE}}
\index{SPI\_CR1\_SPE@{SPI\_CR1\_SPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_SPE}{SPI\_CR1\_SPE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SPE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

SPI Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}\label{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SSI@{SPI\_CR1\_SSI}}
\index{SPI\_CR1\_SSI@{SPI\_CR1\_SSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_SSI}{SPI\_CR1\_SSI}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Internal slave select ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}\label{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR1\_SSM@{SPI\_CR1\_SSM}}
\index{SPI\_CR1\_SSM@{SPI\_CR1\_SSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR1\_SSM}{SPI\_CR1\_SSM}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR1\+\_\+\+SSM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Software slave management ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}\label{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}}
\index{SPI\_CR2\_ERRIE@{SPI\_CR2\_ERRIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_ERRIE}{SPI\_CR2\_ERRIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+ERRIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Error Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}\label{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_FRF@{SPI\_CR2\_FRF}}
\index{SPI\_CR2\_FRF@{SPI\_CR2\_FRF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_FRF}{SPI\_CR2\_FRF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+FRF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Frame Format ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}\label{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}}
\index{SPI\_CR2\_RXDMAEN@{SPI\_CR2\_RXDMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_RXDMAEN}{SPI\_CR2\_RXDMAEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXDMAEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Rx Buffer DMA Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}\label{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}}
\index{SPI\_CR2\_RXNEIE@{SPI\_CR2\_RXNEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_RXNEIE}{SPI\_CR2\_RXNEIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+RXNEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

RX buffer Not Empty Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}\label{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}}
\index{SPI\_CR2\_SSOE@{SPI\_CR2\_SSOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_SSOE}{SPI\_CR2\_SSOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+SSOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

SS Output Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}\label{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}}
\index{SPI\_CR2\_TXDMAEN@{SPI\_CR2\_TXDMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_TXDMAEN}{SPI\_CR2\_TXDMAEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXDMAEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Tx Buffer DMA Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}\label{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}}
\index{SPI\_CR2\_TXEIE@{SPI\_CR2\_TXEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CR2\_TXEIE}{SPI\_CR2\_TXEIE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CR2\+\_\+\+TXEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Tx buffer Empty Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}\label{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_CRCPR\_CRCPOLY@{SPI\_CRCPR\_CRCPOLY}}
\index{SPI\_CRCPR\_CRCPOLY@{SPI\_CRCPR\_CRCPOLY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_CRCPR\_CRCPOLY}{SPI\_CRCPR\_CRCPOLY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

CRC polynomial register \Hypertarget{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}\label{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_DR\_DR@{SPI\_DR\_DR}}
\index{SPI\_DR\_DR@{SPI\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_DR\_DR}{SPI\_DR\_DR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+DR\+\_\+\+DR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Data Register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}\label{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_CHLEN@{SPI\_I2SCFGR\_CHLEN}}
\index{SPI\_I2SCFGR\_CHLEN@{SPI\_I2SCFGR\_CHLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_CHLEN}{SPI\_I2SCFGR\_CHLEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Channel length (number of bits per audio channel) \Hypertarget{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}\label{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_CKPOL@{SPI\_I2SCFGR\_CKPOL}}
\index{SPI\_I2SCFGR\_CKPOL@{SPI\_I2SCFGR\_CKPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_CKPOL}{SPI\_I2SCFGR\_CKPOL}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

steady state clock polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}\label{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN@{SPI\_I2SCFGR\_DATLEN}}
\index{SPI\_I2SCFGR\_DATLEN@{SPI\_I2SCFGR\_DATLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_DATLEN}{SPI\_I2SCFGR\_DATLEN}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000006)}

DATLEN\mbox{[}1\+:0\mbox{]} bits (Data length to be transferred) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}\label{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN\_0@{SPI\_I2SCFGR\_DATLEN\_0}}
\index{SPI\_I2SCFGR\_DATLEN\_0@{SPI\_I2SCFGR\_DATLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_DATLEN\_0}{SPI\_I2SCFGR\_DATLEN\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}\label{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_DATLEN\_1@{SPI\_I2SCFGR\_DATLEN\_1}}
\index{SPI\_I2SCFGR\_DATLEN\_1@{SPI\_I2SCFGR\_DATLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_DATLEN\_1}{SPI\_I2SCFGR\_DATLEN\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}\label{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG@{SPI\_I2SCFGR\_I2SCFG}}
\index{SPI\_I2SCFGR\_I2SCFG@{SPI\_I2SCFGR\_I2SCFG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SCFG}{SPI\_I2SCFGR\_I2SCFG}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000300)}

I2\+SCFG\mbox{[}1\+:0\mbox{]} bits (I2S configuration mode) \Hypertarget{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}\label{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG\_0@{SPI\_I2SCFGR\_I2SCFG\_0}}
\index{SPI\_I2SCFGR\_I2SCFG\_0@{SPI\_I2SCFGR\_I2SCFG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SCFG\_0}{SPI\_I2SCFGR\_I2SCFG\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}\label{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SCFG\_1@{SPI\_I2SCFGR\_I2SCFG\_1}}
\index{SPI\_I2SCFGR\_I2SCFG\_1@{SPI\_I2SCFGR\_I2SCFG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SCFG\_1}{SPI\_I2SCFGR\_I2SCFG\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}\label{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SE@{SPI\_I2SCFGR\_I2SE}}
\index{SPI\_I2SCFGR\_I2SE@{SPI\_I2SCFGR\_I2SE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SE}{SPI\_I2SCFGR\_I2SE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

I2S Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}\label{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SMOD@{SPI\_I2SCFGR\_I2SMOD}}
\index{SPI\_I2SCFGR\_I2SMOD@{SPI\_I2SCFGR\_I2SMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SMOD}{SPI\_I2SCFGR\_I2SMOD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

I2S mode selection \Hypertarget{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}\label{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD@{SPI\_I2SCFGR\_I2SSTD}}
\index{SPI\_I2SCFGR\_I2SSTD@{SPI\_I2SCFGR\_I2SSTD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SSTD}{SPI\_I2SCFGR\_I2SSTD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000030)}

I2\+SSTD\mbox{[}1\+:0\mbox{]} bits (I2S standard selection) \Hypertarget{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}\label{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD\_0@{SPI\_I2SCFGR\_I2SSTD\_0}}
\index{SPI\_I2SCFGR\_I2SSTD\_0@{SPI\_I2SCFGR\_I2SSTD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SSTD\_0}{SPI\_I2SCFGR\_I2SSTD\_0}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}\label{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_I2SSTD\_1@{SPI\_I2SCFGR\_I2SSTD\_1}}
\index{SPI\_I2SCFGR\_I2SSTD\_1@{SPI\_I2SCFGR\_I2SSTD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_I2SSTD\_1}{SPI\_I2SCFGR\_I2SSTD\_1}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}\label{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SCFGR\_PCMSYNC@{SPI\_I2SCFGR\_PCMSYNC}}
\index{SPI\_I2SCFGR\_PCMSYNC@{SPI\_I2SCFGR\_PCMSYNC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SCFGR\_PCMSYNC}{SPI\_I2SCFGR\_PCMSYNC}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

PCM frame synchronization ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}\label{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_I2SDIV@{SPI\_I2SPR\_I2SDIV}}
\index{SPI\_I2SPR\_I2SDIV@{SPI\_I2SPR\_I2SDIV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SPR\_I2SDIV}{SPI\_I2SPR\_I2SDIV}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000000\+FF)}

I2S Linear prescaler ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}\label{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_MCKOE@{SPI\_I2SPR\_MCKOE}}
\index{SPI\_I2SPR\_MCKOE@{SPI\_I2SPR\_MCKOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SPR\_MCKOE}{SPI\_I2SPR\_MCKOE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Master Clock Output Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}\label{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_I2SPR\_ODD@{SPI\_I2SPR\_ODD}}
\index{SPI\_I2SPR\_ODD@{SPI\_I2SPR\_ODD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_I2SPR\_ODD}{SPI\_I2SPR\_ODD}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+I2\+SPR\+\_\+\+ODD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Odd factor for the prescaler \Hypertarget{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}\label{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_RXCRCR\_RXCRC@{SPI\_RXCRCR\_RXCRC}}
\index{SPI\_RXCRCR\_RXCRC@{SPI\_RXCRCR\_RXCRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_RXCRCR\_RXCRC}{SPI\_RXCRCR\_RXCRC}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Rx CRC Register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}\label{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_BSY@{SPI\_SR\_BSY}}
\index{SPI\_SR\_BSY@{SPI\_SR\_BSY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_BSY}{SPI\_SR\_BSY}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+BSY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Busy flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}\label{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}}
\index{SPI\_SR\_CHSIDE@{SPI\_SR\_CHSIDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_CHSIDE}{SPI\_SR\_CHSIDE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CHSIDE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Channel side ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}\label{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}}
\index{SPI\_SR\_CRCERR@{SPI\_SR\_CRCERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_CRCERR}{SPI\_SR\_CRCERR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+CRCERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

CRC Error flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}\label{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_FRE@{SPI\_SR\_FRE}}
\index{SPI\_SR\_FRE@{SPI\_SR\_FRE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_FRE}{SPI\_SR\_FRE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+FRE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Frame format error flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}\label{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_MODF@{SPI\_SR\_MODF}}
\index{SPI\_SR\_MODF@{SPI\_SR\_MODF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_MODF}{SPI\_SR\_MODF}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+MODF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Mode fault ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}\label{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_OVR@{SPI\_SR\_OVR}}
\index{SPI\_SR\_OVR@{SPI\_SR\_OVR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_OVR}{SPI\_SR\_OVR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+OVR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Overrun flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}\label{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_RXNE@{SPI\_SR\_RXNE}}
\index{SPI\_SR\_RXNE@{SPI\_SR\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_RXNE}{SPI\_SR\_RXNE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+RXNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Receive buffer Not Empty \Hypertarget{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}\label{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_TXE@{SPI\_SR\_TXE}}
\index{SPI\_SR\_TXE@{SPI\_SR\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_TXE}{SPI\_SR\_TXE}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+TXE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Transmit buffer Empty ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}\label{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_SR\_UDR@{SPI\_SR\_UDR}}
\index{SPI\_SR\_UDR@{SPI\_SR\_UDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_SR\_UDR}{SPI\_SR\_UDR}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+SR\+\_\+\+UDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Underrun flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}\label{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SPI\_TXCRCR\_TXCRC@{SPI\_TXCRCR\_TXCRC}}
\index{SPI\_TXCRCR\_TXCRC@{SPI\_TXCRCR\_TXCRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SPI\_TXCRCR\_TXCRC}{SPI\_TXCRCR\_TXCRC}}
{\footnotesize\ttfamily \#define SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Tx CRC Register ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}\label{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_CMPCR\_CMP\_PD@{SYSCFG\_CMPCR\_CMP\_PD}}
\index{SYSCFG\_CMPCR\_CMP\_PD@{SYSCFG\_CMPCR\_CMP\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_CMPCR\_CMP\_PD}{SYSCFG\_CMPCR\_CMP\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Compensation cell ready flag \Hypertarget{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}\label{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_CMPCR\_READY@{SYSCFG\_CMPCR\_READY}}
\index{SYSCFG\_CMPCR\_READY@{SYSCFG\_CMPCR\_READY}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_CMPCR\_READY}{SYSCFG\_CMPCR\_READY}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+CMPCR\+\_\+\+READY~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Compensation cell power-\/down \Hypertarget{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}\label{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0@{SYSCFG\_EXTICR1\_EXTI0}}
\index{SYSCFG\_EXTICR1\_EXTI0@{SYSCFG\_EXTICR1\_EXTI0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0}{SYSCFG\_EXTICR1\_EXTI0}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)}

EXTI 0 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}\label{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PA@{SYSCFG\_EXTICR1\_EXTI0\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PA@{SYSCFG\_EXTICR1\_EXTI0\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0\_PA}{SYSCFG\_EXTICR1\_EXTI0\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI0 configuration ~\newline
 

PA\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}\label{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PB@{SYSCFG\_EXTICR1\_EXTI0\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PB@{SYSCFG\_EXTICR1\_EXTI0\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0\_PB}{SYSCFG\_EXTICR1\_EXTI0\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

PB\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}\label{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PC@{SYSCFG\_EXTICR1\_EXTI0\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PC@{SYSCFG\_EXTICR1\_EXTI0\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0\_PC}{SYSCFG\_EXTICR1\_EXTI0\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

PC\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}\label{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PD@{SYSCFG\_EXTICR1\_EXTI0\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PD@{SYSCFG\_EXTICR1\_EXTI0\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0\_PD}{SYSCFG\_EXTICR1\_EXTI0\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)}

PD\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}\label{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PE@{SYSCFG\_EXTICR1\_EXTI0\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PE@{SYSCFG\_EXTICR1\_EXTI0\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0\_PE}{SYSCFG\_EXTICR1\_EXTI0\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

PE\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}\label{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI0\_PH@{SYSCFG\_EXTICR1\_EXTI0\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI0\_PH@{SYSCFG\_EXTICR1\_EXTI0\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI0\_PH}{SYSCFG\_EXTICR1\_EXTI0\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)}

PH\mbox{[}0\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}\label{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1@{SYSCFG\_EXTICR1\_EXTI1}}
\index{SYSCFG\_EXTICR1\_EXTI1@{SYSCFG\_EXTICR1\_EXTI1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1}{SYSCFG\_EXTICR1\_EXTI1}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

EXTI 1 configuration \Hypertarget{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}\label{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PA@{SYSCFG\_EXTICR1\_EXTI1\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PA@{SYSCFG\_EXTICR1\_EXTI1\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1\_PA}{SYSCFG\_EXTICR1\_EXTI1\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI1 configuration ~\newline
 

PA\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}\label{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PB@{SYSCFG\_EXTICR1\_EXTI1\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PB@{SYSCFG\_EXTICR1\_EXTI1\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1\_PB}{SYSCFG\_EXTICR1\_EXTI1\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

PB\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}\label{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PC@{SYSCFG\_EXTICR1\_EXTI1\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PC@{SYSCFG\_EXTICR1\_EXTI1\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1\_PC}{SYSCFG\_EXTICR1\_EXTI1\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

PC\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}\label{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PD@{SYSCFG\_EXTICR1\_EXTI1\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PD@{SYSCFG\_EXTICR1\_EXTI1\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1\_PD}{SYSCFG\_EXTICR1\_EXTI1\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)}

PD\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}\label{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PE@{SYSCFG\_EXTICR1\_EXTI1\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PE@{SYSCFG\_EXTICR1\_EXTI1\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1\_PE}{SYSCFG\_EXTICR1\_EXTI1\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

PE\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}\label{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI1\_PH@{SYSCFG\_EXTICR1\_EXTI1\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI1\_PH@{SYSCFG\_EXTICR1\_EXTI1\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI1\_PH}{SYSCFG\_EXTICR1\_EXTI1\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

PH\mbox{[}1\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}\label{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2@{SYSCFG\_EXTICR1\_EXTI2}}
\index{SYSCFG\_EXTICR1\_EXTI2@{SYSCFG\_EXTICR1\_EXTI2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2}{SYSCFG\_EXTICR1\_EXTI2}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)}

EXTI 2 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}\label{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PA@{SYSCFG\_EXTICR1\_EXTI2\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PA@{SYSCFG\_EXTICR1\_EXTI2\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2\_PA}{SYSCFG\_EXTICR1\_EXTI2\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI2 configuration ~\newline
 

PA\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}\label{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PB@{SYSCFG\_EXTICR1\_EXTI2\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PB@{SYSCFG\_EXTICR1\_EXTI2\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2\_PB}{SYSCFG\_EXTICR1\_EXTI2\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

PB\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}\label{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PC@{SYSCFG\_EXTICR1\_EXTI2\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PC@{SYSCFG\_EXTICR1\_EXTI2\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2\_PC}{SYSCFG\_EXTICR1\_EXTI2\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

PC\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}\label{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PD@{SYSCFG\_EXTICR1\_EXTI2\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PD@{SYSCFG\_EXTICR1\_EXTI2\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2\_PD}{SYSCFG\_EXTICR1\_EXTI2\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

PD\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}\label{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PE@{SYSCFG\_EXTICR1\_EXTI2\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PE@{SYSCFG\_EXTICR1\_EXTI2\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2\_PE}{SYSCFG\_EXTICR1\_EXTI2\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

PE\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}\label{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI2\_PH@{SYSCFG\_EXTICR1\_EXTI2\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI2\_PH@{SYSCFG\_EXTICR1\_EXTI2\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI2\_PH}{SYSCFG\_EXTICR1\_EXTI2\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)}

PH\mbox{[}2\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}\label{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3@{SYSCFG\_EXTICR1\_EXTI3}}
\index{SYSCFG\_EXTICR1\_EXTI3@{SYSCFG\_EXTICR1\_EXTI3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3}{SYSCFG\_EXTICR1\_EXTI3}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)}

EXTI 3 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}\label{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PA@{SYSCFG\_EXTICR1\_EXTI3\_PA}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PA@{SYSCFG\_EXTICR1\_EXTI3\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3\_PA}{SYSCFG\_EXTICR1\_EXTI3\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI3 configuration ~\newline
 

PA\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}\label{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PB@{SYSCFG\_EXTICR1\_EXTI3\_PB}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PB@{SYSCFG\_EXTICR1\_EXTI3\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3\_PB}{SYSCFG\_EXTICR1\_EXTI3\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

PB\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}\label{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PC@{SYSCFG\_EXTICR1\_EXTI3\_PC}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PC@{SYSCFG\_EXTICR1\_EXTI3\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3\_PC}{SYSCFG\_EXTICR1\_EXTI3\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

PC\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}\label{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PD@{SYSCFG\_EXTICR1\_EXTI3\_PD}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PD@{SYSCFG\_EXTICR1\_EXTI3\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3\_PD}{SYSCFG\_EXTICR1\_EXTI3\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)}

PD\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}\label{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PE@{SYSCFG\_EXTICR1\_EXTI3\_PE}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PE@{SYSCFG\_EXTICR1\_EXTI3\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3\_PE}{SYSCFG\_EXTICR1\_EXTI3\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

PE\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}\label{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR1\_EXTI3\_PH@{SYSCFG\_EXTICR1\_EXTI3\_PH}}
\index{SYSCFG\_EXTICR1\_EXTI3\_PH@{SYSCFG\_EXTICR1\_EXTI3\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR1\_EXTI3\_PH}{SYSCFG\_EXTICR1\_EXTI3\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)}

PH\mbox{[}3\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}\label{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4@{SYSCFG\_EXTICR2\_EXTI4}}
\index{SYSCFG\_EXTICR2\_EXTI4@{SYSCFG\_EXTICR2\_EXTI4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4}{SYSCFG\_EXTICR2\_EXTI4}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)}

EXTI 4 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}\label{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PA@{SYSCFG\_EXTICR2\_EXTI4\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PA@{SYSCFG\_EXTICR2\_EXTI4\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4\_PA}{SYSCFG\_EXTICR2\_EXTI4\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI4 configuration ~\newline
 

PA\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}\label{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PB@{SYSCFG\_EXTICR2\_EXTI4\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PB@{SYSCFG\_EXTICR2\_EXTI4\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4\_PB}{SYSCFG\_EXTICR2\_EXTI4\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

PB\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}\label{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PC@{SYSCFG\_EXTICR2\_EXTI4\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PC@{SYSCFG\_EXTICR2\_EXTI4\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4\_PC}{SYSCFG\_EXTICR2\_EXTI4\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

PC\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}\label{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PD@{SYSCFG\_EXTICR2\_EXTI4\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PD@{SYSCFG\_EXTICR2\_EXTI4\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4\_PD}{SYSCFG\_EXTICR2\_EXTI4\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)}

PD\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}\label{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PE@{SYSCFG\_EXTICR2\_EXTI4\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PE@{SYSCFG\_EXTICR2\_EXTI4\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4\_PE}{SYSCFG\_EXTICR2\_EXTI4\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

PE\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}\label{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI4\_PH@{SYSCFG\_EXTICR2\_EXTI4\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI4\_PH@{SYSCFG\_EXTICR2\_EXTI4\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI4\_PH}{SYSCFG\_EXTICR2\_EXTI4\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)}

PH\mbox{[}4\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}\label{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5@{SYSCFG\_EXTICR2\_EXTI5}}
\index{SYSCFG\_EXTICR2\_EXTI5@{SYSCFG\_EXTICR2\_EXTI5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5}{SYSCFG\_EXTICR2\_EXTI5}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

EXTI 5 configuration \Hypertarget{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}\label{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PA@{SYSCFG\_EXTICR2\_EXTI5\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PA@{SYSCFG\_EXTICR2\_EXTI5\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5\_PA}{SYSCFG\_EXTICR2\_EXTI5\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI5 configuration ~\newline
 

PA\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}\label{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PB@{SYSCFG\_EXTICR2\_EXTI5\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PB@{SYSCFG\_EXTICR2\_EXTI5\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5\_PB}{SYSCFG\_EXTICR2\_EXTI5\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

PB\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}\label{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PC@{SYSCFG\_EXTICR2\_EXTI5\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PC@{SYSCFG\_EXTICR2\_EXTI5\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5\_PC}{SYSCFG\_EXTICR2\_EXTI5\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

PC\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}\label{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PD@{SYSCFG\_EXTICR2\_EXTI5\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PD@{SYSCFG\_EXTICR2\_EXTI5\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5\_PD}{SYSCFG\_EXTICR2\_EXTI5\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)}

PD\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}\label{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PE@{SYSCFG\_EXTICR2\_EXTI5\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PE@{SYSCFG\_EXTICR2\_EXTI5\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5\_PE}{SYSCFG\_EXTICR2\_EXTI5\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

PE\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}\label{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI5\_PH@{SYSCFG\_EXTICR2\_EXTI5\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI5\_PH@{SYSCFG\_EXTICR2\_EXTI5\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI5\_PH}{SYSCFG\_EXTICR2\_EXTI5\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

PH\mbox{[}5\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}\label{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6@{SYSCFG\_EXTICR2\_EXTI6}}
\index{SYSCFG\_EXTICR2\_EXTI6@{SYSCFG\_EXTICR2\_EXTI6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6}{SYSCFG\_EXTICR2\_EXTI6}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)}

EXTI 6 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}\label{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PA@{SYSCFG\_EXTICR2\_EXTI6\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PA@{SYSCFG\_EXTICR2\_EXTI6\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6\_PA}{SYSCFG\_EXTICR2\_EXTI6\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI6 configuration ~\newline
 

PA\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}\label{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PB@{SYSCFG\_EXTICR2\_EXTI6\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PB@{SYSCFG\_EXTICR2\_EXTI6\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6\_PB}{SYSCFG\_EXTICR2\_EXTI6\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

PB\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}\label{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PC@{SYSCFG\_EXTICR2\_EXTI6\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PC@{SYSCFG\_EXTICR2\_EXTI6\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6\_PC}{SYSCFG\_EXTICR2\_EXTI6\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

PC\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}\label{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PD@{SYSCFG\_EXTICR2\_EXTI6\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PD@{SYSCFG\_EXTICR2\_EXTI6\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6\_PD}{SYSCFG\_EXTICR2\_EXTI6\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

PD\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}\label{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PE@{SYSCFG\_EXTICR2\_EXTI6\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PE@{SYSCFG\_EXTICR2\_EXTI6\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6\_PE}{SYSCFG\_EXTICR2\_EXTI6\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

PE\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}\label{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI6\_PH@{SYSCFG\_EXTICR2\_EXTI6\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI6\_PH@{SYSCFG\_EXTICR2\_EXTI6\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI6\_PH}{SYSCFG\_EXTICR2\_EXTI6\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)}

PH\mbox{[}6\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}\label{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7@{SYSCFG\_EXTICR2\_EXTI7}}
\index{SYSCFG\_EXTICR2\_EXTI7@{SYSCFG\_EXTICR2\_EXTI7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7}{SYSCFG\_EXTICR2\_EXTI7}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)}

EXTI 7 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}\label{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PA@{SYSCFG\_EXTICR2\_EXTI7\_PA}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PA@{SYSCFG\_EXTICR2\_EXTI7\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7\_PA}{SYSCFG\_EXTICR2\_EXTI7\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI7 configuration ~\newline
 

PA\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}\label{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PB@{SYSCFG\_EXTICR2\_EXTI7\_PB}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PB@{SYSCFG\_EXTICR2\_EXTI7\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7\_PB}{SYSCFG\_EXTICR2\_EXTI7\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

PB\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}\label{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PC@{SYSCFG\_EXTICR2\_EXTI7\_PC}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PC@{SYSCFG\_EXTICR2\_EXTI7\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7\_PC}{SYSCFG\_EXTICR2\_EXTI7\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

PC\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}\label{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PD@{SYSCFG\_EXTICR2\_EXTI7\_PD}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PD@{SYSCFG\_EXTICR2\_EXTI7\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7\_PD}{SYSCFG\_EXTICR2\_EXTI7\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)}

PD\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}\label{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PE@{SYSCFG\_EXTICR2\_EXTI7\_PE}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PE@{SYSCFG\_EXTICR2\_EXTI7\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7\_PE}{SYSCFG\_EXTICR2\_EXTI7\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

PE\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}\label{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR2\_EXTI7\_PH@{SYSCFG\_EXTICR2\_EXTI7\_PH}}
\index{SYSCFG\_EXTICR2\_EXTI7\_PH@{SYSCFG\_EXTICR2\_EXTI7\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR2\_EXTI7\_PH}{SYSCFG\_EXTICR2\_EXTI7\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)}

PH\mbox{[}7\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}\label{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10@{SYSCFG\_EXTICR3\_EXTI10}}
\index{SYSCFG\_EXTICR3\_EXTI10@{SYSCFG\_EXTICR3\_EXTI10}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10}{SYSCFG\_EXTICR3\_EXTI10}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)}

EXTI 10 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}\label{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PA@{SYSCFG\_EXTICR3\_EXTI10\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PA@{SYSCFG\_EXTICR3\_EXTI10\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10\_PA}{SYSCFG\_EXTICR3\_EXTI10\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI10 configuration ~\newline
 

PA\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}\label{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PB@{SYSCFG\_EXTICR3\_EXTI10\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PB@{SYSCFG\_EXTICR3\_EXTI10\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10\_PB}{SYSCFG\_EXTICR3\_EXTI10\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

PB\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}\label{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PC@{SYSCFG\_EXTICR3\_EXTI10\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PC@{SYSCFG\_EXTICR3\_EXTI10\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10\_PC}{SYSCFG\_EXTICR3\_EXTI10\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

PC\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}\label{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PD@{SYSCFG\_EXTICR3\_EXTI10\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PD@{SYSCFG\_EXTICR3\_EXTI10\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10\_PD}{SYSCFG\_EXTICR3\_EXTI10\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

PD\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}\label{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PE@{SYSCFG\_EXTICR3\_EXTI10\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PE@{SYSCFG\_EXTICR3\_EXTI10\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10\_PE}{SYSCFG\_EXTICR3\_EXTI10\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

PE\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}\label{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI10\_PH@{SYSCFG\_EXTICR3\_EXTI10\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI10\_PH@{SYSCFG\_EXTICR3\_EXTI10\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI10\_PH}{SYSCFG\_EXTICR3\_EXTI10\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)}

PH\mbox{[}10\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}\label{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11@{SYSCFG\_EXTICR3\_EXTI11}}
\index{SYSCFG\_EXTICR3\_EXTI11@{SYSCFG\_EXTICR3\_EXTI11}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11}{SYSCFG\_EXTICR3\_EXTI11}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)}

EXTI 11 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}\label{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PA@{SYSCFG\_EXTICR3\_EXTI11\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PA@{SYSCFG\_EXTICR3\_EXTI11\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11\_PA}{SYSCFG\_EXTICR3\_EXTI11\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI11 configuration ~\newline
 

PA\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}\label{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PB@{SYSCFG\_EXTICR3\_EXTI11\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PB@{SYSCFG\_EXTICR3\_EXTI11\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11\_PB}{SYSCFG\_EXTICR3\_EXTI11\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

PB\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}\label{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PC@{SYSCFG\_EXTICR3\_EXTI11\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PC@{SYSCFG\_EXTICR3\_EXTI11\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11\_PC}{SYSCFG\_EXTICR3\_EXTI11\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

PC\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}\label{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PD@{SYSCFG\_EXTICR3\_EXTI11\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PD@{SYSCFG\_EXTICR3\_EXTI11\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11\_PD}{SYSCFG\_EXTICR3\_EXTI11\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)}

PD\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}\label{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PE@{SYSCFG\_EXTICR3\_EXTI11\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PE@{SYSCFG\_EXTICR3\_EXTI11\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11\_PE}{SYSCFG\_EXTICR3\_EXTI11\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

PE\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}\label{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI11\_PH@{SYSCFG\_EXTICR3\_EXTI11\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI11\_PH@{SYSCFG\_EXTICR3\_EXTI11\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI11\_PH}{SYSCFG\_EXTICR3\_EXTI11\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)}

PH\mbox{[}11\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}\label{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8@{SYSCFG\_EXTICR3\_EXTI8}}
\index{SYSCFG\_EXTICR3\_EXTI8@{SYSCFG\_EXTICR3\_EXTI8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8}{SYSCFG\_EXTICR3\_EXTI8}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)}

EXTI 8 configuration \Hypertarget{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}\label{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PA@{SYSCFG\_EXTICR3\_EXTI8\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PA@{SYSCFG\_EXTICR3\_EXTI8\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8\_PA}{SYSCFG\_EXTICR3\_EXTI8\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI8 configuration ~\newline
 

PA\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}\label{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PB@{SYSCFG\_EXTICR3\_EXTI8\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PB@{SYSCFG\_EXTICR3\_EXTI8\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8\_PB}{SYSCFG\_EXTICR3\_EXTI8\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

PB\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}\label{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PC@{SYSCFG\_EXTICR3\_EXTI8\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PC@{SYSCFG\_EXTICR3\_EXTI8\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8\_PC}{SYSCFG\_EXTICR3\_EXTI8\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

PC\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}\label{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PD@{SYSCFG\_EXTICR3\_EXTI8\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PD@{SYSCFG\_EXTICR3\_EXTI8\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8\_PD}{SYSCFG\_EXTICR3\_EXTI8\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)}

PD\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}\label{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PE@{SYSCFG\_EXTICR3\_EXTI8\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PE@{SYSCFG\_EXTICR3\_EXTI8\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8\_PE}{SYSCFG\_EXTICR3\_EXTI8\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

PE\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}\label{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI8\_PH@{SYSCFG\_EXTICR3\_EXTI8\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI8\_PH@{SYSCFG\_EXTICR3\_EXTI8\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI8\_PH}{SYSCFG\_EXTICR3\_EXTI8\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)}

PH\mbox{[}8\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}\label{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9@{SYSCFG\_EXTICR3\_EXTI9}}
\index{SYSCFG\_EXTICR3\_EXTI9@{SYSCFG\_EXTICR3\_EXTI9}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9}{SYSCFG\_EXTICR3\_EXTI9}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

EXTI 9 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}\label{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PA@{SYSCFG\_EXTICR3\_EXTI9\_PA}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PA@{SYSCFG\_EXTICR3\_EXTI9\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9\_PA}{SYSCFG\_EXTICR3\_EXTI9\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI9 configuration ~\newline
 

PA\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}\label{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PB@{SYSCFG\_EXTICR3\_EXTI9\_PB}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PB@{SYSCFG\_EXTICR3\_EXTI9\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9\_PB}{SYSCFG\_EXTICR3\_EXTI9\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

PB\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}\label{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PC@{SYSCFG\_EXTICR3\_EXTI9\_PC}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PC@{SYSCFG\_EXTICR3\_EXTI9\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9\_PC}{SYSCFG\_EXTICR3\_EXTI9\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

PC\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}\label{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PD@{SYSCFG\_EXTICR3\_EXTI9\_PD}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PD@{SYSCFG\_EXTICR3\_EXTI9\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9\_PD}{SYSCFG\_EXTICR3\_EXTI9\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)}

PD\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}\label{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PE@{SYSCFG\_EXTICR3\_EXTI9\_PE}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PE@{SYSCFG\_EXTICR3\_EXTI9\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9\_PE}{SYSCFG\_EXTICR3\_EXTI9\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

PE\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}\label{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR3\_EXTI9\_PH@{SYSCFG\_EXTICR3\_EXTI9\_PH}}
\index{SYSCFG\_EXTICR3\_EXTI9\_PH@{SYSCFG\_EXTICR3\_EXTI9\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR3\_EXTI9\_PH}{SYSCFG\_EXTICR3\_EXTI9\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

PH\mbox{[}9\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}\label{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12@{SYSCFG\_EXTICR4\_EXTI12}}
\index{SYSCFG\_EXTICR4\_EXTI12@{SYSCFG\_EXTICR4\_EXTI12}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12}{SYSCFG\_EXTICR4\_EXTI12}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)}

EXTI 12 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}\label{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PA@{SYSCFG\_EXTICR4\_EXTI12\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PA@{SYSCFG\_EXTICR4\_EXTI12\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12\_PA}{SYSCFG\_EXTICR4\_EXTI12\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI12 configuration ~\newline
 

PA\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}\label{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PB@{SYSCFG\_EXTICR4\_EXTI12\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PB@{SYSCFG\_EXTICR4\_EXTI12\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12\_PB}{SYSCFG\_EXTICR4\_EXTI12\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

PB\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}\label{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PC@{SYSCFG\_EXTICR4\_EXTI12\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PC@{SYSCFG\_EXTICR4\_EXTI12\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12\_PC}{SYSCFG\_EXTICR4\_EXTI12\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

PC\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}\label{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PD@{SYSCFG\_EXTICR4\_EXTI12\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PD@{SYSCFG\_EXTICR4\_EXTI12\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12\_PD}{SYSCFG\_EXTICR4\_EXTI12\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)}

PD\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}\label{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PE@{SYSCFG\_EXTICR4\_EXTI12\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PE@{SYSCFG\_EXTICR4\_EXTI12\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12\_PE}{SYSCFG\_EXTICR4\_EXTI12\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

PE\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}\label{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI12\_PH@{SYSCFG\_EXTICR4\_EXTI12\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI12\_PH@{SYSCFG\_EXTICR4\_EXTI12\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI12\_PH}{SYSCFG\_EXTICR4\_EXTI12\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)}

PH\mbox{[}12\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}\label{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13@{SYSCFG\_EXTICR4\_EXTI13}}
\index{SYSCFG\_EXTICR4\_EXTI13@{SYSCFG\_EXTICR4\_EXTI13}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13}{SYSCFG\_EXTICR4\_EXTI13}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

EXTI 13 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}\label{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PA@{SYSCFG\_EXTICR4\_EXTI13\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PA@{SYSCFG\_EXTICR4\_EXTI13\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13\_PA}{SYSCFG\_EXTICR4\_EXTI13\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI13 configuration ~\newline
 

PA\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}\label{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PB@{SYSCFG\_EXTICR4\_EXTI13\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PB@{SYSCFG\_EXTICR4\_EXTI13\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13\_PB}{SYSCFG\_EXTICR4\_EXTI13\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

PB\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}\label{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PC@{SYSCFG\_EXTICR4\_EXTI13\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PC@{SYSCFG\_EXTICR4\_EXTI13\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13\_PC}{SYSCFG\_EXTICR4\_EXTI13\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

PC\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}\label{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PD@{SYSCFG\_EXTICR4\_EXTI13\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PD@{SYSCFG\_EXTICR4\_EXTI13\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13\_PD}{SYSCFG\_EXTICR4\_EXTI13\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0030)}

PD\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}\label{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PE@{SYSCFG\_EXTICR4\_EXTI13\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PE@{SYSCFG\_EXTICR4\_EXTI13\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13\_PE}{SYSCFG\_EXTICR4\_EXTI13\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

PE\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}\label{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI13\_PH@{SYSCFG\_EXTICR4\_EXTI13\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI13\_PH@{SYSCFG\_EXTICR4\_EXTI13\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI13\_PH}{SYSCFG\_EXTICR4\_EXTI13\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

PH\mbox{[}13\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}\label{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14@{SYSCFG\_EXTICR4\_EXTI14}}
\index{SYSCFG\_EXTICR4\_EXTI14@{SYSCFG\_EXTICR4\_EXTI14}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14}{SYSCFG\_EXTICR4\_EXTI14}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)}

EXTI 14 configuration \Hypertarget{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}\label{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PA@{SYSCFG\_EXTICR4\_EXTI14\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PA@{SYSCFG\_EXTICR4\_EXTI14\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14\_PA}{SYSCFG\_EXTICR4\_EXTI14\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI14 configuration ~\newline
 

PA\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}\label{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PB@{SYSCFG\_EXTICR4\_EXTI14\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PB@{SYSCFG\_EXTICR4\_EXTI14\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14\_PB}{SYSCFG\_EXTICR4\_EXTI14\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

PB\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}\label{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PC@{SYSCFG\_EXTICR4\_EXTI14\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PC@{SYSCFG\_EXTICR4\_EXTI14\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14\_PC}{SYSCFG\_EXTICR4\_EXTI14\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

PC\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}\label{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PD@{SYSCFG\_EXTICR4\_EXTI14\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PD@{SYSCFG\_EXTICR4\_EXTI14\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14\_PD}{SYSCFG\_EXTICR4\_EXTI14\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

PD\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}\label{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PE@{SYSCFG\_EXTICR4\_EXTI14\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PE@{SYSCFG\_EXTICR4\_EXTI14\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14\_PE}{SYSCFG\_EXTICR4\_EXTI14\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

PE\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}\label{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI14\_PH@{SYSCFG\_EXTICR4\_EXTI14\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI14\_PH@{SYSCFG\_EXTICR4\_EXTI14\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI14\_PH}{SYSCFG\_EXTICR4\_EXTI14\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0700)}

PH\mbox{[}14\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}\label{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15@{SYSCFG\_EXTICR4\_EXTI15}}
\index{SYSCFG\_EXTICR4\_EXTI15@{SYSCFG\_EXTICR4\_EXTI15}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15}{SYSCFG\_EXTICR4\_EXTI15}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)}

EXTI 15 configuration \Hypertarget{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}\label{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PA@{SYSCFG\_EXTICR4\_EXTI15\_PA}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PA@{SYSCFG\_EXTICR4\_EXTI15\_PA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15\_PA}{SYSCFG\_EXTICR4\_EXTI15\_PA}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000)}



EXTI15 configuration ~\newline
 

PA\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}\label{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PB@{SYSCFG\_EXTICR4\_EXTI15\_PB}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PB@{SYSCFG\_EXTICR4\_EXTI15\_PB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15\_PB}{SYSCFG\_EXTICR4\_EXTI15\_PB}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

PB\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}\label{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PC@{SYSCFG\_EXTICR4\_EXTI15\_PC}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PC@{SYSCFG\_EXTICR4\_EXTI15\_PC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15\_PC}{SYSCFG\_EXTICR4\_EXTI15\_PC}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

PC\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}\label{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PD@{SYSCFG\_EXTICR4\_EXTI15\_PD}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PD@{SYSCFG\_EXTICR4\_EXTI15\_PD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15\_PD}{SYSCFG\_EXTICR4\_EXTI15\_PD}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)}

PD\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}\label{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PE@{SYSCFG\_EXTICR4\_EXTI15\_PE}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PE@{SYSCFG\_EXTICR4\_EXTI15\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15\_PE}{SYSCFG\_EXTICR4\_EXTI15\_PE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

PE\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}\label{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_EXTICR4\_EXTI15\_PH@{SYSCFG\_EXTICR4\_EXTI15\_PH}}
\index{SYSCFG\_EXTICR4\_EXTI15\_PH@{SYSCFG\_EXTICR4\_EXTI15\_PH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_EXTICR4\_EXTI15\_PH}{SYSCFG\_EXTICR4\_EXTI15\_PH}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)}

PH\mbox{[}15\mbox{]} pin \Hypertarget{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}\label{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE@{SYSCFG\_MEMRMP\_MEM\_MODE}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE@{SYSCFG\_MEMRMP\_MEM\_MODE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_MEMRMP\_MEM\_MODE}{SYSCFG\_MEMRMP\_MEM\_MODE}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)}

SYSCFG\+\_\+\+Memory Remap Config \Hypertarget{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}\label{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE\_0@{SYSCFG\_MEMRMP\_MEM\_MODE\_0}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE\_0@{SYSCFG\_MEMRMP\_MEM\_MODE\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_MEMRMP\_MEM\_MODE\_0}{SYSCFG\_MEMRMP\_MEM\_MODE\_0}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

\Hypertarget{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}\label{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE\_1@{SYSCFG\_MEMRMP\_MEM\_MODE\_1}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE\_1@{SYSCFG\_MEMRMP\_MEM\_MODE\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_MEMRMP\_MEM\_MODE\_1}{SYSCFG\_MEMRMP\_MEM\_MODE\_1}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

\Hypertarget{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}\label{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_MEMRMP\_MEM\_MODE\_2@{SYSCFG\_MEMRMP\_MEM\_MODE\_2}}
\index{SYSCFG\_MEMRMP\_MEM\_MODE\_2@{SYSCFG\_MEMRMP\_MEM\_MODE\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_MEMRMP\_MEM\_MODE\_2}{SYSCFG\_MEMRMP\_MEM\_MODE\_2}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

\Hypertarget{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e}\label{group___peripheral___registers___bits___definition_ga69d0997434d521e50c9e7339d268482e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!SYSCFG\_PMC\_ADC1DC2@{SYSCFG\_PMC\_ADC1DC2}}
\index{SYSCFG\_PMC\_ADC1DC2@{SYSCFG\_PMC\_ADC1DC2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{SYSCFG\_PMC\_ADC1DC2}{SYSCFG\_PMC\_ADC1DC2}}
{\footnotesize\ttfamily \#define SYSCFG\+\_\+\+PMC\+\_\+\+ADC1\+DC2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Refer to AN4073 on how to use this bit ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}\label{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_ARR\_ARR@{TIM\_ARR\_ARR}}
\index{TIM\_ARR\_ARR@{TIM\_ARR\_ARR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_ARR\_ARR}{TIM\_ARR\_ARR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+ARR\+\_\+\+ARR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

actual auto-\/reload Value \Hypertarget{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}\label{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_AOE@{TIM\_BDTR\_AOE}}
\index{TIM\_BDTR\_AOE@{TIM\_BDTR\_AOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_AOE}{TIM\_BDTR\_AOE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+AOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Automatic Output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}\label{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_BKE@{TIM\_BDTR\_BKE}}
\index{TIM\_BDTR\_BKE@{TIM\_BDTR\_BKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_BKE}{TIM\_BDTR\_BKE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+BKE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Break enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}\label{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_BKP@{TIM\_BDTR\_BKP}}
\index{TIM\_BDTR\_BKP@{TIM\_BDTR\_BKP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_BKP}{TIM\_BDTR\_BKP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+BKP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Break Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}\label{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG@{TIM\_BDTR\_DTG}}
\index{TIM\_BDTR\_DTG@{TIM\_BDTR\_DTG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG}{TIM\_BDTR\_DTG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF)}

DTG\mbox{[}0\+:7\mbox{]} bits (Dead-\/\+Time Generator set-\/up) \Hypertarget{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}\label{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_0@{TIM\_BDTR\_DTG\_0}}
\index{TIM\_BDTR\_DTG\_0@{TIM\_BDTR\_DTG\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_0}{TIM\_BDTR\_DTG\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}\label{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_1@{TIM\_BDTR\_DTG\_1}}
\index{TIM\_BDTR\_DTG\_1@{TIM\_BDTR\_DTG\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_1}{TIM\_BDTR\_DTG\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}\label{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_2@{TIM\_BDTR\_DTG\_2}}
\index{TIM\_BDTR\_DTG\_2@{TIM\_BDTR\_DTG\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_2}{TIM\_BDTR\_DTG\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}\label{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_3@{TIM\_BDTR\_DTG\_3}}
\index{TIM\_BDTR\_DTG\_3@{TIM\_BDTR\_DTG\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_3}{TIM\_BDTR\_DTG\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}\label{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_4@{TIM\_BDTR\_DTG\_4}}
\index{TIM\_BDTR\_DTG\_4@{TIM\_BDTR\_DTG\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_4}{TIM\_BDTR\_DTG\_4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}\label{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_5@{TIM\_BDTR\_DTG\_5}}
\index{TIM\_BDTR\_DTG\_5@{TIM\_BDTR\_DTG\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_5}{TIM\_BDTR\_DTG\_5}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}\label{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_6@{TIM\_BDTR\_DTG\_6}}
\index{TIM\_BDTR\_DTG\_6@{TIM\_BDTR\_DTG\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_6}{TIM\_BDTR\_DTG\_6}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}\label{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_DTG\_7@{TIM\_BDTR\_DTG\_7}}
\index{TIM\_BDTR\_DTG\_7@{TIM\_BDTR\_DTG\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_DTG\_7}{TIM\_BDTR\_DTG\_7}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}\label{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK@{TIM\_BDTR\_LOCK}}
\index{TIM\_BDTR\_LOCK@{TIM\_BDTR\_LOCK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_LOCK}{TIM\_BDTR\_LOCK}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

LOCK\mbox{[}1\+:0\mbox{]} bits (Lock Configuration) \Hypertarget{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}\label{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK\_0@{TIM\_BDTR\_LOCK\_0}}
\index{TIM\_BDTR\_LOCK\_0@{TIM\_BDTR\_LOCK\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_LOCK\_0}{TIM\_BDTR\_LOCK\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}\label{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_LOCK\_1@{TIM\_BDTR\_LOCK\_1}}
\index{TIM\_BDTR\_LOCK\_1@{TIM\_BDTR\_LOCK\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_LOCK\_1}{TIM\_BDTR\_LOCK\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}\label{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_MOE@{TIM\_BDTR\_MOE}}
\index{TIM\_BDTR\_MOE@{TIM\_BDTR\_MOE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_MOE}{TIM\_BDTR\_MOE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+MOE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

Main Output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}\label{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_OSSI@{TIM\_BDTR\_OSSI}}
\index{TIM\_BDTR\_OSSI@{TIM\_BDTR\_OSSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_OSSI}{TIM\_BDTR\_OSSI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+OSSI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Off-\/\+State Selection for Idle mode \Hypertarget{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}\label{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_BDTR\_OSSR@{TIM\_BDTR\_OSSR}}
\index{TIM\_BDTR\_OSSR@{TIM\_BDTR\_OSSR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_BDTR\_OSSR}{TIM\_BDTR\_OSSR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+BDTR\+\_\+\+OSSR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Off-\/\+State Selection for Run mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}\label{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1E@{TIM\_CCER\_CC1E}}
\index{TIM\_CCER\_CC1E@{TIM\_CCER\_CC1E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1E}{TIM\_CCER\_CC1E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1E~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Capture/\+Compare 1 output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}\label{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1NE@{TIM\_CCER\_CC1NE}}
\index{TIM\_CCER\_CC1NE@{TIM\_CCER\_CC1NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1NE}{TIM\_CCER\_CC1NE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1\+NE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Capture/\+Compare 1 Complementary output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}\label{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1NP@{TIM\_CCER\_CC1NP}}
\index{TIM\_CCER\_CC1NP@{TIM\_CCER\_CC1NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1NP}{TIM\_CCER\_CC1NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1\+NP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Capture/\+Compare 1 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}\label{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC1P@{TIM\_CCER\_CC1P}}
\index{TIM\_CCER\_CC1P@{TIM\_CCER\_CC1P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC1P}{TIM\_CCER\_CC1P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC1P~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Capture/\+Compare 1 output Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}\label{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2E@{TIM\_CCER\_CC2E}}
\index{TIM\_CCER\_CC2E@{TIM\_CCER\_CC2E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2E}{TIM\_CCER\_CC2E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2E~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Capture/\+Compare 2 output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}\label{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2NE@{TIM\_CCER\_CC2NE}}
\index{TIM\_CCER\_CC2NE@{TIM\_CCER\_CC2NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2NE}{TIM\_CCER\_CC2NE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2\+NE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Capture/\+Compare 2 Complementary output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}\label{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2NP@{TIM\_CCER\_CC2NP}}
\index{TIM\_CCER\_CC2NP@{TIM\_CCER\_CC2NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2NP}{TIM\_CCER\_CC2NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2\+NP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Capture/\+Compare 2 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}\label{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC2P@{TIM\_CCER\_CC2P}}
\index{TIM\_CCER\_CC2P@{TIM\_CCER\_CC2P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC2P}{TIM\_CCER\_CC2P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC2P~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Capture/\+Compare 2 output Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}\label{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3E@{TIM\_CCER\_CC3E}}
\index{TIM\_CCER\_CC3E@{TIM\_CCER\_CC3E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3E}{TIM\_CCER\_CC3E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3E~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Capture/\+Compare 3 output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}\label{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3NE@{TIM\_CCER\_CC3NE}}
\index{TIM\_CCER\_CC3NE@{TIM\_CCER\_CC3NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3NE}{TIM\_CCER\_CC3NE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3\+NE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Capture/\+Compare 3 Complementary output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}\label{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3NP@{TIM\_CCER\_CC3NP}}
\index{TIM\_CCER\_CC3NP@{TIM\_CCER\_CC3NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3NP}{TIM\_CCER\_CC3NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3\+NP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Capture/\+Compare 3 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}\label{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC3P@{TIM\_CCER\_CC3P}}
\index{TIM\_CCER\_CC3P@{TIM\_CCER\_CC3P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC3P}{TIM\_CCER\_CC3P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC3P~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Capture/\+Compare 3 output Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}\label{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4E@{TIM\_CCER\_CC4E}}
\index{TIM\_CCER\_CC4E@{TIM\_CCER\_CC4E}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC4E}{TIM\_CCER\_CC4E}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4E~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Capture/\+Compare 4 output enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}\label{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4NP@{TIM\_CCER\_CC4NP}}
\index{TIM\_CCER\_CC4NP@{TIM\_CCER\_CC4NP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC4NP}{TIM\_CCER\_CC4NP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4\+NP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

Capture/\+Compare 4 Complementary output Polarity \Hypertarget{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}\label{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCER\_CC4P@{TIM\_CCER\_CC4P}}
\index{TIM\_CCER\_CC4P@{TIM\_CCER\_CC4P}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCER\_CC4P}{TIM\_CCER\_CC4P}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCER\+\_\+\+CC4P~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Capture/\+Compare 4 output Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}\label{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S@{TIM\_CCMR1\_CC1S}}
\index{TIM\_CCMR1\_CC1S@{TIM\_CCMR1\_CC1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC1S}{TIM\_CCMR1\_CC1S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)}

CC1S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 1 Selection) \Hypertarget{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}\label{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S\_0@{TIM\_CCMR1\_CC1S\_0}}
\index{TIM\_CCMR1\_CC1S\_0@{TIM\_CCMR1\_CC1S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC1S\_0}{TIM\_CCMR1\_CC1S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}\label{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC1S\_1@{TIM\_CCMR1\_CC1S\_1}}
\index{TIM\_CCMR1\_CC1S\_1@{TIM\_CCMR1\_CC1S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC1S\_1}{TIM\_CCMR1\_CC1S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}\label{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S@{TIM\_CCMR1\_CC2S}}
\index{TIM\_CCMR1\_CC2S@{TIM\_CCMR1\_CC2S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC2S}{TIM\_CCMR1\_CC2S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

CC2S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 2 Selection) \Hypertarget{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}\label{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S\_0@{TIM\_CCMR1\_CC2S\_0}}
\index{TIM\_CCMR1\_CC2S\_0@{TIM\_CCMR1\_CC2S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC2S\_0}{TIM\_CCMR1\_CC2S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}\label{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_CC2S\_1@{TIM\_CCMR1\_CC2S\_1}}
\index{TIM\_CCMR1\_CC2S\_1@{TIM\_CCMR1\_CC2S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_CC2S\_1}{TIM\_CCMR1\_CC2S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}\label{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F@{TIM\_CCMR1\_IC1F}}
\index{TIM\_CCMR1\_IC1F@{TIM\_CCMR1\_IC1F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F}{TIM\_CCMR1\_IC1F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1F~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

IC1F\mbox{[}3\+:0\mbox{]} bits (Input Capture 1 Filter) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}\label{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_0@{TIM\_CCMR1\_IC1F\_0}}
\index{TIM\_CCMR1\_IC1F\_0@{TIM\_CCMR1\_IC1F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_0}{TIM\_CCMR1\_IC1F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}\label{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_1@{TIM\_CCMR1\_IC1F\_1}}
\index{TIM\_CCMR1\_IC1F\_1@{TIM\_CCMR1\_IC1F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_1}{TIM\_CCMR1\_IC1F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}\label{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_2@{TIM\_CCMR1\_IC1F\_2}}
\index{TIM\_CCMR1\_IC1F\_2@{TIM\_CCMR1\_IC1F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_2}{TIM\_CCMR1\_IC1F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}\label{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1F\_3@{TIM\_CCMR1\_IC1F\_3}}
\index{TIM\_CCMR1\_IC1F\_3@{TIM\_CCMR1\_IC1F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1F\_3}{TIM\_CCMR1\_IC1F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}\label{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC@{TIM\_CCMR1\_IC1PSC}}
\index{TIM\_CCMR1\_IC1PSC@{TIM\_CCMR1\_IC1PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1PSC}{TIM\_CCMR1\_IC1PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000C)}

IC1\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 1 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}\label{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC\_0@{TIM\_CCMR1\_IC1PSC\_0}}
\index{TIM\_CCMR1\_IC1PSC\_0@{TIM\_CCMR1\_IC1PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1PSC\_0}{TIM\_CCMR1\_IC1PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}\label{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC1PSC\_1@{TIM\_CCMR1\_IC1PSC\_1}}
\index{TIM\_CCMR1\_IC1PSC\_1@{TIM\_CCMR1\_IC1PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC1PSC\_1}{TIM\_CCMR1\_IC1PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}\label{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F@{TIM\_CCMR1\_IC2F}}
\index{TIM\_CCMR1\_IC2F@{TIM\_CCMR1\_IC2F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F}{TIM\_CCMR1\_IC2F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2F~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)}

IC2F\mbox{[}3\+:0\mbox{]} bits (Input Capture 2 Filter) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}\label{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_0@{TIM\_CCMR1\_IC2F\_0}}
\index{TIM\_CCMR1\_IC2F\_0@{TIM\_CCMR1\_IC2F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_0}{TIM\_CCMR1\_IC2F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}\label{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_1@{TIM\_CCMR1\_IC2F\_1}}
\index{TIM\_CCMR1\_IC2F\_1@{TIM\_CCMR1\_IC2F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_1}{TIM\_CCMR1\_IC2F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}\label{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_2@{TIM\_CCMR1\_IC2F\_2}}
\index{TIM\_CCMR1\_IC2F\_2@{TIM\_CCMR1\_IC2F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_2}{TIM\_CCMR1\_IC2F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}\label{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2F\_3@{TIM\_CCMR1\_IC2F\_3}}
\index{TIM\_CCMR1\_IC2F\_3@{TIM\_CCMR1\_IC2F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2F\_3}{TIM\_CCMR1\_IC2F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}\label{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC@{TIM\_CCMR1\_IC2PSC}}
\index{TIM\_CCMR1\_IC2PSC@{TIM\_CCMR1\_IC2PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2PSC}{TIM\_CCMR1\_IC2PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C00)}

IC2\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 2 Prescaler) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}\label{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC\_0@{TIM\_CCMR1\_IC2PSC\_0}}
\index{TIM\_CCMR1\_IC2PSC\_0@{TIM\_CCMR1\_IC2PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2PSC\_0}{TIM\_CCMR1\_IC2PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}\label{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_IC2PSC\_1@{TIM\_CCMR1\_IC2PSC\_1}}
\index{TIM\_CCMR1\_IC2PSC\_1@{TIM\_CCMR1\_IC2PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_IC2PSC\_1}{TIM\_CCMR1\_IC2PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}\label{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1CE@{TIM\_CCMR1\_OC1CE}}
\index{TIM\_CCMR1\_OC1CE@{TIM\_CCMR1\_OC1CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1CE}{TIM\_CCMR1\_OC1CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Output Compare 1Clear Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}\label{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1FE@{TIM\_CCMR1\_OC1FE}}
\index{TIM\_CCMR1\_OC1FE@{TIM\_CCMR1\_OC1FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1FE}{TIM\_CCMR1\_OC1FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Output Compare 1 Fast enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}\label{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M@{TIM\_CCMR1\_OC1M}}
\index{TIM\_CCMR1\_OC1M@{TIM\_CCMR1\_OC1M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M}{TIM\_CCMR1\_OC1M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1M~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

OC1M\mbox{[}2\+:0\mbox{]} bits (Output Compare 1 Mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}\label{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_0@{TIM\_CCMR1\_OC1M\_0}}
\index{TIM\_CCMR1\_OC1M\_0@{TIM\_CCMR1\_OC1M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M\_0}{TIM\_CCMR1\_OC1M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}\label{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_1@{TIM\_CCMR1\_OC1M\_1}}
\index{TIM\_CCMR1\_OC1M\_1@{TIM\_CCMR1\_OC1M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M\_1}{TIM\_CCMR1\_OC1M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}\label{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1M\_2@{TIM\_CCMR1\_OC1M\_2}}
\index{TIM\_CCMR1\_OC1M\_2@{TIM\_CCMR1\_OC1M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1M\_2}{TIM\_CCMR1\_OC1M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}\label{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC1PE@{TIM\_CCMR1\_OC1PE}}
\index{TIM\_CCMR1\_OC1PE@{TIM\_CCMR1\_OC1PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC1PE}{TIM\_CCMR1\_OC1PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Output Compare 1 Preload enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}\label{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2CE@{TIM\_CCMR1\_OC2CE}}
\index{TIM\_CCMR1\_OC2CE@{TIM\_CCMR1\_OC2CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2CE}{TIM\_CCMR1\_OC2CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

Output Compare 2 Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}\label{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2FE@{TIM\_CCMR1\_OC2FE}}
\index{TIM\_CCMR1\_OC2FE@{TIM\_CCMR1\_OC2FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2FE}{TIM\_CCMR1\_OC2FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Output Compare 2 Fast enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}\label{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M@{TIM\_CCMR1\_OC2M}}
\index{TIM\_CCMR1\_OC2M@{TIM\_CCMR1\_OC2M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M}{TIM\_CCMR1\_OC2M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2M~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)}

OC2M\mbox{[}2\+:0\mbox{]} bits (Output Compare 2 Mode) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}\label{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_0@{TIM\_CCMR1\_OC2M\_0}}
\index{TIM\_CCMR1\_OC2M\_0@{TIM\_CCMR1\_OC2M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M\_0}{TIM\_CCMR1\_OC2M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}\label{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_1@{TIM\_CCMR1\_OC2M\_1}}
\index{TIM\_CCMR1\_OC2M\_1@{TIM\_CCMR1\_OC2M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M\_1}{TIM\_CCMR1\_OC2M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}\label{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2M\_2@{TIM\_CCMR1\_OC2M\_2}}
\index{TIM\_CCMR1\_OC2M\_2@{TIM\_CCMR1\_OC2M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2M\_2}{TIM\_CCMR1\_OC2M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}\label{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR1\_OC2PE@{TIM\_CCMR1\_OC2PE}}
\index{TIM\_CCMR1\_OC2PE@{TIM\_CCMR1\_OC2PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR1\_OC2PE}{TIM\_CCMR1\_OC2PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Output Compare 2 Preload enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}\label{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S@{TIM\_CCMR2\_CC3S}}
\index{TIM\_CCMR2\_CC3S@{TIM\_CCMR2\_CC3S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC3S}{TIM\_CCMR2\_CC3S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0003)}

CC3S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 3 Selection) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}\label{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S\_0@{TIM\_CCMR2\_CC3S\_0}}
\index{TIM\_CCMR2\_CC3S\_0@{TIM\_CCMR2\_CC3S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC3S\_0}{TIM\_CCMR2\_CC3S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}\label{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC3S\_1@{TIM\_CCMR2\_CC3S\_1}}
\index{TIM\_CCMR2\_CC3S\_1@{TIM\_CCMR2\_CC3S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC3S\_1}{TIM\_CCMR2\_CC3S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}\label{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S@{TIM\_CCMR2\_CC4S}}
\index{TIM\_CCMR2\_CC4S@{TIM\_CCMR2\_CC4S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC4S}{TIM\_CCMR2\_CC4S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

CC4S\mbox{[}1\+:0\mbox{]} bits (Capture/\+Compare 4 Selection) \Hypertarget{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}\label{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S\_0@{TIM\_CCMR2\_CC4S\_0}}
\index{TIM\_CCMR2\_CC4S\_0@{TIM\_CCMR2\_CC4S\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC4S\_0}{TIM\_CCMR2\_CC4S\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}\label{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_CC4S\_1@{TIM\_CCMR2\_CC4S\_1}}
\index{TIM\_CCMR2\_CC4S\_1@{TIM\_CCMR2\_CC4S\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_CC4S\_1}{TIM\_CCMR2\_CC4S\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}\label{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F@{TIM\_CCMR2\_IC3F}}
\index{TIM\_CCMR2\_IC3F@{TIM\_CCMR2\_IC3F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F}{TIM\_CCMR2\_IC3F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3F~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+F0)}

IC3F\mbox{[}3\+:0\mbox{]} bits (Input Capture 3 Filter) \Hypertarget{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}\label{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_0@{TIM\_CCMR2\_IC3F\_0}}
\index{TIM\_CCMR2\_IC3F\_0@{TIM\_CCMR2\_IC3F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_0}{TIM\_CCMR2\_IC3F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}\label{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_1@{TIM\_CCMR2\_IC3F\_1}}
\index{TIM\_CCMR2\_IC3F\_1@{TIM\_CCMR2\_IC3F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_1}{TIM\_CCMR2\_IC3F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}\label{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_2@{TIM\_CCMR2\_IC3F\_2}}
\index{TIM\_CCMR2\_IC3F\_2@{TIM\_CCMR2\_IC3F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_2}{TIM\_CCMR2\_IC3F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}\label{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3F\_3@{TIM\_CCMR2\_IC3F\_3}}
\index{TIM\_CCMR2\_IC3F\_3@{TIM\_CCMR2\_IC3F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3F\_3}{TIM\_CCMR2\_IC3F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}\label{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC@{TIM\_CCMR2\_IC3PSC}}
\index{TIM\_CCMR2\_IC3PSC@{TIM\_CCMR2\_IC3PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3PSC}{TIM\_CCMR2\_IC3PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000C)}

IC3\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 3 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}\label{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC\_0@{TIM\_CCMR2\_IC3PSC\_0}}
\index{TIM\_CCMR2\_IC3PSC\_0@{TIM\_CCMR2\_IC3PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3PSC\_0}{TIM\_CCMR2\_IC3PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}\label{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC3PSC\_1@{TIM\_CCMR2\_IC3PSC\_1}}
\index{TIM\_CCMR2\_IC3PSC\_1@{TIM\_CCMR2\_IC3PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC3PSC\_1}{TIM\_CCMR2\_IC3PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}\label{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F@{TIM\_CCMR2\_IC4F}}
\index{TIM\_CCMR2\_IC4F@{TIM\_CCMR2\_IC4F}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F}{TIM\_CCMR2\_IC4F}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4F~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+F000)}

IC4F\mbox{[}3\+:0\mbox{]} bits (Input Capture 4 Filter) \Hypertarget{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}\label{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_0@{TIM\_CCMR2\_IC4F\_0}}
\index{TIM\_CCMR2\_IC4F\_0@{TIM\_CCMR2\_IC4F\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_0}{TIM\_CCMR2\_IC4F\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}\label{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_1@{TIM\_CCMR2\_IC4F\_1}}
\index{TIM\_CCMR2\_IC4F\_1@{TIM\_CCMR2\_IC4F\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_1}{TIM\_CCMR2\_IC4F\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}\label{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_2@{TIM\_CCMR2\_IC4F\_2}}
\index{TIM\_CCMR2\_IC4F\_2@{TIM\_CCMR2\_IC4F\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_2}{TIM\_CCMR2\_IC4F\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}\label{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4F\_3@{TIM\_CCMR2\_IC4F\_3}}
\index{TIM\_CCMR2\_IC4F\_3@{TIM\_CCMR2\_IC4F\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4F\_3}{TIM\_CCMR2\_IC4F\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}\label{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC@{TIM\_CCMR2\_IC4PSC}}
\index{TIM\_CCMR2\_IC4PSC@{TIM\_CCMR2\_IC4PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4PSC}{TIM\_CCMR2\_IC4PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C00)}

IC4\+PSC\mbox{[}1\+:0\mbox{]} bits (Input Capture 4 Prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}\label{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC\_0@{TIM\_CCMR2\_IC4PSC\_0}}
\index{TIM\_CCMR2\_IC4PSC\_0@{TIM\_CCMR2\_IC4PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4PSC\_0}{TIM\_CCMR2\_IC4PSC\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}\label{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_IC4PSC\_1@{TIM\_CCMR2\_IC4PSC\_1}}
\index{TIM\_CCMR2\_IC4PSC\_1@{TIM\_CCMR2\_IC4PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_IC4PSC\_1}{TIM\_CCMR2\_IC4PSC\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}\label{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3CE@{TIM\_CCMR2\_OC3CE}}
\index{TIM\_CCMR2\_OC3CE@{TIM\_CCMR2\_OC3CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3CE}{TIM\_CCMR2\_OC3CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Output Compare 3 Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}\label{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3FE@{TIM\_CCMR2\_OC3FE}}
\index{TIM\_CCMR2\_OC3FE@{TIM\_CCMR2\_OC3FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3FE}{TIM\_CCMR2\_OC3FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Output Compare 3 Fast enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}\label{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M@{TIM\_CCMR2\_OC3M}}
\index{TIM\_CCMR2\_OC3M@{TIM\_CCMR2\_OC3M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M}{TIM\_CCMR2\_OC3M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3M~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

OC3M\mbox{[}2\+:0\mbox{]} bits (Output Compare 3 Mode) \Hypertarget{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}\label{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_0@{TIM\_CCMR2\_OC3M\_0}}
\index{TIM\_CCMR2\_OC3M\_0@{TIM\_CCMR2\_OC3M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M\_0}{TIM\_CCMR2\_OC3M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}\label{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_1@{TIM\_CCMR2\_OC3M\_1}}
\index{TIM\_CCMR2\_OC3M\_1@{TIM\_CCMR2\_OC3M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M\_1}{TIM\_CCMR2\_OC3M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}\label{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3M\_2@{TIM\_CCMR2\_OC3M\_2}}
\index{TIM\_CCMR2\_OC3M\_2@{TIM\_CCMR2\_OC3M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3M\_2}{TIM\_CCMR2\_OC3M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}\label{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC3PE@{TIM\_CCMR2\_OC3PE}}
\index{TIM\_CCMR2\_OC3PE@{TIM\_CCMR2\_OC3PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC3PE}{TIM\_CCMR2\_OC3PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Output Compare 3 Preload enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}\label{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4CE@{TIM\_CCMR2\_OC4CE}}
\index{TIM\_CCMR2\_OC4CE@{TIM\_CCMR2\_OC4CE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4CE}{TIM\_CCMR2\_OC4CE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

Output Compare 4 Clear Enable \Hypertarget{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}\label{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4FE@{TIM\_CCMR2\_OC4FE}}
\index{TIM\_CCMR2\_OC4FE@{TIM\_CCMR2\_OC4FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4FE}{TIM\_CCMR2\_OC4FE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Output Compare 4 Fast enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}\label{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M@{TIM\_CCMR2\_OC4M}}
\index{TIM\_CCMR2\_OC4M@{TIM\_CCMR2\_OC4M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M}{TIM\_CCMR2\_OC4M}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4M~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7000)}

OC4M\mbox{[}2\+:0\mbox{]} bits (Output Compare 4 Mode) \Hypertarget{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}\label{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_0@{TIM\_CCMR2\_OC4M\_0}}
\index{TIM\_CCMR2\_OC4M\_0@{TIM\_CCMR2\_OC4M\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M\_0}{TIM\_CCMR2\_OC4M\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}\label{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_1@{TIM\_CCMR2\_OC4M\_1}}
\index{TIM\_CCMR2\_OC4M\_1@{TIM\_CCMR2\_OC4M\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M\_1}{TIM\_CCMR2\_OC4M\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}\label{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4M\_2@{TIM\_CCMR2\_OC4M\_2}}
\index{TIM\_CCMR2\_OC4M\_2@{TIM\_CCMR2\_OC4M\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4M\_2}{TIM\_CCMR2\_OC4M\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}\label{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCMR2\_OC4PE@{TIM\_CCMR2\_OC4PE}}
\index{TIM\_CCMR2\_OC4PE@{TIM\_CCMR2\_OC4PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCMR2\_OC4PE}{TIM\_CCMR2\_OC4PE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Output Compare 4 Preload enable \Hypertarget{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}\label{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR1\_CCR1@{TIM\_CCR1\_CCR1}}
\index{TIM\_CCR1\_CCR1@{TIM\_CCR1\_CCR1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR1\_CCR1}{TIM\_CCR1\_CCR1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR1\+\_\+\+CCR1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Capture/\+Compare 1 Value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}\label{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR2\_CCR2@{TIM\_CCR2\_CCR2}}
\index{TIM\_CCR2\_CCR2@{TIM\_CCR2\_CCR2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR2\_CCR2}{TIM\_CCR2\_CCR2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR2\+\_\+\+CCR2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Capture/\+Compare 2 Value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}\label{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR3\_CCR3@{TIM\_CCR3\_CCR3}}
\index{TIM\_CCR3\_CCR3@{TIM\_CCR3\_CCR3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR3\_CCR3}{TIM\_CCR3\_CCR3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR3\+\_\+\+CCR3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Capture/\+Compare 3 Value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}\label{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CCR4\_CCR4@{TIM\_CCR4\_CCR4}}
\index{TIM\_CCR4\_CCR4@{TIM\_CCR4\_CCR4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CCR4\_CCR4}{TIM\_CCR4\_CCR4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CCR4\+\_\+\+CCR4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Capture/\+Compare 4 Value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}\label{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CNT\_CNT@{TIM\_CNT\_CNT}}
\index{TIM\_CNT\_CNT@{TIM\_CNT\_CNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CNT\_CNT}{TIM\_CNT\_CNT}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CNT\+\_\+\+CNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Counter Value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}\label{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_ARPE@{TIM\_CR1\_ARPE}}
\index{TIM\_CR1\_ARPE@{TIM\_CR1\_ARPE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_ARPE}{TIM\_CR1\_ARPE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+ARPE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Auto-\/reload preload enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}\label{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CEN@{TIM\_CR1\_CEN}}
\index{TIM\_CR1\_CEN@{TIM\_CR1\_CEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CEN}{TIM\_CR1\_CEN}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Counter enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}\label{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD@{TIM\_CR1\_CKD}}
\index{TIM\_CR1\_CKD@{TIM\_CR1\_CKD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CKD}{TIM\_CR1\_CKD}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0300)}

CKD\mbox{[}1\+:0\mbox{]} bits (clock division) \Hypertarget{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}\label{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD\_0@{TIM\_CR1\_CKD\_0}}
\index{TIM\_CR1\_CKD\_0@{TIM\_CR1\_CKD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CKD\_0}{TIM\_CR1\_CKD\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}\label{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CKD\_1@{TIM\_CR1\_CKD\_1}}
\index{TIM\_CR1\_CKD\_1@{TIM\_CR1\_CKD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CKD\_1}{TIM\_CR1\_CKD\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}\label{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS@{TIM\_CR1\_CMS}}
\index{TIM\_CR1\_CMS@{TIM\_CR1\_CMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CMS}{TIM\_CR1\_CMS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0060)}

CMS\mbox{[}1\+:0\mbox{]} bits (Center-\/aligned mode selection) \Hypertarget{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}\label{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS\_0@{TIM\_CR1\_CMS\_0}}
\index{TIM\_CR1\_CMS\_0@{TIM\_CR1\_CMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CMS\_0}{TIM\_CR1\_CMS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}\label{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_CMS\_1@{TIM\_CR1\_CMS\_1}}
\index{TIM\_CR1\_CMS\_1@{TIM\_CR1\_CMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_CMS\_1}{TIM\_CR1\_CMS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}\label{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_DIR@{TIM\_CR1\_DIR}}
\index{TIM\_CR1\_DIR@{TIM\_CR1\_DIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_DIR}{TIM\_CR1\_DIR}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+DIR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Direction ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}\label{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_OPM@{TIM\_CR1\_OPM}}
\index{TIM\_CR1\_OPM@{TIM\_CR1\_OPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_OPM}{TIM\_CR1\_OPM}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+OPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

One pulse mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}\label{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_UDIS@{TIM\_CR1\_UDIS}}
\index{TIM\_CR1\_UDIS@{TIM\_CR1\_UDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_UDIS}{TIM\_CR1\_UDIS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+UDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Update disable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}\label{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR1\_URS@{TIM\_CR1\_URS}}
\index{TIM\_CR1\_URS@{TIM\_CR1\_URS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR1\_URS}{TIM\_CR1\_URS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR1\+\_\+\+URS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Update request source \Hypertarget{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}\label{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCDS@{TIM\_CR2\_CCDS}}
\index{TIM\_CR2\_CCDS@{TIM\_CR2\_CCDS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_CCDS}{TIM\_CR2\_CCDS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCDS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Capture/\+Compare DMA Selection ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}\label{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCPC@{TIM\_CR2\_CCPC}}
\index{TIM\_CR2\_CCPC@{TIM\_CR2\_CCPC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_CCPC}{TIM\_CR2\_CCPC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCPC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Capture/\+Compare Preloaded Control ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}\label{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_CCUS@{TIM\_CR2\_CCUS}}
\index{TIM\_CR2\_CCUS@{TIM\_CR2\_CCUS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_CCUS}{TIM\_CR2\_CCUS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+CCUS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Capture/\+Compare Control Update Selection \Hypertarget{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}\label{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS@{TIM\_CR2\_MMS}}
\index{TIM\_CR2\_MMS@{TIM\_CR2\_MMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS}{TIM\_CR2\_MMS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

MMS\mbox{[}2\+:0\mbox{]} bits (Master Mode Selection) \Hypertarget{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}\label{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_0@{TIM\_CR2\_MMS\_0}}
\index{TIM\_CR2\_MMS\_0@{TIM\_CR2\_MMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS\_0}{TIM\_CR2\_MMS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}\label{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_1@{TIM\_CR2\_MMS\_1}}
\index{TIM\_CR2\_MMS\_1@{TIM\_CR2\_MMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS\_1}{TIM\_CR2\_MMS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}\label{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_MMS\_2@{TIM\_CR2\_MMS\_2}}
\index{TIM\_CR2\_MMS\_2@{TIM\_CR2\_MMS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_MMS\_2}{TIM\_CR2\_MMS\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}\label{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS1@{TIM\_CR2\_OIS1}}
\index{TIM\_CR2\_OIS1@{TIM\_CR2\_OIS1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS1}{TIM\_CR2\_OIS1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Output Idle state 1 (OC1 output) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}\label{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS1N@{TIM\_CR2\_OIS1N}}
\index{TIM\_CR2\_OIS1N@{TIM\_CR2\_OIS1N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS1N}{TIM\_CR2\_OIS1N}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS1N~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Output Idle state 1 (OC1N output) \Hypertarget{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}\label{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS2@{TIM\_CR2\_OIS2}}
\index{TIM\_CR2\_OIS2@{TIM\_CR2\_OIS2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS2}{TIM\_CR2\_OIS2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Output Idle state 2 (OC2 output) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}\label{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS2N@{TIM\_CR2\_OIS2N}}
\index{TIM\_CR2\_OIS2N@{TIM\_CR2\_OIS2N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS2N}{TIM\_CR2\_OIS2N}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS2N~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Output Idle state 2 (OC2N output) \Hypertarget{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}\label{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS3@{TIM\_CR2\_OIS3}}
\index{TIM\_CR2\_OIS3@{TIM\_CR2\_OIS3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS3}{TIM\_CR2\_OIS3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Output Idle state 3 (OC3 output) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}\label{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS3N@{TIM\_CR2\_OIS3N}}
\index{TIM\_CR2\_OIS3N@{TIM\_CR2\_OIS3N}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS3N}{TIM\_CR2\_OIS3N}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS3N~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Output Idle state 3 (OC3N output) \Hypertarget{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}\label{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_OIS4@{TIM\_CR2\_OIS4}}
\index{TIM\_CR2\_OIS4@{TIM\_CR2\_OIS4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_OIS4}{TIM\_CR2\_OIS4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+OIS4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Output Idle state 4 (OC4 output) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}\label{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_CR2\_TI1S@{TIM\_CR2\_TI1S}}
\index{TIM\_CR2\_TI1S@{TIM\_CR2\_TI1S}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_CR2\_TI1S}{TIM\_CR2\_TI1S}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+CR2\+\_\+\+TI1S~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

TI1 Selection \Hypertarget{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}\label{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA@{TIM\_DCR\_DBA}}
\index{TIM\_DCR\_DBA@{TIM\_DCR\_DBA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA}{TIM\_DCR\_DBA}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001F)}

DBA\mbox{[}4\+:0\mbox{]} bits (DMA Base Address) \Hypertarget{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}\label{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_0@{TIM\_DCR\_DBA\_0}}
\index{TIM\_DCR\_DBA\_0@{TIM\_DCR\_DBA\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_0}{TIM\_DCR\_DBA\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}\label{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_1@{TIM\_DCR\_DBA\_1}}
\index{TIM\_DCR\_DBA\_1@{TIM\_DCR\_DBA\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_1}{TIM\_DCR\_DBA\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}\label{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_2@{TIM\_DCR\_DBA\_2}}
\index{TIM\_DCR\_DBA\_2@{TIM\_DCR\_DBA\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_2}{TIM\_DCR\_DBA\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}\label{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_3@{TIM\_DCR\_DBA\_3}}
\index{TIM\_DCR\_DBA\_3@{TIM\_DCR\_DBA\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_3}{TIM\_DCR\_DBA\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}\label{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBA\_4@{TIM\_DCR\_DBA\_4}}
\index{TIM\_DCR\_DBA\_4@{TIM\_DCR\_DBA\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBA\_4}{TIM\_DCR\_DBA\_4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}\label{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL@{TIM\_DCR\_DBL}}
\index{TIM\_DCR\_DBL@{TIM\_DCR\_DBL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL}{TIM\_DCR\_DBL}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+F00)}

DBL\mbox{[}4\+:0\mbox{]} bits (DMA Burst Length) \Hypertarget{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}\label{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_0@{TIM\_DCR\_DBL\_0}}
\index{TIM\_DCR\_DBL\_0@{TIM\_DCR\_DBL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_0}{TIM\_DCR\_DBL\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}\label{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_1@{TIM\_DCR\_DBL\_1}}
\index{TIM\_DCR\_DBL\_1@{TIM\_DCR\_DBL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_1}{TIM\_DCR\_DBL\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}\label{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_2@{TIM\_DCR\_DBL\_2}}
\index{TIM\_DCR\_DBL\_2@{TIM\_DCR\_DBL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_2}{TIM\_DCR\_DBL\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}\label{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_3@{TIM\_DCR\_DBL\_3}}
\index{TIM\_DCR\_DBL\_3@{TIM\_DCR\_DBL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_3}{TIM\_DCR\_DBL\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}\label{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DCR\_DBL\_4@{TIM\_DCR\_DBL\_4}}
\index{TIM\_DCR\_DBL\_4@{TIM\_DCR\_DBL\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DCR\_DBL\_4}{TIM\_DCR\_DBL\_4}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}\label{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_BIE@{TIM\_DIER\_BIE}}
\index{TIM\_DIER\_BIE@{TIM\_DIER\_BIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_BIE}{TIM\_DIER\_BIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+BIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Break interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}\label{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC1DE@{TIM\_DIER\_CC1DE}}
\index{TIM\_DIER\_CC1DE@{TIM\_DIER\_CC1DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC1DE}{TIM\_DIER\_CC1DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC1\+DE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Capture/\+Compare 1 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}\label{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC1IE@{TIM\_DIER\_CC1IE}}
\index{TIM\_DIER\_CC1IE@{TIM\_DIER\_CC1IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC1IE}{TIM\_DIER\_CC1IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC1\+IE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Capture/\+Compare 1 interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}\label{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC2DE@{TIM\_DIER\_CC2DE}}
\index{TIM\_DIER\_CC2DE@{TIM\_DIER\_CC2DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC2DE}{TIM\_DIER\_CC2DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC2\+DE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Capture/\+Compare 2 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}\label{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC2IE@{TIM\_DIER\_CC2IE}}
\index{TIM\_DIER\_CC2IE@{TIM\_DIER\_CC2IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC2IE}{TIM\_DIER\_CC2IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC2\+IE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Capture/\+Compare 2 interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}\label{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC3DE@{TIM\_DIER\_CC3DE}}
\index{TIM\_DIER\_CC3DE@{TIM\_DIER\_CC3DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC3DE}{TIM\_DIER\_CC3DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC3\+DE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Capture/\+Compare 3 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}\label{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC3IE@{TIM\_DIER\_CC3IE}}
\index{TIM\_DIER\_CC3IE@{TIM\_DIER\_CC3IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC3IE}{TIM\_DIER\_CC3IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC3\+IE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Capture/\+Compare 3 interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}\label{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC4DE@{TIM\_DIER\_CC4DE}}
\index{TIM\_DIER\_CC4DE@{TIM\_DIER\_CC4DE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC4DE}{TIM\_DIER\_CC4DE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC4\+DE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Capture/\+Compare 4 DMA request enable \Hypertarget{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}\label{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_CC4IE@{TIM\_DIER\_CC4IE}}
\index{TIM\_DIER\_CC4IE@{TIM\_DIER\_CC4IE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_CC4IE}{TIM\_DIER\_CC4IE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+CC4\+IE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Capture/\+Compare 4 interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}\label{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_COMDE@{TIM\_DIER\_COMDE}}
\index{TIM\_DIER\_COMDE@{TIM\_DIER\_COMDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_COMDE}{TIM\_DIER\_COMDE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+COMDE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

COM DMA request enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}\label{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_COMIE@{TIM\_DIER\_COMIE}}
\index{TIM\_DIER\_COMIE@{TIM\_DIER\_COMIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_COMIE}{TIM\_DIER\_COMIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+COMIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

COM interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}\label{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_TDE@{TIM\_DIER\_TDE}}
\index{TIM\_DIER\_TDE@{TIM\_DIER\_TDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_TDE}{TIM\_DIER\_TDE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+TDE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

Trigger DMA request enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}\label{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_TIE@{TIM\_DIER\_TIE}}
\index{TIM\_DIER\_TIE@{TIM\_DIER\_TIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_TIE}{TIM\_DIER\_TIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+TIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Trigger interrupt enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}\label{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_UDE@{TIM\_DIER\_UDE}}
\index{TIM\_DIER\_UDE@{TIM\_DIER\_UDE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_UDE}{TIM\_DIER\_UDE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+UDE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Update DMA request enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}\label{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DIER\_UIE@{TIM\_DIER\_UIE}}
\index{TIM\_DIER\_UIE@{TIM\_DIER\_UIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DIER\_UIE}{TIM\_DIER\_UIE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DIER\+\_\+\+UIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Update interrupt enable \Hypertarget{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}\label{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_DMAR\_DMAB@{TIM\_DMAR\_DMAB}}
\index{TIM\_DMAR\_DMAB@{TIM\_DMAR\_DMAB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_DMAR\_DMAB}{TIM\_DMAR\_DMAB}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+DMAR\+\_\+\+DMAB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

DMA register for burst accesses ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}\label{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_BG@{TIM\_EGR\_BG}}
\index{TIM\_EGR\_BG@{TIM\_EGR\_BG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_BG}{TIM\_EGR\_BG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+BG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80)}

Break Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}\label{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC1G@{TIM\_EGR\_CC1G}}
\index{TIM\_EGR\_CC1G@{TIM\_EGR\_CC1G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC1G}{TIM\_EGR\_CC1G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC1G~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)}

Capture/\+Compare 1 Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}\label{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC2G@{TIM\_EGR\_CC2G}}
\index{TIM\_EGR\_CC2G@{TIM\_EGR\_CC2G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC2G}{TIM\_EGR\_CC2G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC2G~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04)}

Capture/\+Compare 2 Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}\label{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC3G@{TIM\_EGR\_CC3G}}
\index{TIM\_EGR\_CC3G@{TIM\_EGR\_CC3G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC3G}{TIM\_EGR\_CC3G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC3G~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08)}

Capture/\+Compare 3 Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}\label{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_CC4G@{TIM\_EGR\_CC4G}}
\index{TIM\_EGR\_CC4G@{TIM\_EGR\_CC4G}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_CC4G}{TIM\_EGR\_CC4G}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+CC4G~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10)}

Capture/\+Compare 4 Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}\label{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_COMG@{TIM\_EGR\_COMG}}
\index{TIM\_EGR\_COMG@{TIM\_EGR\_COMG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_COMG}{TIM\_EGR\_COMG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+COMG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20)}

Capture/\+Compare Control Update Generation \Hypertarget{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}\label{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_TG@{TIM\_EGR\_TG}}
\index{TIM\_EGR\_TG@{TIM\_EGR\_TG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_TG}{TIM\_EGR\_TG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+TG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40)}

Trigger Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}\label{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_EGR\_UG@{TIM\_EGR\_UG}}
\index{TIM\_EGR\_UG@{TIM\_EGR\_UG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_EGR\_UG}{TIM\_EGR\_UG}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+EGR\+\_\+\+UG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

Update Generation ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}\label{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_ITR1\_RMP@{TIM\_OR\_ITR1\_RMP}}
\index{TIM\_OR\_ITR1\_RMP@{TIM\_OR\_ITR1\_RMP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_OR\_ITR1\_RMP}{TIM\_OR\_ITR1\_RMP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+C00)}

ITR1\+\_\+\+RMP\mbox{[}1\+:0\mbox{]} bits (TIM2 Internal trigger 1 remap) \Hypertarget{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}\label{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_ITR1\_RMP\_0@{TIM\_OR\_ITR1\_RMP\_0}}
\index{TIM\_OR\_ITR1\_RMP\_0@{TIM\_OR\_ITR1\_RMP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_OR\_ITR1\_RMP\_0}{TIM\_OR\_ITR1\_RMP\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}\label{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_ITR1\_RMP\_1@{TIM\_OR\_ITR1\_RMP\_1}}
\index{TIM\_OR\_ITR1\_RMP\_1@{TIM\_OR\_ITR1\_RMP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_OR\_ITR1\_RMP\_1}{TIM\_OR\_ITR1\_RMP\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}\label{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_TI4\_RMP@{TIM\_OR\_TI4\_RMP}}
\index{TIM\_OR\_TI4\_RMP@{TIM\_OR\_TI4\_RMP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_OR\_TI4\_RMP}{TIM\_OR\_TI4\_RMP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+C0)}

TI4\+\_\+\+RMP\mbox{[}1\+:0\mbox{]} bits (TIM5 Input 4 remap) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}\label{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_TI4\_RMP\_0@{TIM\_OR\_TI4\_RMP\_0}}
\index{TIM\_OR\_TI4\_RMP\_0@{TIM\_OR\_TI4\_RMP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_OR\_TI4\_RMP\_0}{TIM\_OR\_TI4\_RMP\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}\label{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_OR\_TI4\_RMP\_1@{TIM\_OR\_TI4\_RMP\_1}}
\index{TIM\_OR\_TI4\_RMP\_1@{TIM\_OR\_TI4\_RMP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_OR\_TI4\_RMP\_1}{TIM\_OR\_TI4\_RMP\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}\label{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_PSC\_PSC@{TIM\_PSC\_PSC}}
\index{TIM\_PSC\_PSC@{TIM\_PSC\_PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_PSC\_PSC}{TIM\_PSC\_PSC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+PSC\+\_\+\+PSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF)}

Prescaler Value ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}\label{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_RCR\_REP@{TIM\_RCR\_REP}}
\index{TIM\_RCR\_REP@{TIM\_RCR\_REP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_RCR\_REP}{TIM\_RCR\_REP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+RCR\+\_\+\+REP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF)}

Repetition Counter Value \Hypertarget{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}\label{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ECE@{TIM\_SMCR\_ECE}}
\index{TIM\_SMCR\_ECE@{TIM\_SMCR\_ECE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ECE}{TIM\_SMCR\_ECE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ECE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

External clock enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}\label{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF@{TIM\_SMCR\_ETF}}
\index{TIM\_SMCR\_ETF@{TIM\_SMCR\_ETF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF}{TIM\_SMCR\_ETF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0\+F00)}

ETF\mbox{[}3\+:0\mbox{]} bits (External trigger filter) \Hypertarget{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}\label{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_0@{TIM\_SMCR\_ETF\_0}}
\index{TIM\_SMCR\_ETF\_0@{TIM\_SMCR\_ETF\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_0}{TIM\_SMCR\_ETF\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}\label{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_1@{TIM\_SMCR\_ETF\_1}}
\index{TIM\_SMCR\_ETF\_1@{TIM\_SMCR\_ETF\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_1}{TIM\_SMCR\_ETF\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}\label{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_2@{TIM\_SMCR\_ETF\_2}}
\index{TIM\_SMCR\_ETF\_2@{TIM\_SMCR\_ETF\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_2}{TIM\_SMCR\_ETF\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}\label{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETF\_3@{TIM\_SMCR\_ETF\_3}}
\index{TIM\_SMCR\_ETF\_3@{TIM\_SMCR\_ETF\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETF\_3}{TIM\_SMCR\_ETF\_3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}\label{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETP@{TIM\_SMCR\_ETP}}
\index{TIM\_SMCR\_ETP@{TIM\_SMCR\_ETP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETP}{TIM\_SMCR\_ETP}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

External trigger polarity \Hypertarget{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}\label{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS@{TIM\_SMCR\_ETPS}}
\index{TIM\_SMCR\_ETPS@{TIM\_SMCR\_ETPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETPS}{TIM\_SMCR\_ETPS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)}

ETPS\mbox{[}1\+:0\mbox{]} bits (External trigger prescaler) \Hypertarget{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}\label{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS\_0@{TIM\_SMCR\_ETPS\_0}}
\index{TIM\_SMCR\_ETPS\_0@{TIM\_SMCR\_ETPS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETPS\_0}{TIM\_SMCR\_ETPS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}\label{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_ETPS\_1@{TIM\_SMCR\_ETPS\_1}}
\index{TIM\_SMCR\_ETPS\_1@{TIM\_SMCR\_ETPS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_ETPS\_1}{TIM\_SMCR\_ETPS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}\label{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_MSM@{TIM\_SMCR\_MSM}}
\index{TIM\_SMCR\_MSM@{TIM\_SMCR\_MSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_MSM}{TIM\_SMCR\_MSM}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+MSM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Master/slave mode ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}\label{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS@{TIM\_SMCR\_SMS}}
\index{TIM\_SMCR\_SMS@{TIM\_SMCR\_SMS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS}{TIM\_SMCR\_SMS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007)}

SMS\mbox{[}2\+:0\mbox{]} bits (Slave mode selection) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}\label{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_0@{TIM\_SMCR\_SMS\_0}}
\index{TIM\_SMCR\_SMS\_0@{TIM\_SMCR\_SMS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS\_0}{TIM\_SMCR\_SMS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}\label{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_1@{TIM\_SMCR\_SMS\_1}}
\index{TIM\_SMCR\_SMS\_1@{TIM\_SMCR\_SMS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS\_1}{TIM\_SMCR\_SMS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}\label{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_SMS\_2@{TIM\_SMCR\_SMS\_2}}
\index{TIM\_SMCR\_SMS\_2@{TIM\_SMCR\_SMS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_SMS\_2}{TIM\_SMCR\_SMS\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}\label{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS@{TIM\_SMCR\_TS}}
\index{TIM\_SMCR\_TS@{TIM\_SMCR\_TS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS}{TIM\_SMCR\_TS}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0070)}

TS\mbox{[}2\+:0\mbox{]} bits (Trigger selection) ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}\label{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_0@{TIM\_SMCR\_TS\_0}}
\index{TIM\_SMCR\_TS\_0@{TIM\_SMCR\_TS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS\_0}{TIM\_SMCR\_TS\_0}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}\label{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_1@{TIM\_SMCR\_TS\_1}}
\index{TIM\_SMCR\_TS\_1@{TIM\_SMCR\_TS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS\_1}{TIM\_SMCR\_TS\_1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}\label{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SMCR\_TS\_2@{TIM\_SMCR\_TS\_2}}
\index{TIM\_SMCR\_TS\_2@{TIM\_SMCR\_TS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SMCR\_TS\_2}{TIM\_SMCR\_TS\_2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}\label{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_BIF@{TIM\_SR\_BIF}}
\index{TIM\_SR\_BIF@{TIM\_SR\_BIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_BIF}{TIM\_SR\_BIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+BIF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Break interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}\label{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC1IF@{TIM\_SR\_CC1IF}}
\index{TIM\_SR\_CC1IF@{TIM\_SR\_CC1IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC1IF}{TIM\_SR\_CC1IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC1\+IF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Capture/\+Compare 1 interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}\label{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC1OF@{TIM\_SR\_CC1OF}}
\index{TIM\_SR\_CC1OF@{TIM\_SR\_CC1OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC1OF}{TIM\_SR\_CC1OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC1\+OF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Capture/\+Compare 1 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}\label{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC2IF@{TIM\_SR\_CC2IF}}
\index{TIM\_SR\_CC2IF@{TIM\_SR\_CC2IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC2IF}{TIM\_SR\_CC2IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC2\+IF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Capture/\+Compare 2 interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}\label{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC2OF@{TIM\_SR\_CC2OF}}
\index{TIM\_SR\_CC2OF@{TIM\_SR\_CC2OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC2OF}{TIM\_SR\_CC2OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC2\+OF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Capture/\+Compare 2 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}\label{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC3IF@{TIM\_SR\_CC3IF}}
\index{TIM\_SR\_CC3IF@{TIM\_SR\_CC3IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC3IF}{TIM\_SR\_CC3IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC3\+IF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Capture/\+Compare 3 interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}\label{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC3OF@{TIM\_SR\_CC3OF}}
\index{TIM\_SR\_CC3OF@{TIM\_SR\_CC3OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC3OF}{TIM\_SR\_CC3OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC3\+OF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Capture/\+Compare 3 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}\label{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC4IF@{TIM\_SR\_CC4IF}}
\index{TIM\_SR\_CC4IF@{TIM\_SR\_CC4IF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC4IF}{TIM\_SR\_CC4IF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC4\+IF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Capture/\+Compare 4 interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}\label{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_CC4OF@{TIM\_SR\_CC4OF}}
\index{TIM\_SR\_CC4OF@{TIM\_SR\_CC4OF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_CC4OF}{TIM\_SR\_CC4OF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+CC4\+OF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Capture/\+Compare 4 Overcapture Flag \Hypertarget{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}\label{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_COMIF@{TIM\_SR\_COMIF}}
\index{TIM\_SR\_COMIF@{TIM\_SR\_COMIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_COMIF}{TIM\_SR\_COMIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+COMIF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

COM interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}\label{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_TIF@{TIM\_SR\_TIF}}
\index{TIM\_SR\_TIF@{TIM\_SR\_TIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_TIF}{TIM\_SR\_TIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+TIF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Trigger interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}\label{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!TIM\_SR\_UIF@{TIM\_SR\_UIF}}
\index{TIM\_SR\_UIF@{TIM\_SR\_UIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_SR\_UIF}{TIM\_SR\_UIF}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+SR\+\_\+\+UIF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Update interrupt Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}\label{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_BRR\_DIV\_Fraction@{USART\_BRR\_DIV\_Fraction}}
\index{USART\_BRR\_DIV\_Fraction@{USART\_BRR\_DIV\_Fraction}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_BRR\_DIV\_Fraction}{USART\_BRR\_DIV\_Fraction}}
{\footnotesize\ttfamily \#define USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)}

Fraction of USARTDIV \Hypertarget{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}\label{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_BRR\_DIV\_Mantissa@{USART\_BRR\_DIV\_Mantissa}}
\index{USART\_BRR\_DIV\_Mantissa@{USART\_BRR\_DIV\_Mantissa}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_BRR\_DIV\_Mantissa}{USART\_BRR\_DIV\_Mantissa}}
{\footnotesize\ttfamily \#define USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFF0)}

Mantissa of USARTDIV \Hypertarget{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}\label{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_IDLEIE@{USART\_CR1\_IDLEIE}}
\index{USART\_CR1\_IDLEIE@{USART\_CR1\_IDLEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_IDLEIE}{USART\_CR1\_IDLEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+IDLEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

IDLE Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}\label{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_M@{USART\_CR1\_M}}
\index{USART\_CR1\_M@{USART\_CR1\_M}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_M}{USART\_CR1\_M}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+M~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Word length ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}\label{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_OVER8@{USART\_CR1\_OVER8}}
\index{USART\_CR1\_OVER8@{USART\_CR1\_OVER8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_OVER8}{USART\_CR1\_OVER8}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+OVER8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x8000)}

USART Oversampling by 8 enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}\label{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PCE@{USART\_CR1\_PCE}}
\index{USART\_CR1\_PCE@{USART\_CR1\_PCE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_PCE}{USART\_CR1\_PCE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PCE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Parity Control Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}\label{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PEIE@{USART\_CR1\_PEIE}}
\index{USART\_CR1\_PEIE@{USART\_CR1\_PEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_PEIE}{USART\_CR1\_PEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

PE Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}\label{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_PS@{USART\_CR1\_PS}}
\index{USART\_CR1\_PS@{USART\_CR1\_PS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_PS}{USART\_CR1\_PS}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+PS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Parity Selection ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}\label{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RE@{USART\_CR1\_RE}}
\index{USART\_CR1\_RE@{USART\_CR1\_RE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_RE}{USART\_CR1\_RE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Receiver Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}\label{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RWU@{USART\_CR1\_RWU}}
\index{USART\_CR1\_RWU@{USART\_CR1\_RWU}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_RWU}{USART\_CR1\_RWU}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RWU~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Receiver wakeup ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}\label{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_RXNEIE@{USART\_CR1\_RXNEIE}}
\index{USART\_CR1\_RXNEIE@{USART\_CR1\_RXNEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_RXNEIE}{USART\_CR1\_RXNEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+RXNEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

RXNE Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}\label{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_SBK@{USART\_CR1\_SBK}}
\index{USART\_CR1\_SBK@{USART\_CR1\_SBK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_SBK}{USART\_CR1\_SBK}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+SBK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Send Break ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}\label{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TCIE@{USART\_CR1\_TCIE}}
\index{USART\_CR1\_TCIE@{USART\_CR1\_TCIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_TCIE}{USART\_CR1\_TCIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TCIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Transmission Complete Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}\label{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TE@{USART\_CR1\_TE}}
\index{USART\_CR1\_TE@{USART\_CR1\_TE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_TE}{USART\_CR1\_TE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Transmitter Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}\label{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_TXEIE@{USART\_CR1\_TXEIE}}
\index{USART\_CR1\_TXEIE@{USART\_CR1\_TXEIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_TXEIE}{USART\_CR1\_TXEIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+TXEIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

PE Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}\label{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_UE@{USART\_CR1\_UE}}
\index{USART\_CR1\_UE@{USART\_CR1\_UE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_UE}{USART\_CR1\_UE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+UE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

USART Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}\label{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR1\_WAKE@{USART\_CR1\_WAKE}}
\index{USART\_CR1\_WAKE@{USART\_CR1\_WAKE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR1\_WAKE}{USART\_CR1\_WAKE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR1\+\_\+\+WAKE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Wakeup method ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}\label{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_ADD@{USART\_CR2\_ADD}}
\index{USART\_CR2\_ADD@{USART\_CR2\_ADD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_ADD}{USART\_CR2\_ADD}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+ADD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000F)}

Address of the USART node ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}\label{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}}
\index{USART\_CR2\_CLKEN@{USART\_CR2\_CLKEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_CLKEN}{USART\_CR2\_CLKEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CLKEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

Clock Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}\label{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CPHA@{USART\_CR2\_CPHA}}
\index{USART\_CR2\_CPHA@{USART\_CR2\_CPHA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_CPHA}{USART\_CR2\_CPHA}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPHA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Clock Phase ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}\label{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_CPOL@{USART\_CR2\_CPOL}}
\index{USART\_CR2\_CPOL@{USART\_CR2\_CPOL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_CPOL}{USART\_CR2\_CPOL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+CPOL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

Clock Polarity ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}\label{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBCL@{USART\_CR2\_LBCL}}
\index{USART\_CR2\_LBCL@{USART\_CR2\_LBCL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LBCL}{USART\_CR2\_LBCL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBCL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Last Bit Clock pulse ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}\label{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}}
\index{USART\_CR2\_LBDIE@{USART\_CR2\_LBDIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LBDIE}{USART\_CR2\_LBDIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

LIN Break Detection Interrupt Enable \Hypertarget{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}\label{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LBDL@{USART\_CR2\_LBDL}}
\index{USART\_CR2\_LBDL@{USART\_CR2\_LBDL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LBDL}{USART\_CR2\_LBDL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LBDL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

LIN Break Detection Length ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}\label{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_LINEN@{USART\_CR2\_LINEN}}
\index{USART\_CR2\_LINEN@{USART\_CR2\_LINEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_LINEN}{USART\_CR2\_LINEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+LINEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x4000)}

LIN mode enable \Hypertarget{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}\label{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP@{USART\_CR2\_STOP}}
\index{USART\_CR2\_STOP@{USART\_CR2\_STOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_STOP}{USART\_CR2\_STOP}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x3000)}

STOP\mbox{[}1\+:0\mbox{]} bits (STOP bits) \Hypertarget{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}\label{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP\_0@{USART\_CR2\_STOP\_0}}
\index{USART\_CR2\_STOP\_0@{USART\_CR2\_STOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_STOP\_0}{USART\_CR2\_STOP\_0}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}\label{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR2\_STOP\_1@{USART\_CR2\_STOP\_1}}
\index{USART\_CR2\_STOP\_1@{USART\_CR2\_STOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR2\_STOP\_1}{USART\_CR2\_STOP\_1}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x2000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}\label{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_CTSE@{USART\_CR3\_CTSE}}
\index{USART\_CR3\_CTSE@{USART\_CR3\_CTSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_CTSE}{USART\_CR3\_CTSE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

CTS Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}\label{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}}
\index{USART\_CR3\_CTSIE@{USART\_CR3\_CTSIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_CTSIE}{USART\_CR3\_CTSIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+CTSIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0400)}

CTS Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}\label{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_DMAR@{USART\_CR3\_DMAR}}
\index{USART\_CR3\_DMAR@{USART\_CR3\_DMAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_DMAR}{USART\_CR3\_DMAR}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

DMA Enable Receiver ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}\label{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_DMAT@{USART\_CR3\_DMAT}}
\index{USART\_CR3\_DMAT@{USART\_CR3\_DMAT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_DMAT}{USART\_CR3\_DMAT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+DMAT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

DMA Enable Transmitter ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}\label{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_EIE@{USART\_CR3\_EIE}}
\index{USART\_CR3\_EIE@{USART\_CR3\_EIE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_EIE}{USART\_CR3\_EIE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+EIE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Error Interrupt Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}\label{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}}
\index{USART\_CR3\_HDSEL@{USART\_CR3\_HDSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_HDSEL}{USART\_CR3\_HDSEL}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+HDSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Half-\/\+Duplex Selection ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}\label{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_IREN@{USART\_CR3\_IREN}}
\index{USART\_CR3\_IREN@{USART\_CR3\_IREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_IREN}{USART\_CR3\_IREN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IREN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Ir\+DA mode Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}\label{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_IRLP@{USART\_CR3\_IRLP}}
\index{USART\_CR3\_IRLP@{USART\_CR3\_IRLP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_IRLP}{USART\_CR3\_IRLP}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+IRLP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Ir\+DA Low-\/\+Power ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}\label{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_NACK@{USART\_CR3\_NACK}}
\index{USART\_CR3\_NACK@{USART\_CR3\_NACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_NACK}{USART\_CR3\_NACK}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+NACK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Smartcard NACK enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}\label{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}}
\index{USART\_CR3\_ONEBIT@{USART\_CR3\_ONEBIT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_ONEBIT}{USART\_CR3\_ONEBIT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+ONEBIT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0800)}

USART One bit method enable \Hypertarget{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}\label{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_RTSE@{USART\_CR3\_RTSE}}
\index{USART\_CR3\_RTSE@{USART\_CR3\_RTSE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_RTSE}{USART\_CR3\_RTSE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+RTSE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

RTS Enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}\label{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_CR3\_SCEN@{USART\_CR3\_SCEN}}
\index{USART\_CR3\_SCEN@{USART\_CR3\_SCEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_CR3\_SCEN}{USART\_CR3\_SCEN}}
{\footnotesize\ttfamily \#define USART\+\_\+\+CR3\+\_\+\+SCEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Smartcard mode enable ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}\label{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_DR\_DR@{USART\_DR\_DR}}
\index{USART\_DR\_DR@{USART\_DR\_DR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_DR\_DR}{USART\_DR\_DR}}
{\footnotesize\ttfamily \#define USART\+\_\+\+DR\+\_\+\+DR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+FF)}

Data value \Hypertarget{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}\label{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_GT@{USART\_GTPR\_GT}}
\index{USART\_GTPR\_GT@{USART\_GTPR\_GT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_GT}{USART\_GTPR\_GT}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+GT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF00)}

Guard time value \Hypertarget{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}\label{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC@{USART\_GTPR\_PSC}}
\index{USART\_GTPR\_PSC@{USART\_GTPR\_PSC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC}{USART\_GTPR\_PSC}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF)}

PSC\mbox{[}7\+:0\mbox{]} bits (Prescaler value) \Hypertarget{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}\label{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_0@{USART\_GTPR\_PSC\_0}}
\index{USART\_GTPR\_PSC\_0@{USART\_GTPR\_PSC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_0}{USART\_GTPR\_PSC\_0}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}\label{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_1@{USART\_GTPR\_PSC\_1}}
\index{USART\_GTPR\_PSC\_1@{USART\_GTPR\_PSC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_1}{USART\_GTPR\_PSC\_1}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}\label{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_2@{USART\_GTPR\_PSC\_2}}
\index{USART\_GTPR\_PSC\_2@{USART\_GTPR\_PSC\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_2}{USART\_GTPR\_PSC\_2}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}\label{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_3@{USART\_GTPR\_PSC\_3}}
\index{USART\_GTPR\_PSC\_3@{USART\_GTPR\_PSC\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_3}{USART\_GTPR\_PSC\_3}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}\label{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_4@{USART\_GTPR\_PSC\_4}}
\index{USART\_GTPR\_PSC\_4@{USART\_GTPR\_PSC\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_4}{USART\_GTPR\_PSC\_4}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}\label{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_5@{USART\_GTPR\_PSC\_5}}
\index{USART\_GTPR\_PSC\_5@{USART\_GTPR\_PSC\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_5}{USART\_GTPR\_PSC\_5}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}\label{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_6@{USART\_GTPR\_PSC\_6}}
\index{USART\_GTPR\_PSC\_6@{USART\_GTPR\_PSC\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_6}{USART\_GTPR\_PSC\_6}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}\label{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_GTPR\_PSC\_7@{USART\_GTPR\_PSC\_7}}
\index{USART\_GTPR\_PSC\_7@{USART\_GTPR\_PSC\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_GTPR\_PSC\_7}{USART\_GTPR\_PSC\_7}}
{\footnotesize\ttfamily \#define USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}\label{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_CTS@{USART\_SR\_CTS}}
\index{USART\_SR\_CTS@{USART\_SR\_CTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_CTS}{USART\_SR\_CTS}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+CTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

CTS Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}\label{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_FE@{USART\_SR\_FE}}
\index{USART\_SR\_FE@{USART\_SR\_FE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_FE}{USART\_SR\_FE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+FE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Framing Error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}\label{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_IDLE@{USART\_SR\_IDLE}}
\index{USART\_SR\_IDLE@{USART\_SR\_IDLE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_IDLE}{USART\_SR\_IDLE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+IDLE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

IDLE line detected ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}\label{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_LBD@{USART\_SR\_LBD}}
\index{USART\_SR\_LBD@{USART\_SR\_LBD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_LBD}{USART\_SR\_LBD}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+LBD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

LIN Break Detection Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}\label{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_NE@{USART\_SR\_NE}}
\index{USART\_SR\_NE@{USART\_SR\_NE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_NE}{USART\_SR\_NE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+NE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Noise Error Flag ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}\label{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_ORE@{USART\_SR\_ORE}}
\index{USART\_SR\_ORE@{USART\_SR\_ORE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_ORE}{USART\_SR\_ORE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+ORE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Over\+Run Error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}\label{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_PE@{USART\_SR\_PE}}
\index{USART\_SR\_PE@{USART\_SR\_PE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_PE}{USART\_SR\_PE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+PE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Parity Error ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}\label{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_RXNE@{USART\_SR\_RXNE}}
\index{USART\_SR\_RXNE@{USART\_SR\_RXNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_RXNE}{USART\_SR\_RXNE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+RXNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Read Data Register Not Empty \Hypertarget{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}\label{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_TC@{USART\_SR\_TC}}
\index{USART\_SR\_TC@{USART\_SR\_TC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_TC}{USART\_SR\_TC}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Transmission Complete ~\newline
 \Hypertarget{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}\label{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USART\_SR\_TXE@{USART\_SR\_TXE}}
\index{USART\_SR\_TXE@{USART\_SR\_TXE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USART\_SR\_TXE}{USART\_SR\_TXE}}
{\footnotesize\ttfamily \#define USART\+\_\+\+SR\+\_\+\+TXE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Transmit Data Register Empty \Hypertarget{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}\label{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_BCNT@{USB\_OTG\_BCNT}}
\index{USB\_OTG\_BCNT@{USB\_OTG\_BCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_BCNT}{USB\_OTG\_BCNT}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+BCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FF0)}

Byte count \Hypertarget{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}\label{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_BCNT@{USB\_OTG\_BCNT}}
\index{USB\_OTG\_BCNT@{USB\_OTG\_BCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_BCNT}{USB\_OTG\_BCNT}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+BCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FF0)}

Byte count \Hypertarget{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}\label{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}}
\index{USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM}{USB\_OTG\_CHNUM}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

Channel number \Hypertarget{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}\label{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}}
\index{USB\_OTG\_CHNUM@{USB\_OTG\_CHNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM}{USB\_OTG\_CHNUM}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

Channel number \Hypertarget{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}\label{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}}
\index{USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_0}{USB\_OTG\_CHNUM\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}\label{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}}
\index{USB\_OTG\_CHNUM\_0@{USB\_OTG\_CHNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_0}{USB\_OTG\_CHNUM\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}\label{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}}
\index{USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_1}{USB\_OTG\_CHNUM\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}\label{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}}
\index{USB\_OTG\_CHNUM\_1@{USB\_OTG\_CHNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_1}{USB\_OTG\_CHNUM\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}\label{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}}
\index{USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_2}{USB\_OTG\_CHNUM\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}\label{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}}
\index{USB\_OTG\_CHNUM\_2@{USB\_OTG\_CHNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_2}{USB\_OTG\_CHNUM\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}\label{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}}
\index{USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_3}{USB\_OTG\_CHNUM\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}\label{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}}
\index{USB\_OTG\_CHNUM\_3@{USB\_OTG\_CHNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CHNUM\_3}{USB\_OTG\_CHNUM\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}\label{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_CID\_PRODUCT\_ID@{USB\_OTG\_CID\_PRODUCT\_ID}}
\index{USB\_OTG\_CID\_PRODUCT\_ID@{USB\_OTG\_CID\_PRODUCT\_ID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_CID\_PRODUCT\_ID}{USB\_OTG\_CID\_PRODUCT\_ID}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

Product ID field \Hypertarget{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}\label{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINT\_IEPINT@{USB\_OTG\_DAINT\_IEPINT}}
\index{USB\_OTG\_DAINT\_IEPINT@{USB\_OTG\_DAINT\_IEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DAINT\_IEPINT}{USB\_OTG\_DAINT\_IEPINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

IN endpoint interrupt bits \Hypertarget{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}\label{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINT\_OEPINT@{USB\_OTG\_DAINT\_OEPINT}}
\index{USB\_OTG\_DAINT\_OEPINT@{USB\_OTG\_DAINT\_OEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DAINT\_OEPINT}{USB\_OTG\_DAINT\_OEPINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

OUT endpoint interrupt bits \Hypertarget{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}\label{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINTMSK\_IEPM@{USB\_OTG\_DAINTMSK\_IEPM}}
\index{USB\_OTG\_DAINTMSK\_IEPM@{USB\_OTG\_DAINTMSK\_IEPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DAINTMSK\_IEPM}{USB\_OTG\_DAINTMSK\_IEPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

IN EP interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}\label{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DAINTMSK\_OEPM@{USB\_OTG\_DAINTMSK\_OEPM}}
\index{USB\_OTG\_DAINTMSK\_OEPM@{USB\_OTG\_DAINTMSK\_OEPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DAINTMSK\_OEPM}{USB\_OTG\_DAINTMSK\_OEPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

OUT EP interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}\label{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD@{USB\_OTG\_DCFG\_DAD}}
\index{USB\_OTG\_DCFG\_DAD@{USB\_OTG\_DCFG\_DAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD}{USB\_OTG\_DCFG\_DAD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+F0)}

Device address \Hypertarget{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}\label{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_0@{USB\_OTG\_DCFG\_DAD\_0}}
\index{USB\_OTG\_DCFG\_DAD\_0@{USB\_OTG\_DCFG\_DAD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_0}{USB\_OTG\_DCFG\_DAD\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}\label{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_1@{USB\_OTG\_DCFG\_DAD\_1}}
\index{USB\_OTG\_DCFG\_DAD\_1@{USB\_OTG\_DCFG\_DAD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_1}{USB\_OTG\_DCFG\_DAD\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}\label{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_2@{USB\_OTG\_DCFG\_DAD\_2}}
\index{USB\_OTG\_DCFG\_DAD\_2@{USB\_OTG\_DCFG\_DAD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_2}{USB\_OTG\_DCFG\_DAD\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}\label{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_3@{USB\_OTG\_DCFG\_DAD\_3}}
\index{USB\_OTG\_DCFG\_DAD\_3@{USB\_OTG\_DCFG\_DAD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_3}{USB\_OTG\_DCFG\_DAD\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}\label{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_4@{USB\_OTG\_DCFG\_DAD\_4}}
\index{USB\_OTG\_DCFG\_DAD\_4@{USB\_OTG\_DCFG\_DAD\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_4}{USB\_OTG\_DCFG\_DAD\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}\label{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_5@{USB\_OTG\_DCFG\_DAD\_5}}
\index{USB\_OTG\_DCFG\_DAD\_5@{USB\_OTG\_DCFG\_DAD\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_5}{USB\_OTG\_DCFG\_DAD\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}\label{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DAD\_6@{USB\_OTG\_DCFG\_DAD\_6}}
\index{USB\_OTG\_DCFG\_DAD\_6@{USB\_OTG\_DCFG\_DAD\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DAD\_6}{USB\_OTG\_DCFG\_DAD\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}\label{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DSPD@{USB\_OTG\_DCFG\_DSPD}}
\index{USB\_OTG\_DCFG\_DSPD@{USB\_OTG\_DCFG\_DSPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DSPD}{USB\_OTG\_DCFG\_DSPD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

Device speed \Hypertarget{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}\label{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DSPD\_0@{USB\_OTG\_DCFG\_DSPD\_0}}
\index{USB\_OTG\_DCFG\_DSPD\_0@{USB\_OTG\_DCFG\_DSPD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DSPD\_0}{USB\_OTG\_DCFG\_DSPD\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}\label{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_DSPD\_1@{USB\_OTG\_DCFG\_DSPD\_1}}
\index{USB\_OTG\_DCFG\_DSPD\_1@{USB\_OTG\_DCFG\_DSPD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_DSPD\_1}{USB\_OTG\_DCFG\_DSPD\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}\label{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_NZLSOHSK@{USB\_OTG\_DCFG\_NZLSOHSK}}
\index{USB\_OTG\_DCFG\_NZLSOHSK@{USB\_OTG\_DCFG\_NZLSOHSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_NZLSOHSK}{USB\_OTG\_DCFG\_NZLSOHSK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Nonzero-\/length status OUT handshake \Hypertarget{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}\label{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PERSCHIVL@{USB\_OTG\_DCFG\_PERSCHIVL}}
\index{USB\_OTG\_DCFG\_PERSCHIVL@{USB\_OTG\_DCFG\_PERSCHIVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_PERSCHIVL}{USB\_OTG\_DCFG\_PERSCHIVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03000000)}

Periodic scheduling interval \Hypertarget{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}\label{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PERSCHIVL\_0@{USB\_OTG\_DCFG\_PERSCHIVL\_0}}
\index{USB\_OTG\_DCFG\_PERSCHIVL\_0@{USB\_OTG\_DCFG\_PERSCHIVL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_PERSCHIVL\_0}{USB\_OTG\_DCFG\_PERSCHIVL\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}\label{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PERSCHIVL\_1@{USB\_OTG\_DCFG\_PERSCHIVL\_1}}
\index{USB\_OTG\_DCFG\_PERSCHIVL\_1@{USB\_OTG\_DCFG\_PERSCHIVL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_PERSCHIVL\_1}{USB\_OTG\_DCFG\_PERSCHIVL\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}\label{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PFIVL@{USB\_OTG\_DCFG\_PFIVL}}
\index{USB\_OTG\_DCFG\_PFIVL@{USB\_OTG\_DCFG\_PFIVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_PFIVL}{USB\_OTG\_DCFG\_PFIVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001800)}

Periodic (micro)frame interval \Hypertarget{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}\label{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PFIVL\_0@{USB\_OTG\_DCFG\_PFIVL\_0}}
\index{USB\_OTG\_DCFG\_PFIVL\_0@{USB\_OTG\_DCFG\_PFIVL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_PFIVL\_0}{USB\_OTG\_DCFG\_PFIVL\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}\label{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCFG\_PFIVL\_1@{USB\_OTG\_DCFG\_PFIVL\_1}}
\index{USB\_OTG\_DCFG\_PFIVL\_1@{USB\_OTG\_DCFG\_PFIVL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCFG\_PFIVL\_1}{USB\_OTG\_DCFG\_PFIVL\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}\label{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_CGINAK@{USB\_OTG\_DCTL\_CGINAK}}
\index{USB\_OTG\_DCTL\_CGINAK@{USB\_OTG\_DCTL\_CGINAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_CGINAK}{USB\_OTG\_DCTL\_CGINAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Clear global IN NAK \Hypertarget{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}\label{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_CGONAK@{USB\_OTG\_DCTL\_CGONAK}}
\index{USB\_OTG\_DCTL\_CGONAK@{USB\_OTG\_DCTL\_CGONAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_CGONAK}{USB\_OTG\_DCTL\_CGONAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Clear global OUT NAK \Hypertarget{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}\label{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_GINSTS@{USB\_OTG\_DCTL\_GINSTS}}
\index{USB\_OTG\_DCTL\_GINSTS@{USB\_OTG\_DCTL\_GINSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_GINSTS}{USB\_OTG\_DCTL\_GINSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Global IN NAK status \Hypertarget{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}\label{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_GONSTS@{USB\_OTG\_DCTL\_GONSTS}}
\index{USB\_OTG\_DCTL\_GONSTS@{USB\_OTG\_DCTL\_GONSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_GONSTS}{USB\_OTG\_DCTL\_GONSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Global OUT NAK status \Hypertarget{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}\label{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_POPRGDNE@{USB\_OTG\_DCTL\_POPRGDNE}}
\index{USB\_OTG\_DCTL\_POPRGDNE@{USB\_OTG\_DCTL\_POPRGDNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_POPRGDNE}{USB\_OTG\_DCTL\_POPRGDNE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Power-\/on programming done \Hypertarget{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}\label{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_RWUSIG@{USB\_OTG\_DCTL\_RWUSIG}}
\index{USB\_OTG\_DCTL\_RWUSIG@{USB\_OTG\_DCTL\_RWUSIG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_RWUSIG}{USB\_OTG\_DCTL\_RWUSIG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Remote wakeup signaling \Hypertarget{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}\label{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_SDIS@{USB\_OTG\_DCTL\_SDIS}}
\index{USB\_OTG\_DCTL\_SDIS@{USB\_OTG\_DCTL\_SDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_SDIS}{USB\_OTG\_DCTL\_SDIS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Soft disconnect \Hypertarget{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}\label{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_SGINAK@{USB\_OTG\_DCTL\_SGINAK}}
\index{USB\_OTG\_DCTL\_SGINAK@{USB\_OTG\_DCTL\_SGINAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_SGINAK}{USB\_OTG\_DCTL\_SGINAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Set global IN NAK \Hypertarget{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}\label{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_SGONAK@{USB\_OTG\_DCTL\_SGONAK}}
\index{USB\_OTG\_DCTL\_SGONAK@{USB\_OTG\_DCTL\_SGONAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_SGONAK}{USB\_OTG\_DCTL\_SGONAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Set global OUT NAK \Hypertarget{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}\label{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL@{USB\_OTG\_DCTL\_TCTL}}
\index{USB\_OTG\_DCTL\_TCTL@{USB\_OTG\_DCTL\_TCTL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_TCTL}{USB\_OTG\_DCTL\_TCTL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000070)}

Test control \Hypertarget{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}\label{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL\_0@{USB\_OTG\_DCTL\_TCTL\_0}}
\index{USB\_OTG\_DCTL\_TCTL\_0@{USB\_OTG\_DCTL\_TCTL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_TCTL\_0}{USB\_OTG\_DCTL\_TCTL\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}\label{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL\_1@{USB\_OTG\_DCTL\_TCTL\_1}}
\index{USB\_OTG\_DCTL\_TCTL\_1@{USB\_OTG\_DCTL\_TCTL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_TCTL\_1}{USB\_OTG\_DCTL\_TCTL\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}\label{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DCTL\_TCTL\_2@{USB\_OTG\_DCTL\_TCTL\_2}}
\index{USB\_OTG\_DCTL\_TCTL\_2@{USB\_OTG\_DCTL\_TCTL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DCTL\_TCTL\_2}{USB\_OTG\_DCTL\_TCTL\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}\label{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINT\_IEP1INT@{USB\_OTG\_DEACHINT\_IEP1INT}}
\index{USB\_OTG\_DEACHINT\_IEP1INT@{USB\_OTG\_DEACHINT\_IEP1INT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DEACHINT\_IEP1INT}{USB\_OTG\_DEACHINT\_IEP1INT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

IN endpoint 1interrupt bit \Hypertarget{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}\label{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINT\_OEP1INT@{USB\_OTG\_DEACHINT\_OEP1INT}}
\index{USB\_OTG\_DEACHINT\_OEP1INT@{USB\_OTG\_DEACHINT\_OEP1INT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DEACHINT\_OEP1INT}{USB\_OTG\_DEACHINT\_OEP1INT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

OUT endpoint 1 interrupt bit \Hypertarget{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}\label{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINTMSK\_IEP1INTM@{USB\_OTG\_DEACHINTMSK\_IEP1INTM}}
\index{USB\_OTG\_DEACHINTMSK\_IEP1INTM@{USB\_OTG\_DEACHINTMSK\_IEP1INTM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DEACHINTMSK\_IEP1INTM}{USB\_OTG\_DEACHINTMSK\_IEP1INTM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

IN Endpoint 1 interrupt mask bit \Hypertarget{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}\label{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DEACHINTMSK\_OEP1INTM@{USB\_OTG\_DEACHINTMSK\_OEP1INTM}}
\index{USB\_OTG\_DEACHINTMSK\_OEP1INTM@{USB\_OTG\_DEACHINTMSK\_OEP1INTM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DEACHINTMSK\_OEP1INTM}{USB\_OTG\_DEACHINTMSK\_OEP1INTM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

OUT Endpoint 1 interrupt mask bit \Hypertarget{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}\label{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_CNAK@{USB\_OTG\_DIEPCTL\_CNAK}}
\index{USB\_OTG\_DIEPCTL\_CNAK@{USB\_OTG\_DIEPCTL\_CNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_CNAK}{USB\_OTG\_DIEPCTL\_CNAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Clear NAK \Hypertarget{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}\label{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EONUM\_DPID@{USB\_OTG\_DIEPCTL\_EONUM\_DPID}}
\index{USB\_OTG\_DIEPCTL\_EONUM\_DPID@{USB\_OTG\_DIEPCTL\_EONUM\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_EONUM\_DPID}{USB\_OTG\_DIEPCTL\_EONUM\_DPID}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Even/odd frame \Hypertarget{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}\label{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPDIS@{USB\_OTG\_DIEPCTL\_EPDIS}}
\index{USB\_OTG\_DIEPCTL\_EPDIS@{USB\_OTG\_DIEPCTL\_EPDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_EPDIS}{USB\_OTG\_DIEPCTL\_EPDIS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Endpoint disable \Hypertarget{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}\label{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPENA@{USB\_OTG\_DIEPCTL\_EPENA}}
\index{USB\_OTG\_DIEPCTL\_EPENA@{USB\_OTG\_DIEPCTL\_EPENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_EPENA}{USB\_OTG\_DIEPCTL\_EPENA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Endpoint enable \Hypertarget{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}\label{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPTYP@{USB\_OTG\_DIEPCTL\_EPTYP}}
\index{USB\_OTG\_DIEPCTL\_EPTYP@{USB\_OTG\_DIEPCTL\_EPTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_EPTYP}{USB\_OTG\_DIEPCTL\_EPTYP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)}

Endpoint type \Hypertarget{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}\label{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPTYP\_0@{USB\_OTG\_DIEPCTL\_EPTYP\_0}}
\index{USB\_OTG\_DIEPCTL\_EPTYP\_0@{USB\_OTG\_DIEPCTL\_EPTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_EPTYP\_0}{USB\_OTG\_DIEPCTL\_EPTYP\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}\label{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_EPTYP\_1@{USB\_OTG\_DIEPCTL\_EPTYP\_1}}
\index{USB\_OTG\_DIEPCTL\_EPTYP\_1@{USB\_OTG\_DIEPCTL\_EPTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_EPTYP\_1}{USB\_OTG\_DIEPCTL\_EPTYP\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}\label{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_MPSIZ@{USB\_OTG\_DIEPCTL\_MPSIZ}}
\index{USB\_OTG\_DIEPCTL\_MPSIZ@{USB\_OTG\_DIEPCTL\_MPSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_MPSIZ}{USB\_OTG\_DIEPCTL\_MPSIZ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FF)}

Maximum packet size \Hypertarget{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}\label{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_NAKSTS@{USB\_OTG\_DIEPCTL\_NAKSTS}}
\index{USB\_OTG\_DIEPCTL\_NAKSTS@{USB\_OTG\_DIEPCTL\_NAKSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_NAKSTS}{USB\_OTG\_DIEPCTL\_NAKSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

NAK status \Hypertarget{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}\label{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}}
\index{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}{USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Set DATA0 PID \Hypertarget{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}\label{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_SNAK@{USB\_OTG\_DIEPCTL\_SNAK}}
\index{USB\_OTG\_DIEPCTL\_SNAK@{USB\_OTG\_DIEPCTL\_SNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_SNAK}{USB\_OTG\_DIEPCTL\_SNAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Set NAK \Hypertarget{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}\label{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_SODDFRM@{USB\_OTG\_DIEPCTL\_SODDFRM}}
\index{USB\_OTG\_DIEPCTL\_SODDFRM@{USB\_OTG\_DIEPCTL\_SODDFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_SODDFRM}{USB\_OTG\_DIEPCTL\_SODDFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Set odd frame \Hypertarget{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}\label{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_STALL@{USB\_OTG\_DIEPCTL\_STALL}}
\index{USB\_OTG\_DIEPCTL\_STALL@{USB\_OTG\_DIEPCTL\_STALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_STALL}{USB\_OTG\_DIEPCTL\_STALL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

STALL handshake \Hypertarget{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}\label{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM@{USB\_OTG\_DIEPCTL\_TXFNUM}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM@{USB\_OTG\_DIEPCTL\_TXFNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_TXFNUM}{USB\_OTG\_DIEPCTL\_TXFNUM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03\+C00000)}

Tx\+FIFO number \Hypertarget{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}\label{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_0@{USB\_OTG\_DIEPCTL\_TXFNUM\_0}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_0@{USB\_OTG\_DIEPCTL\_TXFNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_TXFNUM\_0}{USB\_OTG\_DIEPCTL\_TXFNUM\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}\label{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_1@{USB\_OTG\_DIEPCTL\_TXFNUM\_1}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_1@{USB\_OTG\_DIEPCTL\_TXFNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_TXFNUM\_1}{USB\_OTG\_DIEPCTL\_TXFNUM\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}\label{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_2@{USB\_OTG\_DIEPCTL\_TXFNUM\_2}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_2@{USB\_OTG\_DIEPCTL\_TXFNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_TXFNUM\_2}{USB\_OTG\_DIEPCTL\_TXFNUM\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}\label{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_TXFNUM\_3@{USB\_OTG\_DIEPCTL\_TXFNUM\_3}}
\index{USB\_OTG\_DIEPCTL\_TXFNUM\_3@{USB\_OTG\_DIEPCTL\_TXFNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_TXFNUM\_3}{USB\_OTG\_DIEPCTL\_TXFNUM\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}\label{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPCTL\_USBAEP@{USB\_OTG\_DIEPCTL\_USBAEP}}
\index{USB\_OTG\_DIEPCTL\_USBAEP@{USB\_OTG\_DIEPCTL\_USBAEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPCTL\_USBAEP}{USB\_OTG\_DIEPCTL\_USBAEP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

USB active endpoint \Hypertarget{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}\label{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPDMA\_DMAADDR@{USB\_OTG\_DIEPDMA\_DMAADDR}}
\index{USB\_OTG\_DIEPDMA\_DMAADDR@{USB\_OTG\_DIEPDMA\_DMAADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPDMA\_DMAADDR}{USB\_OTG\_DIEPDMA\_DMAADDR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

DMA address \Hypertarget{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}\label{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_BIM@{USB\_OTG\_DIEPEACHMSK1\_BIM}}
\index{USB\_OTG\_DIEPEACHMSK1\_BIM@{USB\_OTG\_DIEPEACHMSK1\_BIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_BIM}{USB\_OTG\_DIEPEACHMSK1\_BIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

BNA interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}\label{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_EPDM@{USB\_OTG\_DIEPEACHMSK1\_EPDM}}
\index{USB\_OTG\_DIEPEACHMSK1\_EPDM@{USB\_OTG\_DIEPEACHMSK1\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_EPDM}{USB\_OTG\_DIEPEACHMSK1\_EPDM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Endpoint disabled interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}\label{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_INEPNEM@{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}}
\index{USB\_OTG\_DIEPEACHMSK1\_INEPNEM@{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}{USB\_OTG\_DIEPEACHMSK1\_INEPNEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

IN endpoint NAK effective mask \Hypertarget{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}\label{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_INEPNMM@{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}}
\index{USB\_OTG\_DIEPEACHMSK1\_INEPNMM@{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}{USB\_OTG\_DIEPEACHMSK1\_INEPNMM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

IN token received with EP mismatch mask \Hypertarget{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}\label{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}}
\index{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}{USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

IN token received when Tx\+FIFO empty mask \Hypertarget{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}\label{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_NAKM@{USB\_OTG\_DIEPEACHMSK1\_NAKM}}
\index{USB\_OTG\_DIEPEACHMSK1\_NAKM@{USB\_OTG\_DIEPEACHMSK1\_NAKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_NAKM}{USB\_OTG\_DIEPEACHMSK1\_NAKM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

NAK interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}\label{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_TOM@{USB\_OTG\_DIEPEACHMSK1\_TOM}}
\index{USB\_OTG\_DIEPEACHMSK1\_TOM@{USB\_OTG\_DIEPEACHMSK1\_TOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_TOM}{USB\_OTG\_DIEPEACHMSK1\_TOM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Timeout condition mask (nonisochronous endpoints) \Hypertarget{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}\label{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_TXFURM@{USB\_OTG\_DIEPEACHMSK1\_TXFURM}}
\index{USB\_OTG\_DIEPEACHMSK1\_TXFURM@{USB\_OTG\_DIEPEACHMSK1\_TXFURM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_TXFURM}{USB\_OTG\_DIEPEACHMSK1\_TXFURM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

FIFO underrun mask \Hypertarget{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}\label{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEACHMSK1\_XFRCM@{USB\_OTG\_DIEPEACHMSK1\_XFRCM}}
\index{USB\_OTG\_DIEPEACHMSK1\_XFRCM@{USB\_OTG\_DIEPEACHMSK1\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEACHMSK1\_XFRCM}{USB\_OTG\_DIEPEACHMSK1\_XFRCM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}\label{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPEMPMSK\_INEPTXFEM@{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}}
\index{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM@{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}{USB\_OTG\_DIEPEMPMSK\_INEPTXFEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

IN EP Tx FIFO empty interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}\label{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_BERR@{USB\_OTG\_DIEPINT\_BERR}}
\index{USB\_OTG\_DIEPINT\_BERR@{USB\_OTG\_DIEPINT\_BERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_BERR}{USB\_OTG\_DIEPINT\_BERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Babble error interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}\label{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_BNA@{USB\_OTG\_DIEPINT\_BNA}}
\index{USB\_OTG\_DIEPINT\_BNA@{USB\_OTG\_DIEPINT\_BNA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_BNA}{USB\_OTG\_DIEPINT\_BNA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Buffer not available interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}\label{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_EPDISD@{USB\_OTG\_DIEPINT\_EPDISD}}
\index{USB\_OTG\_DIEPINT\_EPDISD@{USB\_OTG\_DIEPINT\_EPDISD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_EPDISD}{USB\_OTG\_DIEPINT\_EPDISD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Endpoint disabled interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}\label{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_INEPNE@{USB\_OTG\_DIEPINT\_INEPNE}}
\index{USB\_OTG\_DIEPINT\_INEPNE@{USB\_OTG\_DIEPINT\_INEPNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_INEPNE}{USB\_OTG\_DIEPINT\_INEPNE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

IN endpoint NAK effective \Hypertarget{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}\label{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_ITTXFE@{USB\_OTG\_DIEPINT\_ITTXFE}}
\index{USB\_OTG\_DIEPINT\_ITTXFE@{USB\_OTG\_DIEPINT\_ITTXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_ITTXFE}{USB\_OTG\_DIEPINT\_ITTXFE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

IN token received when Tx\+FIFO is empty \Hypertarget{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}\label{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_NAK@{USB\_OTG\_DIEPINT\_NAK}}
\index{USB\_OTG\_DIEPINT\_NAK@{USB\_OTG\_DIEPINT\_NAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_NAK}{USB\_OTG\_DIEPINT\_NAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

NAK interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}\label{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_PKTDRPSTS@{USB\_OTG\_DIEPINT\_PKTDRPSTS}}
\index{USB\_OTG\_DIEPINT\_PKTDRPSTS@{USB\_OTG\_DIEPINT\_PKTDRPSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_PKTDRPSTS}{USB\_OTG\_DIEPINT\_PKTDRPSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Packet dropped status \Hypertarget{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}\label{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_TOC@{USB\_OTG\_DIEPINT\_TOC}}
\index{USB\_OTG\_DIEPINT\_TOC@{USB\_OTG\_DIEPINT\_TOC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_TOC}{USB\_OTG\_DIEPINT\_TOC}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Timeout condition \Hypertarget{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}\label{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_TXFE@{USB\_OTG\_DIEPINT\_TXFE}}
\index{USB\_OTG\_DIEPINT\_TXFE@{USB\_OTG\_DIEPINT\_TXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_TXFE}{USB\_OTG\_DIEPINT\_TXFE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Transmit FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}\label{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_TXFIFOUDRN@{USB\_OTG\_DIEPINT\_TXFIFOUDRN}}
\index{USB\_OTG\_DIEPINT\_TXFIFOUDRN@{USB\_OTG\_DIEPINT\_TXFIFOUDRN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_TXFIFOUDRN}{USB\_OTG\_DIEPINT\_TXFIFOUDRN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Transmit Fifo Underrun \Hypertarget{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}\label{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPINT\_XFRC@{USB\_OTG\_DIEPINT\_XFRC}}
\index{USB\_OTG\_DIEPINT\_XFRC@{USB\_OTG\_DIEPINT\_XFRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPINT\_XFRC}{USB\_OTG\_DIEPINT\_XFRC}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}\label{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_BIM@{USB\_OTG\_DIEPMSK\_BIM}}
\index{USB\_OTG\_DIEPMSK\_BIM@{USB\_OTG\_DIEPMSK\_BIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_BIM}{USB\_OTG\_DIEPMSK\_BIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

BNA interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}\label{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_EPDM@{USB\_OTG\_DIEPMSK\_EPDM}}
\index{USB\_OTG\_DIEPMSK\_EPDM@{USB\_OTG\_DIEPMSK\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_EPDM}{USB\_OTG\_DIEPMSK\_EPDM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Endpoint disabled interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}\label{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_INEPNEM@{USB\_OTG\_DIEPMSK\_INEPNEM}}
\index{USB\_OTG\_DIEPMSK\_INEPNEM@{USB\_OTG\_DIEPMSK\_INEPNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_INEPNEM}{USB\_OTG\_DIEPMSK\_INEPNEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

IN endpoint NAK effective mask \Hypertarget{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}\label{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_INEPNMM@{USB\_OTG\_DIEPMSK\_INEPNMM}}
\index{USB\_OTG\_DIEPMSK\_INEPNMM@{USB\_OTG\_DIEPMSK\_INEPNMM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_INEPNMM}{USB\_OTG\_DIEPMSK\_INEPNMM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

IN token received with EP mismatch mask \Hypertarget{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}\label{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_ITTXFEMSK@{USB\_OTG\_DIEPMSK\_ITTXFEMSK}}
\index{USB\_OTG\_DIEPMSK\_ITTXFEMSK@{USB\_OTG\_DIEPMSK\_ITTXFEMSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_ITTXFEMSK}{USB\_OTG\_DIEPMSK\_ITTXFEMSK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

IN token received when Tx\+FIFO empty mask \Hypertarget{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}\label{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_TOM@{USB\_OTG\_DIEPMSK\_TOM}}
\index{USB\_OTG\_DIEPMSK\_TOM@{USB\_OTG\_DIEPMSK\_TOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_TOM}{USB\_OTG\_DIEPMSK\_TOM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Timeout condition mask (nonisochronous endpoints) \Hypertarget{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}\label{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_TXFURM@{USB\_OTG\_DIEPMSK\_TXFURM}}
\index{USB\_OTG\_DIEPMSK\_TXFURM@{USB\_OTG\_DIEPMSK\_TXFURM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_TXFURM}{USB\_OTG\_DIEPMSK\_TXFURM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

FIFO underrun mask \Hypertarget{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}\label{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPMSK\_XFRCM@{USB\_OTG\_DIEPMSK\_XFRCM}}
\index{USB\_OTG\_DIEPMSK\_XFRCM@{USB\_OTG\_DIEPMSK\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPMSK\_XFRCM}{USB\_OTG\_DIEPMSK\_XFRCM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}\label{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTSIZ\_MULCNT@{USB\_OTG\_DIEPTSIZ\_MULCNT}}
\index{USB\_OTG\_DIEPTSIZ\_MULCNT@{USB\_OTG\_DIEPTSIZ\_MULCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPTSIZ\_MULCNT}{USB\_OTG\_DIEPTSIZ\_MULCNT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x60000000)}

Packet count \Hypertarget{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}\label{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTSIZ\_PKTCNT@{USB\_OTG\_DIEPTSIZ\_PKTCNT}}
\index{USB\_OTG\_DIEPTSIZ\_PKTCNT@{USB\_OTG\_DIEPTSIZ\_PKTCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPTSIZ\_PKTCNT}{USB\_OTG\_DIEPTSIZ\_PKTCNT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FF80000)}

Packet count \Hypertarget{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}\label{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTSIZ\_XFRSIZ@{USB\_OTG\_DIEPTSIZ\_XFRSIZ}}
\index{USB\_OTG\_DIEPTSIZ\_XFRSIZ@{USB\_OTG\_DIEPTSIZ\_XFRSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPTSIZ\_XFRSIZ}{USB\_OTG\_DIEPTSIZ\_XFRSIZ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007\+FFFF)}

Transfer size \Hypertarget{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}\label{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTXF\_INEPTXFD@{USB\_OTG\_DIEPTXF\_INEPTXFD}}
\index{USB\_OTG\_DIEPTXF\_INEPTXFD@{USB\_OTG\_DIEPTXF\_INEPTXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPTXF\_INEPTXFD}{USB\_OTG\_DIEPTXF\_INEPTXFD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

IN endpoint Tx\+FIFO depth \Hypertarget{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}\label{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DIEPTXF\_INEPTXSA@{USB\_OTG\_DIEPTXF\_INEPTXSA}}
\index{USB\_OTG\_DIEPTXF\_INEPTXSA@{USB\_OTG\_DIEPTXF\_INEPTXSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DIEPTXF\_INEPTXSA}{USB\_OTG\_DIEPTXF\_INEPTXSA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

IN endpoint FIFOx transmit RAM start address \Hypertarget{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}\label{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_CNAK@{USB\_OTG\_DOEPCTL\_CNAK}}
\index{USB\_OTG\_DOEPCTL\_CNAK@{USB\_OTG\_DOEPCTL\_CNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_CNAK}{USB\_OTG\_DOEPCTL\_CNAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Clear NAK \Hypertarget{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}\label{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPDIS@{USB\_OTG\_DOEPCTL\_EPDIS}}
\index{USB\_OTG\_DOEPCTL\_EPDIS@{USB\_OTG\_DOEPCTL\_EPDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_EPDIS}{USB\_OTG\_DOEPCTL\_EPDIS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Endpoint disable \Hypertarget{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}\label{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPENA@{USB\_OTG\_DOEPCTL\_EPENA}}
\index{USB\_OTG\_DOEPCTL\_EPENA@{USB\_OTG\_DOEPCTL\_EPENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_EPENA}{USB\_OTG\_DOEPCTL\_EPENA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Endpoint enable \Hypertarget{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}\label{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPTYP@{USB\_OTG\_DOEPCTL\_EPTYP}}
\index{USB\_OTG\_DOEPCTL\_EPTYP@{USB\_OTG\_DOEPCTL\_EPTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_EPTYP}{USB\_OTG\_DOEPCTL\_EPTYP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)}

Endpoint type \Hypertarget{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}\label{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPTYP\_0@{USB\_OTG\_DOEPCTL\_EPTYP\_0}}
\index{USB\_OTG\_DOEPCTL\_EPTYP\_0@{USB\_OTG\_DOEPCTL\_EPTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_EPTYP\_0}{USB\_OTG\_DOEPCTL\_EPTYP\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}\label{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_EPTYP\_1@{USB\_OTG\_DOEPCTL\_EPTYP\_1}}
\index{USB\_OTG\_DOEPCTL\_EPTYP\_1@{USB\_OTG\_DOEPCTL\_EPTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_EPTYP\_1}{USB\_OTG\_DOEPCTL\_EPTYP\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}\label{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_MPSIZ@{USB\_OTG\_DOEPCTL\_MPSIZ}}
\index{USB\_OTG\_DOEPCTL\_MPSIZ@{USB\_OTG\_DOEPCTL\_MPSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_MPSIZ}{USB\_OTG\_DOEPCTL\_MPSIZ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FF)            /\texorpdfstring{$\ast$}{*}!$<$ Maximum packet size \texorpdfstring{$\ast$}{*}/}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}\label{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_NAKSTS@{USB\_OTG\_DOEPCTL\_NAKSTS}}
\index{USB\_OTG\_DOEPCTL\_NAKSTS@{USB\_OTG\_DOEPCTL\_NAKSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_NAKSTS}{USB\_OTG\_DOEPCTL\_NAKSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

NAK status \Hypertarget{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}\label{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}}
\index{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM@{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}{USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Set DATA0 PID \Hypertarget{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}\label{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SNAK@{USB\_OTG\_DOEPCTL\_SNAK}}
\index{USB\_OTG\_DOEPCTL\_SNAK@{USB\_OTG\_DOEPCTL\_SNAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_SNAK}{USB\_OTG\_DOEPCTL\_SNAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Set NAK \Hypertarget{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}\label{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SNPM@{USB\_OTG\_DOEPCTL\_SNPM}}
\index{USB\_OTG\_DOEPCTL\_SNPM@{USB\_OTG\_DOEPCTL\_SNPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_SNPM}{USB\_OTG\_DOEPCTL\_SNPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Snoop mode \Hypertarget{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}\label{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_SODDFRM@{USB\_OTG\_DOEPCTL\_SODDFRM}}
\index{USB\_OTG\_DOEPCTL\_SODDFRM@{USB\_OTG\_DOEPCTL\_SODDFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_SODDFRM}{USB\_OTG\_DOEPCTL\_SODDFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Set odd frame \Hypertarget{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}\label{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_STALL@{USB\_OTG\_DOEPCTL\_STALL}}
\index{USB\_OTG\_DOEPCTL\_STALL@{USB\_OTG\_DOEPCTL\_STALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_STALL}{USB\_OTG\_DOEPCTL\_STALL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

STALL handshake \Hypertarget{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}\label{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPCTL\_USBAEP@{USB\_OTG\_DOEPCTL\_USBAEP}}
\index{USB\_OTG\_DOEPCTL\_USBAEP@{USB\_OTG\_DOEPCTL\_USBAEP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPCTL\_USBAEP}{USB\_OTG\_DOEPCTL\_USBAEP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

USB active endpoint \Hypertarget{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}\label{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_BERRM@{USB\_OTG\_DOEPEACHMSK1\_BERRM}}
\index{USB\_OTG\_DOEPEACHMSK1\_BERRM@{USB\_OTG\_DOEPEACHMSK1\_BERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_BERRM}{USB\_OTG\_DOEPEACHMSK1\_BERRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bubble error interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}\label{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_BIM@{USB\_OTG\_DOEPEACHMSK1\_BIM}}
\index{USB\_OTG\_DOEPEACHMSK1\_BIM@{USB\_OTG\_DOEPEACHMSK1\_BIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_BIM}{USB\_OTG\_DOEPEACHMSK1\_BIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

BNA interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}\label{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_EPDM@{USB\_OTG\_DOEPEACHMSK1\_EPDM}}
\index{USB\_OTG\_DOEPEACHMSK1\_EPDM@{USB\_OTG\_DOEPEACHMSK1\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_EPDM}{USB\_OTG\_DOEPEACHMSK1\_EPDM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Endpoint disabled interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}\label{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_INEPNEM@{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}}
\index{USB\_OTG\_DOEPEACHMSK1\_INEPNEM@{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}{USB\_OTG\_DOEPEACHMSK1\_INEPNEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

IN endpoint NAK effective mask \Hypertarget{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}\label{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_INEPNMM@{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}}
\index{USB\_OTG\_DOEPEACHMSK1\_INEPNMM@{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}{USB\_OTG\_DOEPEACHMSK1\_INEPNMM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

IN token received with EP mismatch mask \Hypertarget{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}\label{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}}
\index{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK@{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}{USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

IN token received when Tx\+FIFO empty mask \Hypertarget{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}\label{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_NAKM@{USB\_OTG\_DOEPEACHMSK1\_NAKM}}
\index{USB\_OTG\_DOEPEACHMSK1\_NAKM@{USB\_OTG\_DOEPEACHMSK1\_NAKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_NAKM}{USB\_OTG\_DOEPEACHMSK1\_NAKM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

NAK interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}\label{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_NYETM@{USB\_OTG\_DOEPEACHMSK1\_NYETM}}
\index{USB\_OTG\_DOEPEACHMSK1\_NYETM@{USB\_OTG\_DOEPEACHMSK1\_NYETM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_NYETM}{USB\_OTG\_DOEPEACHMSK1\_NYETM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

NYET interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}\label{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_TOM@{USB\_OTG\_DOEPEACHMSK1\_TOM}}
\index{USB\_OTG\_DOEPEACHMSK1\_TOM@{USB\_OTG\_DOEPEACHMSK1\_TOM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_TOM}{USB\_OTG\_DOEPEACHMSK1\_TOM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Timeout condition mask \Hypertarget{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}\label{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_TXFURM@{USB\_OTG\_DOEPEACHMSK1\_TXFURM}}
\index{USB\_OTG\_DOEPEACHMSK1\_TXFURM@{USB\_OTG\_DOEPEACHMSK1\_TXFURM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_TXFURM}{USB\_OTG\_DOEPEACHMSK1\_TXFURM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

OUT packet error mask \Hypertarget{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}\label{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPEACHMSK1\_XFRCM@{USB\_OTG\_DOEPEACHMSK1\_XFRCM}}
\index{USB\_OTG\_DOEPEACHMSK1\_XFRCM@{USB\_OTG\_DOEPEACHMSK1\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPEACHMSK1\_XFRCM}{USB\_OTG\_DOEPEACHMSK1\_XFRCM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}\label{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_B2BSTUP@{USB\_OTG\_DOEPINT\_B2BSTUP}}
\index{USB\_OTG\_DOEPINT\_B2BSTUP@{USB\_OTG\_DOEPINT\_B2BSTUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPINT\_B2BSTUP}{USB\_OTG\_DOEPINT\_B2BSTUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Back-\/to-\/back SETUP packets received \Hypertarget{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}\label{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_EPDISD@{USB\_OTG\_DOEPINT\_EPDISD}}
\index{USB\_OTG\_DOEPINT\_EPDISD@{USB\_OTG\_DOEPINT\_EPDISD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPINT\_EPDISD}{USB\_OTG\_DOEPINT\_EPDISD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Endpoint disabled interrupt \Hypertarget{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}\label{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_NYET@{USB\_OTG\_DOEPINT\_NYET}}
\index{USB\_OTG\_DOEPINT\_NYET@{USB\_OTG\_DOEPINT\_NYET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPINT\_NYET}{USB\_OTG\_DOEPINT\_NYET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

NYET interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}\label{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_OTEPDIS@{USB\_OTG\_DOEPINT\_OTEPDIS}}
\index{USB\_OTG\_DOEPINT\_OTEPDIS@{USB\_OTG\_DOEPINT\_OTEPDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPINT\_OTEPDIS}{USB\_OTG\_DOEPINT\_OTEPDIS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

OUT token received when endpoint disabled \Hypertarget{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}\label{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_STUP@{USB\_OTG\_DOEPINT\_STUP}}
\index{USB\_OTG\_DOEPINT\_STUP@{USB\_OTG\_DOEPINT\_STUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPINT\_STUP}{USB\_OTG\_DOEPINT\_STUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

SETUP phase done \Hypertarget{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}\label{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPINT\_XFRC@{USB\_OTG\_DOEPINT\_XFRC}}
\index{USB\_OTG\_DOEPINT\_XFRC@{USB\_OTG\_DOEPINT\_XFRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPINT\_XFRC}{USB\_OTG\_DOEPINT\_XFRC}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}\label{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_B2BSTUP@{USB\_OTG\_DOEPMSK\_B2BSTUP}}
\index{USB\_OTG\_DOEPMSK\_B2BSTUP@{USB\_OTG\_DOEPMSK\_B2BSTUP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_B2BSTUP}{USB\_OTG\_DOEPMSK\_B2BSTUP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Back-\/to-\/back SETUP packets received mask \Hypertarget{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}\label{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_BOIM@{USB\_OTG\_DOEPMSK\_BOIM}}
\index{USB\_OTG\_DOEPMSK\_BOIM@{USB\_OTG\_DOEPMSK\_BOIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_BOIM}{USB\_OTG\_DOEPMSK\_BOIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

BNA interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}\label{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_EPDM@{USB\_OTG\_DOEPMSK\_EPDM}}
\index{USB\_OTG\_DOEPMSK\_EPDM@{USB\_OTG\_DOEPMSK\_EPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_EPDM}{USB\_OTG\_DOEPMSK\_EPDM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Endpoint disabled interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}\label{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_OPEM@{USB\_OTG\_DOEPMSK\_OPEM}}
\index{USB\_OTG\_DOEPMSK\_OPEM@{USB\_OTG\_DOEPMSK\_OPEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_OPEM}{USB\_OTG\_DOEPMSK\_OPEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

OUT packet error mask \Hypertarget{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}\label{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_OTEPDM@{USB\_OTG\_DOEPMSK\_OTEPDM}}
\index{USB\_OTG\_DOEPMSK\_OTEPDM@{USB\_OTG\_DOEPMSK\_OTEPDM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_OTEPDM}{USB\_OTG\_DOEPMSK\_OTEPDM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

OUT token received when endpoint disabled mask \Hypertarget{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}\label{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_STUPM@{USB\_OTG\_DOEPMSK\_STUPM}}
\index{USB\_OTG\_DOEPMSK\_STUPM@{USB\_OTG\_DOEPMSK\_STUPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_STUPM}{USB\_OTG\_DOEPMSK\_STUPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

SETUP phase done mask \Hypertarget{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}\label{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPMSK\_XFRCM@{USB\_OTG\_DOEPMSK\_XFRCM}}
\index{USB\_OTG\_DOEPMSK\_XFRCM@{USB\_OTG\_DOEPMSK\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPMSK\_XFRCM}{USB\_OTG\_DOEPMSK\_XFRCM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}\label{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_PKTCNT@{USB\_OTG\_DOEPTSIZ\_PKTCNT}}
\index{USB\_OTG\_DOEPTSIZ\_PKTCNT@{USB\_OTG\_DOEPTSIZ\_PKTCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPTSIZ\_PKTCNT}{USB\_OTG\_DOEPTSIZ\_PKTCNT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FF80000)}

Packet count \Hypertarget{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}\label{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_STUPCNT@{USB\_OTG\_DOEPTSIZ\_STUPCNT}}
\index{USB\_OTG\_DOEPTSIZ\_STUPCNT@{USB\_OTG\_DOEPTSIZ\_STUPCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPTSIZ\_STUPCNT}{USB\_OTG\_DOEPTSIZ\_STUPCNT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x60000000)}

SETUP packet count \Hypertarget{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}\label{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_STUPCNT\_0@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}}
\index{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}{USB\_OTG\_DOEPTSIZ\_STUPCNT\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}\label{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_STUPCNT\_1@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}}
\index{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1@{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}{USB\_OTG\_DOEPTSIZ\_STUPCNT\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}\label{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DOEPTSIZ\_XFRSIZ@{USB\_OTG\_DOEPTSIZ\_XFRSIZ}}
\index{USB\_OTG\_DOEPTSIZ\_XFRSIZ@{USB\_OTG\_DOEPTSIZ\_XFRSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DOEPTSIZ\_XFRSIZ}{USB\_OTG\_DOEPTSIZ\_XFRSIZ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007\+FFFF)}

Transfer size \Hypertarget{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}\label{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID@{USB\_OTG\_DPID}}
\index{USB\_OTG\_DPID@{USB\_OTG\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DPID}{USB\_OTG\_DPID}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00018000)}

Data PID \Hypertarget{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}\label{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID@{USB\_OTG\_DPID}}
\index{USB\_OTG\_DPID@{USB\_OTG\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DPID}{USB\_OTG\_DPID}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00018000)}

Data PID \Hypertarget{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}\label{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}}
\index{USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DPID\_0}{USB\_OTG\_DPID\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}\label{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}}
\index{USB\_OTG\_DPID\_0@{USB\_OTG\_DPID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DPID\_0}{USB\_OTG\_DPID\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}\label{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}}
\index{USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DPID\_1}{USB\_OTG\_DPID\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}\label{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}}
\index{USB\_OTG\_DPID\_1@{USB\_OTG\_DPID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DPID\_1}{USB\_OTG\_DPID\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}\label{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_EERR@{USB\_OTG\_DSTS\_EERR}}
\index{USB\_OTG\_DSTS\_EERR@{USB\_OTG\_DSTS\_EERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DSTS\_EERR}{USB\_OTG\_DSTS\_EERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Erratic error \Hypertarget{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}\label{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_ENUMSPD@{USB\_OTG\_DSTS\_ENUMSPD}}
\index{USB\_OTG\_DSTS\_ENUMSPD@{USB\_OTG\_DSTS\_ENUMSPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DSTS\_ENUMSPD}{USB\_OTG\_DSTS\_ENUMSPD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000006)}

Enumerated speed \Hypertarget{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}\label{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_ENUMSPD\_0@{USB\_OTG\_DSTS\_ENUMSPD\_0}}
\index{USB\_OTG\_DSTS\_ENUMSPD\_0@{USB\_OTG\_DSTS\_ENUMSPD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DSTS\_ENUMSPD\_0}{USB\_OTG\_DSTS\_ENUMSPD\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}\label{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_ENUMSPD\_1@{USB\_OTG\_DSTS\_ENUMSPD\_1}}
\index{USB\_OTG\_DSTS\_ENUMSPD\_1@{USB\_OTG\_DSTS\_ENUMSPD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DSTS\_ENUMSPD\_1}{USB\_OTG\_DSTS\_ENUMSPD\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}\label{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_FNSOF@{USB\_OTG\_DSTS\_FNSOF}}
\index{USB\_OTG\_DSTS\_FNSOF@{USB\_OTG\_DSTS\_FNSOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DSTS\_FNSOF}{USB\_OTG\_DSTS\_FNSOF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x003\+FFF00)}

Frame number of the received SOF \Hypertarget{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}\label{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DSTS\_SUSPSTS@{USB\_OTG\_DSTS\_SUSPSTS}}
\index{USB\_OTG\_DSTS\_SUSPSTS@{USB\_OTG\_DSTS\_SUSPSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DSTS\_SUSPSTS}{USB\_OTG\_DSTS\_SUSPSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Suspend status \Hypertarget{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}\label{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_ARPEN@{USB\_OTG\_DTHRCTL\_ARPEN}}
\index{USB\_OTG\_DTHRCTL\_ARPEN@{USB\_OTG\_DTHRCTL\_ARPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_ARPEN}{USB\_OTG\_DTHRCTL\_ARPEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Arbiter parking enable \Hypertarget{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}\label{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_ISOTHREN@{USB\_OTG\_DTHRCTL\_ISOTHREN}}
\index{USB\_OTG\_DTHRCTL\_ISOTHREN@{USB\_OTG\_DTHRCTL\_ISOTHREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_ISOTHREN}{USB\_OTG\_DTHRCTL\_ISOTHREN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

ISO IN endpoint threshold enable \Hypertarget{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}\label{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_NONISOTHREN@{USB\_OTG\_DTHRCTL\_NONISOTHREN}}
\index{USB\_OTG\_DTHRCTL\_NONISOTHREN@{USB\_OTG\_DTHRCTL\_NONISOTHREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_NONISOTHREN}{USB\_OTG\_DTHRCTL\_NONISOTHREN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Nonisochronous IN endpoints threshold enable \Hypertarget{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}\label{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHREN@{USB\_OTG\_DTHRCTL\_RXTHREN}}
\index{USB\_OTG\_DTHRCTL\_RXTHREN@{USB\_OTG\_DTHRCTL\_RXTHREN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHREN}{USB\_OTG\_DTHRCTL\_RXTHREN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Receive threshold enable \Hypertarget{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}\label{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN@{USB\_OTG\_DTHRCTL\_RXTHRLEN}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN@{USB\_OTG\_DTHRCTL\_RXTHRLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN}{USB\_OTG\_DTHRCTL\_RXTHRLEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x03\+FE0000)}

Receive threshold length \Hypertarget{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}\label{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}\label{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}\label{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}\label{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}\label{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}\label{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}\label{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}\label{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_7}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}\label{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_RXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}}
\index{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}{USB\_OTG\_DTHRCTL\_RXTHRLEN\_8}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 8 \Hypertarget{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}\label{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN@{USB\_OTG\_DTHRCTL\_TXTHRLEN}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN@{USB\_OTG\_DTHRCTL\_TXTHRLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN}{USB\_OTG\_DTHRCTL\_TXTHRLEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FC)}

Transmit threshold length \Hypertarget{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}\label{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}\label{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}\label{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}\label{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}\label{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}\label{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}\label{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}\label{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_7}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}\label{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTHRCTL\_TXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}}
\index{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8@{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}{USB\_OTG\_DTHRCTL\_TXTHRLEN\_8}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 8 \Hypertarget{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}\label{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DTXFSTS\_INEPTFSAV@{USB\_OTG\_DTXFSTS\_INEPTFSAV}}
\index{USB\_OTG\_DTXFSTS\_INEPTFSAV@{USB\_OTG\_DTXFSTS\_INEPTFSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DTXFSTS\_INEPTFSAV}{USB\_OTG\_DTXFSTS\_INEPTFSAV}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

IN endpoint Tx\+FIFO space avail \Hypertarget{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}\label{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DVBUSDIS\_VBUSDT@{USB\_OTG\_DVBUSDIS\_VBUSDT}}
\index{USB\_OTG\_DVBUSDIS\_VBUSDT@{USB\_OTG\_DVBUSDIS\_VBUSDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DVBUSDIS\_VBUSDT}{USB\_OTG\_DVBUSDIS\_VBUSDT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Device VBUS discharge time \Hypertarget{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}\label{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_DVBUSPULSE\_DVBUSP@{USB\_OTG\_DVBUSPULSE\_DVBUSP}}
\index{USB\_OTG\_DVBUSPULSE\_DVBUSP@{USB\_OTG\_DVBUSPULSE\_DVBUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_DVBUSPULSE\_DVBUSP}{USB\_OTG\_DVBUSPULSE\_DVBUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+FFF)}

Device VBUS pulsing time \Hypertarget{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}\label{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}}
\index{USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM}{USB\_OTG\_EPNUM}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

Endpoint number \Hypertarget{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}\label{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}}
\index{USB\_OTG\_EPNUM@{USB\_OTG\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM}{USB\_OTG\_EPNUM}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

Endpoint number \Hypertarget{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}\label{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}}
\index{USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_0}{USB\_OTG\_EPNUM\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}\label{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}}
\index{USB\_OTG\_EPNUM\_0@{USB\_OTG\_EPNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_0}{USB\_OTG\_EPNUM\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}\label{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}}
\index{USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_1}{USB\_OTG\_EPNUM\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}\label{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}}
\index{USB\_OTG\_EPNUM\_1@{USB\_OTG\_EPNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_1}{USB\_OTG\_EPNUM\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}\label{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}}
\index{USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_2}{USB\_OTG\_EPNUM\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}\label{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}}
\index{USB\_OTG\_EPNUM\_2@{USB\_OTG\_EPNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_2}{USB\_OTG\_EPNUM\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}\label{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}}
\index{USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_3}{USB\_OTG\_EPNUM\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}\label{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}}
\index{USB\_OTG\_EPNUM\_3@{USB\_OTG\_EPNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_EPNUM\_3}{USB\_OTG\_EPNUM\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}\label{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}}
\index{USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM}{USB\_OTG\_FRMNUM}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+E00000)}

Frame number \Hypertarget{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}\label{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}}
\index{USB\_OTG\_FRMNUM@{USB\_OTG\_FRMNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM}{USB\_OTG\_FRMNUM}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01\+E00000)}

Frame number \Hypertarget{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}\label{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}}
\index{USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_0}{USB\_OTG\_FRMNUM\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}\label{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}}
\index{USB\_OTG\_FRMNUM\_0@{USB\_OTG\_FRMNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_0}{USB\_OTG\_FRMNUM\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}\label{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}}
\index{USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_1}{USB\_OTG\_FRMNUM\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}\label{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}}
\index{USB\_OTG\_FRMNUM\_1@{USB\_OTG\_FRMNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_1}{USB\_OTG\_FRMNUM\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}\label{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}}
\index{USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_2}{USB\_OTG\_FRMNUM\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}\label{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}}
\index{USB\_OTG\_FRMNUM\_2@{USB\_OTG\_FRMNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_2}{USB\_OTG\_FRMNUM\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}\label{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}}
\index{USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_3}{USB\_OTG\_FRMNUM\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}\label{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}}
\index{USB\_OTG\_FRMNUM\_3@{USB\_OTG\_FRMNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_FRMNUM\_3}{USB\_OTG\_FRMNUM\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}\label{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_DMAEN@{USB\_OTG\_GAHBCFG\_DMAEN}}
\index{USB\_OTG\_GAHBCFG\_DMAEN@{USB\_OTG\_GAHBCFG\_DMAEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_DMAEN}{USB\_OTG\_GAHBCFG\_DMAEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

DMA enable \Hypertarget{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}\label{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_GINT@{USB\_OTG\_GAHBCFG\_GINT}}
\index{USB\_OTG\_GAHBCFG\_GINT@{USB\_OTG\_GAHBCFG\_GINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_GINT}{USB\_OTG\_GAHBCFG\_GINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Global interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}\label{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN@{USB\_OTG\_GAHBCFG\_HBSTLEN}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN@{USB\_OTG\_GAHBCFG\_HBSTLEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_HBSTLEN}{USB\_OTG\_GAHBCFG\_HBSTLEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000001E)}

Burst length/type \Hypertarget{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}\label{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_0@{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_0@{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}{USB\_OTG\_GAHBCFG\_HBSTLEN\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}\label{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_1@{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_1@{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}{USB\_OTG\_GAHBCFG\_HBSTLEN\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}\label{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_2@{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_2@{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}{USB\_OTG\_GAHBCFG\_HBSTLEN\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}\label{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_HBSTLEN\_3@{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}}
\index{USB\_OTG\_GAHBCFG\_HBSTLEN\_3@{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}{USB\_OTG\_GAHBCFG\_HBSTLEN\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}\label{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_PTXFELVL@{USB\_OTG\_GAHBCFG\_PTXFELVL}}
\index{USB\_OTG\_GAHBCFG\_PTXFELVL@{USB\_OTG\_GAHBCFG\_PTXFELVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_PTXFELVL}{USB\_OTG\_GAHBCFG\_PTXFELVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Periodic Tx\+FIFO empty level \Hypertarget{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}\label{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GAHBCFG\_TXFELVL@{USB\_OTG\_GAHBCFG\_TXFELVL}}
\index{USB\_OTG\_GAHBCFG\_TXFELVL@{USB\_OTG\_GAHBCFG\_TXFELVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GAHBCFG\_TXFELVL}{USB\_OTG\_GAHBCFG\_TXFELVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Tx\+FIFO empty level \Hypertarget{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3}\label{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_I2CPADEN@{USB\_OTG\_GCCFG\_I2CPADEN}}
\index{USB\_OTG\_GCCFG\_I2CPADEN@{USB\_OTG\_GCCFG\_I2CPADEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GCCFG\_I2CPADEN}{USB\_OTG\_GCCFG\_I2CPADEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Enable I2C bus connection for the external I2C PHY interface \Hypertarget{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d}\label{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_NOVBUSSENS@{USB\_OTG\_GCCFG\_NOVBUSSENS}}
\index{USB\_OTG\_GCCFG\_NOVBUSSENS@{USB\_OTG\_GCCFG\_NOVBUSSENS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GCCFG\_NOVBUSSENS}{USB\_OTG\_GCCFG\_NOVBUSSENS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

VBUS sensing disable option \Hypertarget{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}\label{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_PWRDWN@{USB\_OTG\_GCCFG\_PWRDWN}}
\index{USB\_OTG\_GCCFG\_PWRDWN@{USB\_OTG\_GCCFG\_PWRDWN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GCCFG\_PWRDWN}{USB\_OTG\_GCCFG\_PWRDWN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Power down \Hypertarget{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}\label{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_SOFOUTEN@{USB\_OTG\_GCCFG\_SOFOUTEN}}
\index{USB\_OTG\_GCCFG\_SOFOUTEN@{USB\_OTG\_GCCFG\_SOFOUTEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GCCFG\_SOFOUTEN}{USB\_OTG\_GCCFG\_SOFOUTEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

SOF output enable \Hypertarget{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}\label{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_VBUSASEN@{USB\_OTG\_GCCFG\_VBUSASEN}}
\index{USB\_OTG\_GCCFG\_VBUSASEN@{USB\_OTG\_GCCFG\_VBUSASEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GCCFG\_VBUSASEN}{USB\_OTG\_GCCFG\_VBUSASEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Enable the VBUS sensing device \Hypertarget{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}\label{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GCCFG\_VBUSBSEN@{USB\_OTG\_GCCFG\_VBUSBSEN}}
\index{USB\_OTG\_GCCFG\_VBUSBSEN@{USB\_OTG\_GCCFG\_VBUSBSEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GCCFG\_VBUSBSEN}{USB\_OTG\_GCCFG\_VBUSBSEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Enable the VBUS sensing device \Hypertarget{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}\label{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_CIDSCHGM@{USB\_OTG\_GINTMSK\_CIDSCHGM}}
\index{USB\_OTG\_GINTMSK\_CIDSCHGM@{USB\_OTG\_GINTMSK\_CIDSCHGM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_CIDSCHGM}{USB\_OTG\_GINTMSK\_CIDSCHGM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Connector ID status change mask \Hypertarget{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}\label{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_DISCINT@{USB\_OTG\_GINTMSK\_DISCINT}}
\index{USB\_OTG\_GINTMSK\_DISCINT@{USB\_OTG\_GINTMSK\_DISCINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_DISCINT}{USB\_OTG\_GINTMSK\_DISCINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Disconnect detected interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}\label{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_ENUMDNEM@{USB\_OTG\_GINTMSK\_ENUMDNEM}}
\index{USB\_OTG\_GINTMSK\_ENUMDNEM@{USB\_OTG\_GINTMSK\_ENUMDNEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_ENUMDNEM}{USB\_OTG\_GINTMSK\_ENUMDNEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Enumeration done mask \Hypertarget{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}\label{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_EOPFM@{USB\_OTG\_GINTMSK\_EOPFM}}
\index{USB\_OTG\_GINTMSK\_EOPFM@{USB\_OTG\_GINTMSK\_EOPFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_EOPFM}{USB\_OTG\_GINTMSK\_EOPFM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

End of periodic frame interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}\label{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_EPMISM@{USB\_OTG\_GINTMSK\_EPMISM}}
\index{USB\_OTG\_GINTMSK\_EPMISM@{USB\_OTG\_GINTMSK\_EPMISM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_EPMISM}{USB\_OTG\_GINTMSK\_EPMISM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Endpoint mismatch interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}\label{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_ESUSPM@{USB\_OTG\_GINTMSK\_ESUSPM}}
\index{USB\_OTG\_GINTMSK\_ESUSPM@{USB\_OTG\_GINTMSK\_ESUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_ESUSPM}{USB\_OTG\_GINTMSK\_ESUSPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Early suspend mask \Hypertarget{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}\label{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_FSUSPM@{USB\_OTG\_GINTMSK\_FSUSPM}}
\index{USB\_OTG\_GINTMSK\_FSUSPM@{USB\_OTG\_GINTMSK\_FSUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_FSUSPM}{USB\_OTG\_GINTMSK\_FSUSPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Data fetch suspended mask \Hypertarget{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}\label{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_GINAKEFFM@{USB\_OTG\_GINTMSK\_GINAKEFFM}}
\index{USB\_OTG\_GINTMSK\_GINAKEFFM@{USB\_OTG\_GINTMSK\_GINAKEFFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_GINAKEFFM}{USB\_OTG\_GINTMSK\_GINAKEFFM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Global nonperiodic IN NAK effective mask \Hypertarget{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}\label{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_GONAKEFFM@{USB\_OTG\_GINTMSK\_GONAKEFFM}}
\index{USB\_OTG\_GINTMSK\_GONAKEFFM@{USB\_OTG\_GINTMSK\_GONAKEFFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_GONAKEFFM}{USB\_OTG\_GINTMSK\_GONAKEFFM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Global OUT NAK effective mask \Hypertarget{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}\label{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_HCIM@{USB\_OTG\_GINTMSK\_HCIM}}
\index{USB\_OTG\_GINTMSK\_HCIM@{USB\_OTG\_GINTMSK\_HCIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_HCIM}{USB\_OTG\_GINTMSK\_HCIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Host channels interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}\label{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_IEPINT@{USB\_OTG\_GINTMSK\_IEPINT}}
\index{USB\_OTG\_GINTMSK\_IEPINT@{USB\_OTG\_GINTMSK\_IEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_IEPINT}{USB\_OTG\_GINTMSK\_IEPINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

IN endpoints interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}\label{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_IISOIXFRM@{USB\_OTG\_GINTMSK\_IISOIXFRM}}
\index{USB\_OTG\_GINTMSK\_IISOIXFRM@{USB\_OTG\_GINTMSK\_IISOIXFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_IISOIXFRM}{USB\_OTG\_GINTMSK\_IISOIXFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Incomplete isochronous IN transfer mask \Hypertarget{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}\label{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_ISOODRPM@{USB\_OTG\_GINTMSK\_ISOODRPM}}
\index{USB\_OTG\_GINTMSK\_ISOODRPM@{USB\_OTG\_GINTMSK\_ISOODRPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_ISOODRPM}{USB\_OTG\_GINTMSK\_ISOODRPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Isochronous OUT packet dropped interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}\label{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_MMISM@{USB\_OTG\_GINTMSK\_MMISM}}
\index{USB\_OTG\_GINTMSK\_MMISM@{USB\_OTG\_GINTMSK\_MMISM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_MMISM}{USB\_OTG\_GINTMSK\_MMISM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Mode mismatch interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}\label{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_NPTXFEM@{USB\_OTG\_GINTMSK\_NPTXFEM}}
\index{USB\_OTG\_GINTMSK\_NPTXFEM@{USB\_OTG\_GINTMSK\_NPTXFEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_NPTXFEM}{USB\_OTG\_GINTMSK\_NPTXFEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Nonperiodic Tx\+FIFO empty mask \Hypertarget{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}\label{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_OEPINT@{USB\_OTG\_GINTMSK\_OEPINT}}
\index{USB\_OTG\_GINTMSK\_OEPINT@{USB\_OTG\_GINTMSK\_OEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_OEPINT}{USB\_OTG\_GINTMSK\_OEPINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

OUT endpoints interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}\label{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_OTGINT@{USB\_OTG\_GINTMSK\_OTGINT}}
\index{USB\_OTG\_GINTMSK\_OTGINT@{USB\_OTG\_GINTMSK\_OTGINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_OTGINT}{USB\_OTG\_GINTMSK\_OTGINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

OTG interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}\label{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_PRTIM@{USB\_OTG\_GINTMSK\_PRTIM}}
\index{USB\_OTG\_GINTMSK\_PRTIM@{USB\_OTG\_GINTMSK\_PRTIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_PRTIM}{USB\_OTG\_GINTMSK\_PRTIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Host port interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}\label{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_PTXFEM@{USB\_OTG\_GINTMSK\_PTXFEM}}
\index{USB\_OTG\_GINTMSK\_PTXFEM@{USB\_OTG\_GINTMSK\_PTXFEM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_PTXFEM}{USB\_OTG\_GINTMSK\_PTXFEM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Periodic Tx\+FIFO empty mask \Hypertarget{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}\label{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM@{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}}
\index{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM@{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}{USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Incomplete periodic transfer mask \Hypertarget{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}\label{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_RXFLVLM@{USB\_OTG\_GINTMSK\_RXFLVLM}}
\index{USB\_OTG\_GINTMSK\_RXFLVLM@{USB\_OTG\_GINTMSK\_RXFLVLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_RXFLVLM}{USB\_OTG\_GINTMSK\_RXFLVLM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Receive FIFO nonempty mask \Hypertarget{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}\label{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_SOFM@{USB\_OTG\_GINTMSK\_SOFM}}
\index{USB\_OTG\_GINTMSK\_SOFM@{USB\_OTG\_GINTMSK\_SOFM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_SOFM}{USB\_OTG\_GINTMSK\_SOFM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Start of frame mask \Hypertarget{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}\label{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_SRQIM@{USB\_OTG\_GINTMSK\_SRQIM}}
\index{USB\_OTG\_GINTMSK\_SRQIM@{USB\_OTG\_GINTMSK\_SRQIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_SRQIM}{USB\_OTG\_GINTMSK\_SRQIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Session request/new session detected interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}\label{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_USBRST@{USB\_OTG\_GINTMSK\_USBRST}}
\index{USB\_OTG\_GINTMSK\_USBRST@{USB\_OTG\_GINTMSK\_USBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_USBRST}{USB\_OTG\_GINTMSK\_USBRST}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

USB reset mask \Hypertarget{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}\label{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_USBSUSPM@{USB\_OTG\_GINTMSK\_USBSUSPM}}
\index{USB\_OTG\_GINTMSK\_USBSUSPM@{USB\_OTG\_GINTMSK\_USBSUSPM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_USBSUSPM}{USB\_OTG\_GINTMSK\_USBSUSPM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

USB suspend mask \Hypertarget{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}\label{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTMSK\_WUIM@{USB\_OTG\_GINTMSK\_WUIM}}
\index{USB\_OTG\_GINTMSK\_WUIM@{USB\_OTG\_GINTMSK\_WUIM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTMSK\_WUIM}{USB\_OTG\_GINTMSK\_WUIM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Resume/remote wakeup detected interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}\label{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_BOUTNAKEFF@{USB\_OTG\_GINTSTS\_BOUTNAKEFF}}
\index{USB\_OTG\_GINTSTS\_BOUTNAKEFF@{USB\_OTG\_GINTSTS\_BOUTNAKEFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_BOUTNAKEFF}{USB\_OTG\_GINTSTS\_BOUTNAKEFF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Global OUT NAK effective \Hypertarget{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}\label{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_CIDSCHG@{USB\_OTG\_GINTSTS\_CIDSCHG}}
\index{USB\_OTG\_GINTSTS\_CIDSCHG@{USB\_OTG\_GINTSTS\_CIDSCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_CIDSCHG}{USB\_OTG\_GINTSTS\_CIDSCHG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Connector ID status change \Hypertarget{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}\label{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_CMOD@{USB\_OTG\_GINTSTS\_CMOD}}
\index{USB\_OTG\_GINTSTS\_CMOD@{USB\_OTG\_GINTSTS\_CMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_CMOD}{USB\_OTG\_GINTSTS\_CMOD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Current mode of operation \Hypertarget{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}\label{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_DATAFSUSP@{USB\_OTG\_GINTSTS\_DATAFSUSP}}
\index{USB\_OTG\_GINTSTS\_DATAFSUSP@{USB\_OTG\_GINTSTS\_DATAFSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_DATAFSUSP}{USB\_OTG\_GINTSTS\_DATAFSUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Data fetch suspended \Hypertarget{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}\label{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_DISCINT@{USB\_OTG\_GINTSTS\_DISCINT}}
\index{USB\_OTG\_GINTSTS\_DISCINT@{USB\_OTG\_GINTSTS\_DISCINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_DISCINT}{USB\_OTG\_GINTSTS\_DISCINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Disconnect detected interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}\label{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_ENUMDNE@{USB\_OTG\_GINTSTS\_ENUMDNE}}
\index{USB\_OTG\_GINTSTS\_ENUMDNE@{USB\_OTG\_GINTSTS\_ENUMDNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_ENUMDNE}{USB\_OTG\_GINTSTS\_ENUMDNE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Enumeration done \Hypertarget{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}\label{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_EOPF@{USB\_OTG\_GINTSTS\_EOPF}}
\index{USB\_OTG\_GINTSTS\_EOPF@{USB\_OTG\_GINTSTS\_EOPF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_EOPF}{USB\_OTG\_GINTSTS\_EOPF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

End of periodic frame interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}\label{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_ESUSP@{USB\_OTG\_GINTSTS\_ESUSP}}
\index{USB\_OTG\_GINTSTS\_ESUSP@{USB\_OTG\_GINTSTS\_ESUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_ESUSP}{USB\_OTG\_GINTSTS\_ESUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Early suspend \Hypertarget{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}\label{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_GINAKEFF@{USB\_OTG\_GINTSTS\_GINAKEFF}}
\index{USB\_OTG\_GINTSTS\_GINAKEFF@{USB\_OTG\_GINTSTS\_GINAKEFF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_GINAKEFF}{USB\_OTG\_GINTSTS\_GINAKEFF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Global IN nonperiodic NAK effective \Hypertarget{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}\label{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_HCINT@{USB\_OTG\_GINTSTS\_HCINT}}
\index{USB\_OTG\_GINTSTS\_HCINT@{USB\_OTG\_GINTSTS\_HCINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_HCINT}{USB\_OTG\_GINTSTS\_HCINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Host channels interrupt \Hypertarget{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}\label{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_HPRTINT@{USB\_OTG\_GINTSTS\_HPRTINT}}
\index{USB\_OTG\_GINTSTS\_HPRTINT@{USB\_OTG\_GINTSTS\_HPRTINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_HPRTINT}{USB\_OTG\_GINTSTS\_HPRTINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Host port interrupt \Hypertarget{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}\label{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_IEPINT@{USB\_OTG\_GINTSTS\_IEPINT}}
\index{USB\_OTG\_GINTSTS\_IEPINT@{USB\_OTG\_GINTSTS\_IEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_IEPINT}{USB\_OTG\_GINTSTS\_IEPINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

IN endpoint interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}\label{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_IISOIXFR@{USB\_OTG\_GINTSTS\_IISOIXFR}}
\index{USB\_OTG\_GINTSTS\_IISOIXFR@{USB\_OTG\_GINTSTS\_IISOIXFR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_IISOIXFR}{USB\_OTG\_GINTSTS\_IISOIXFR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Incomplete isochronous IN transfer \Hypertarget{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}\label{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_ISOODRP@{USB\_OTG\_GINTSTS\_ISOODRP}}
\index{USB\_OTG\_GINTSTS\_ISOODRP@{USB\_OTG\_GINTSTS\_ISOODRP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_ISOODRP}{USB\_OTG\_GINTSTS\_ISOODRP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Isochronous OUT packet dropped interrupt \Hypertarget{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}\label{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_MMIS@{USB\_OTG\_GINTSTS\_MMIS}}
\index{USB\_OTG\_GINTSTS\_MMIS@{USB\_OTG\_GINTSTS\_MMIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_MMIS}{USB\_OTG\_GINTSTS\_MMIS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Mode mismatch interrupt \Hypertarget{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}\label{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_NPTXFE@{USB\_OTG\_GINTSTS\_NPTXFE}}
\index{USB\_OTG\_GINTSTS\_NPTXFE@{USB\_OTG\_GINTSTS\_NPTXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_NPTXFE}{USB\_OTG\_GINTSTS\_NPTXFE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Nonperiodic Tx\+FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}\label{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_OEPINT@{USB\_OTG\_GINTSTS\_OEPINT}}
\index{USB\_OTG\_GINTSTS\_OEPINT@{USB\_OTG\_GINTSTS\_OEPINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_OEPINT}{USB\_OTG\_GINTSTS\_OEPINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

OUT endpoint interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}\label{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_OTGINT@{USB\_OTG\_GINTSTS\_OTGINT}}
\index{USB\_OTG\_GINTSTS\_OTGINT@{USB\_OTG\_GINTSTS\_OTGINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_OTGINT}{USB\_OTG\_GINTSTS\_OTGINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

OTG interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}\label{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_PTXFE@{USB\_OTG\_GINTSTS\_PTXFE}}
\index{USB\_OTG\_GINTSTS\_PTXFE@{USB\_OTG\_GINTSTS\_PTXFE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_PTXFE}{USB\_OTG\_GINTSTS\_PTXFE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Periodic Tx\+FIFO empty \Hypertarget{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}\label{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT@{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}}
\index{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT@{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}{USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Incomplete periodic transfer \Hypertarget{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}\label{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_RXFLVL@{USB\_OTG\_GINTSTS\_RXFLVL}}
\index{USB\_OTG\_GINTSTS\_RXFLVL@{USB\_OTG\_GINTSTS\_RXFLVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_RXFLVL}{USB\_OTG\_GINTSTS\_RXFLVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Rx\+FIFO nonempty \Hypertarget{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}\label{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_SOF@{USB\_OTG\_GINTSTS\_SOF}}
\index{USB\_OTG\_GINTSTS\_SOF@{USB\_OTG\_GINTSTS\_SOF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_SOF}{USB\_OTG\_GINTSTS\_SOF}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Start of frame \Hypertarget{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}\label{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_SRQINT@{USB\_OTG\_GINTSTS\_SRQINT}}
\index{USB\_OTG\_GINTSTS\_SRQINT@{USB\_OTG\_GINTSTS\_SRQINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_SRQINT}{USB\_OTG\_GINTSTS\_SRQINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Session request/new session detected interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}\label{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_USBRST@{USB\_OTG\_GINTSTS\_USBRST}}
\index{USB\_OTG\_GINTSTS\_USBRST@{USB\_OTG\_GINTSTS\_USBRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_USBRST}{USB\_OTG\_GINTSTS\_USBRST}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

USB reset \Hypertarget{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}\label{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_USBSUSP@{USB\_OTG\_GINTSTS\_USBSUSP}}
\index{USB\_OTG\_GINTSTS\_USBSUSP@{USB\_OTG\_GINTSTS\_USBSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_USBSUSP}{USB\_OTG\_GINTSTS\_USBSUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

USB suspend \Hypertarget{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}\label{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GINTSTS\_WKUINT@{USB\_OTG\_GINTSTS\_WKUINT}}
\index{USB\_OTG\_GINTSTS\_WKUINT@{USB\_OTG\_GINTSTS\_WKUINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GINTSTS\_WKUINT}{USB\_OTG\_GINTSTS\_WKUINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Resume/remote wakeup detected interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}\label{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV@{USB\_OTG\_GNPTXSTS\_NPTQXSAV}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV@{USB\_OTG\_GNPTXSTS\_NPTQXSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV}{USB\_OTG\_GNPTXSTS\_NPTQXSAV}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF0000)}

Nonperiodic transmit request queue space available \Hypertarget{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}\label{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}\label{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}\label{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}\label{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}\label{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}\label{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}\label{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}\label{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}}
\index{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7@{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}{USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}\label{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXFSAV@{USB\_OTG\_GNPTXSTS\_NPTXFSAV}}
\index{USB\_OTG\_GNPTXSTS\_NPTXFSAV@{USB\_OTG\_GNPTXSTS\_NPTXFSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXFSAV}{USB\_OTG\_GNPTXSTS\_NPTXFSAV}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Nonperiodic Tx\+FIFO space available \Hypertarget{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}\label{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP@{USB\_OTG\_GNPTXSTS\_NPTXQTOP}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP@{USB\_OTG\_GNPTXSTS\_NPTXQTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP}{USB\_OTG\_GNPTXSTS\_NPTXQTOP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7\+F000000)}

Top of the nonperiodic transmit request queue \Hypertarget{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}\label{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}\label{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}\label{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}\label{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}\label{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}\label{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}\label{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}}
\index{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6@{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}{USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}\label{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_ASVLD@{USB\_OTG\_GOTGCTL\_ASVLD}}
\index{USB\_OTG\_GOTGCTL\_ASVLD@{USB\_OTG\_GOTGCTL\_ASVLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_ASVLD}{USB\_OTG\_GOTGCTL\_ASVLD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

A-\/session valid \Hypertarget{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}\label{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_BSVLD@{USB\_OTG\_GOTGCTL\_BSVLD}}
\index{USB\_OTG\_GOTGCTL\_BSVLD@{USB\_OTG\_GOTGCTL\_BSVLD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_BSVLD}{USB\_OTG\_GOTGCTL\_BSVLD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

B-\/session valid \Hypertarget{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}\label{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_CIDSTS@{USB\_OTG\_GOTGCTL\_CIDSTS}}
\index{USB\_OTG\_GOTGCTL\_CIDSTS@{USB\_OTG\_GOTGCTL\_CIDSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_CIDSTS}{USB\_OTG\_GOTGCTL\_CIDSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Connector ID status \Hypertarget{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}\label{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_DBCT@{USB\_OTG\_GOTGCTL\_DBCT}}
\index{USB\_OTG\_GOTGCTL\_DBCT@{USB\_OTG\_GOTGCTL\_DBCT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_DBCT}{USB\_OTG\_GOTGCTL\_DBCT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Long/short debounce time \Hypertarget{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}\label{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_DHNPEN@{USB\_OTG\_GOTGCTL\_DHNPEN}}
\index{USB\_OTG\_GOTGCTL\_DHNPEN@{USB\_OTG\_GOTGCTL\_DHNPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_DHNPEN}{USB\_OTG\_GOTGCTL\_DHNPEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Device HNP enabled \Hypertarget{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}\label{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_HNGSCS@{USB\_OTG\_GOTGCTL\_HNGSCS}}
\index{USB\_OTG\_GOTGCTL\_HNGSCS@{USB\_OTG\_GOTGCTL\_HNGSCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_HNGSCS}{USB\_OTG\_GOTGCTL\_HNGSCS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Host negotiation success \Hypertarget{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}\label{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_HNPRQ@{USB\_OTG\_GOTGCTL\_HNPRQ}}
\index{USB\_OTG\_GOTGCTL\_HNPRQ@{USB\_OTG\_GOTGCTL\_HNPRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_HNPRQ}{USB\_OTG\_GOTGCTL\_HNPRQ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

HNP request \Hypertarget{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}\label{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_HSHNPEN@{USB\_OTG\_GOTGCTL\_HSHNPEN}}
\index{USB\_OTG\_GOTGCTL\_HSHNPEN@{USB\_OTG\_GOTGCTL\_HSHNPEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_HSHNPEN}{USB\_OTG\_GOTGCTL\_HSHNPEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Host set HNP enable \Hypertarget{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}\label{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_SRQ@{USB\_OTG\_GOTGCTL\_SRQ}}
\index{USB\_OTG\_GOTGCTL\_SRQ@{USB\_OTG\_GOTGCTL\_SRQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_SRQ}{USB\_OTG\_GOTGCTL\_SRQ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Session request \Hypertarget{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}\label{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGCTL\_SRQSCS@{USB\_OTG\_GOTGCTL\_SRQSCS}}
\index{USB\_OTG\_GOTGCTL\_SRQSCS@{USB\_OTG\_GOTGCTL\_SRQSCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGCTL\_SRQSCS}{USB\_OTG\_GOTGCTL\_SRQSCS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Session request success \Hypertarget{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}\label{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_ADTOCHG@{USB\_OTG\_GOTGINT\_ADTOCHG}}
\index{USB\_OTG\_GOTGINT\_ADTOCHG@{USB\_OTG\_GOTGINT\_ADTOCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGINT\_ADTOCHG}{USB\_OTG\_GOTGINT\_ADTOCHG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

A-\/device timeout change \Hypertarget{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}\label{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_DBCDNE@{USB\_OTG\_GOTGINT\_DBCDNE}}
\index{USB\_OTG\_GOTGINT\_DBCDNE@{USB\_OTG\_GOTGINT\_DBCDNE}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGINT\_DBCDNE}{USB\_OTG\_GOTGINT\_DBCDNE}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Debounce done \Hypertarget{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}\label{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_HNGDET@{USB\_OTG\_GOTGINT\_HNGDET}}
\index{USB\_OTG\_GOTGINT\_HNGDET@{USB\_OTG\_GOTGINT\_HNGDET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGINT\_HNGDET}{USB\_OTG\_GOTGINT\_HNGDET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Host negotiation detected \Hypertarget{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}\label{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_HNSSCHG@{USB\_OTG\_GOTGINT\_HNSSCHG}}
\index{USB\_OTG\_GOTGINT\_HNSSCHG@{USB\_OTG\_GOTGINT\_HNSSCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGINT\_HNSSCHG}{USB\_OTG\_GOTGINT\_HNSSCHG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Host negotiation success status change \Hypertarget{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}\label{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_SEDET@{USB\_OTG\_GOTGINT\_SEDET}}
\index{USB\_OTG\_GOTGINT\_SEDET@{USB\_OTG\_GOTGINT\_SEDET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGINT\_SEDET}{USB\_OTG\_GOTGINT\_SEDET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Session end detected \Hypertarget{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}\label{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GOTGINT\_SRSSCHG@{USB\_OTG\_GOTGINT\_SRSSCHG}}
\index{USB\_OTG\_GOTGINT\_SRSSCHG@{USB\_OTG\_GOTGINT\_SRSSCHG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GOTGINT\_SRSSCHG}{USB\_OTG\_GOTGINT\_SRSSCHG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Session request success status change \Hypertarget{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}\label{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_AHBIDL@{USB\_OTG\_GRSTCTL\_AHBIDL}}
\index{USB\_OTG\_GRSTCTL\_AHBIDL@{USB\_OTG\_GRSTCTL\_AHBIDL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_AHBIDL}{USB\_OTG\_GRSTCTL\_AHBIDL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

AHB master idle \Hypertarget{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}\label{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_CSRST@{USB\_OTG\_GRSTCTL\_CSRST}}
\index{USB\_OTG\_GRSTCTL\_CSRST@{USB\_OTG\_GRSTCTL\_CSRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_CSRST}{USB\_OTG\_GRSTCTL\_CSRST}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Core soft reset \Hypertarget{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}\label{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_DMAREQ@{USB\_OTG\_GRSTCTL\_DMAREQ}}
\index{USB\_OTG\_GRSTCTL\_DMAREQ@{USB\_OTG\_GRSTCTL\_DMAREQ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_DMAREQ}{USB\_OTG\_GRSTCTL\_DMAREQ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

DMA request signal \Hypertarget{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}\label{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_FCRST@{USB\_OTG\_GRSTCTL\_FCRST}}
\index{USB\_OTG\_GRSTCTL\_FCRST@{USB\_OTG\_GRSTCTL\_FCRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_FCRST}{USB\_OTG\_GRSTCTL\_FCRST}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Host frame counter reset \Hypertarget{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}\label{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_HSRST@{USB\_OTG\_GRSTCTL\_HSRST}}
\index{USB\_OTG\_GRSTCTL\_HSRST@{USB\_OTG\_GRSTCTL\_HSRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_HSRST}{USB\_OTG\_GRSTCTL\_HSRST}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

HCLK soft reset \Hypertarget{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}\label{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_RXFFLSH@{USB\_OTG\_GRSTCTL\_RXFFLSH}}
\index{USB\_OTG\_GRSTCTL\_RXFFLSH@{USB\_OTG\_GRSTCTL\_RXFFLSH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_RXFFLSH}{USB\_OTG\_GRSTCTL\_RXFFLSH}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Rx\+FIFO flush \Hypertarget{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}\label{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFFLSH@{USB\_OTG\_GRSTCTL\_TXFFLSH}}
\index{USB\_OTG\_GRSTCTL\_TXFFLSH@{USB\_OTG\_GRSTCTL\_TXFFLSH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFFLSH}{USB\_OTG\_GRSTCTL\_TXFFLSH}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Tx\+FIFO flush \Hypertarget{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}\label{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM@{USB\_OTG\_GRSTCTL\_TXFNUM}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM@{USB\_OTG\_GRSTCTL\_TXFNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFNUM}{USB\_OTG\_GRSTCTL\_TXFNUM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+C0)}

Tx\+FIFO number \Hypertarget{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}\label{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_0@{USB\_OTG\_GRSTCTL\_TXFNUM\_0}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_0@{USB\_OTG\_GRSTCTL\_TXFNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFNUM\_0}{USB\_OTG\_GRSTCTL\_TXFNUM\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}\label{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_1@{USB\_OTG\_GRSTCTL\_TXFNUM\_1}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_1@{USB\_OTG\_GRSTCTL\_TXFNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFNUM\_1}{USB\_OTG\_GRSTCTL\_TXFNUM\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}\label{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_2@{USB\_OTG\_GRSTCTL\_TXFNUM\_2}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_2@{USB\_OTG\_GRSTCTL\_TXFNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFNUM\_2}{USB\_OTG\_GRSTCTL\_TXFNUM\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}\label{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_3@{USB\_OTG\_GRSTCTL\_TXFNUM\_3}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_3@{USB\_OTG\_GRSTCTL\_TXFNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFNUM\_3}{USB\_OTG\_GRSTCTL\_TXFNUM\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}\label{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRSTCTL\_TXFNUM\_4@{USB\_OTG\_GRSTCTL\_TXFNUM\_4}}
\index{USB\_OTG\_GRSTCTL\_TXFNUM\_4@{USB\_OTG\_GRSTCTL\_TXFNUM\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRSTCTL\_TXFNUM\_4}{USB\_OTG\_GRSTCTL\_TXFNUM\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}\label{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXFSIZ\_RXFD@{USB\_OTG\_GRXFSIZ\_RXFD}}
\index{USB\_OTG\_GRXFSIZ\_RXFD@{USB\_OTG\_GRXFSIZ\_RXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRXFSIZ\_RXFD}{USB\_OTG\_GRXFSIZ\_RXFD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Rx\+FIFO depth \Hypertarget{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}\label{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_BCNT@{USB\_OTG\_GRXSTSP\_BCNT}}
\index{USB\_OTG\_GRXSTSP\_BCNT@{USB\_OTG\_GRXSTSP\_BCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRXSTSP\_BCNT}{USB\_OTG\_GRXSTSP\_BCNT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007\+FF0)}

OUT EP interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}\label{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_DPID@{USB\_OTG\_GRXSTSP\_DPID}}
\index{USB\_OTG\_GRXSTSP\_DPID@{USB\_OTG\_GRXSTSP\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRXSTSP\_DPID}{USB\_OTG\_GRXSTSP\_DPID}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00018000)}

OUT EP interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}\label{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_EPNUM@{USB\_OTG\_GRXSTSP\_EPNUM}}
\index{USB\_OTG\_GRXSTSP\_EPNUM@{USB\_OTG\_GRXSTSP\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRXSTSP\_EPNUM}{USB\_OTG\_GRXSTSP\_EPNUM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000000F)}

IN EP interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}\label{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GRXSTSP\_PKTSTS@{USB\_OTG\_GRXSTSP\_PKTSTS}}
\index{USB\_OTG\_GRXSTSP\_PKTSTS@{USB\_OTG\_GRXSTSP\_PKTSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GRXSTSP\_PKTSTS}{USB\_OTG\_GRXSTSP\_PKTSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+E0000)}

OUT EP interrupt mask bits \Hypertarget{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}\label{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_CTXPKT@{USB\_OTG\_GUSBCFG\_CTXPKT}}
\index{USB\_OTG\_GUSBCFG\_CTXPKT@{USB\_OTG\_GUSBCFG\_CTXPKT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_CTXPKT}{USB\_OTG\_GUSBCFG\_CTXPKT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Corrupt Tx packet \Hypertarget{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}\label{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_FDMOD@{USB\_OTG\_GUSBCFG\_FDMOD}}
\index{USB\_OTG\_GUSBCFG\_FDMOD@{USB\_OTG\_GUSBCFG\_FDMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_FDMOD}{USB\_OTG\_GUSBCFG\_FDMOD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Forced peripheral mode \Hypertarget{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}\label{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_FHMOD@{USB\_OTG\_GUSBCFG\_FHMOD}}
\index{USB\_OTG\_GUSBCFG\_FHMOD@{USB\_OTG\_GUSBCFG\_FHMOD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_FHMOD}{USB\_OTG\_GUSBCFG\_FHMOD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Forced host mode \Hypertarget{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}\label{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_HNPCAP@{USB\_OTG\_GUSBCFG\_HNPCAP}}
\index{USB\_OTG\_GUSBCFG\_HNPCAP@{USB\_OTG\_GUSBCFG\_HNPCAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_HNPCAP}{USB\_OTG\_GUSBCFG\_HNPCAP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

HNP-\/capable \Hypertarget{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}\label{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PCCI@{USB\_OTG\_GUSBCFG\_PCCI}}
\index{USB\_OTG\_GUSBCFG\_PCCI@{USB\_OTG\_GUSBCFG\_PCCI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_PCCI}{USB\_OTG\_GUSBCFG\_PCCI}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Indicator complement \Hypertarget{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}\label{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PHYLPCS@{USB\_OTG\_GUSBCFG\_PHYLPCS}}
\index{USB\_OTG\_GUSBCFG\_PHYLPCS@{USB\_OTG\_GUSBCFG\_PHYLPCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_PHYLPCS}{USB\_OTG\_GUSBCFG\_PHYLPCS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

PHY Low-\/power clock select \Hypertarget{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}\label{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PHYSEL@{USB\_OTG\_GUSBCFG\_PHYSEL}}
\index{USB\_OTG\_GUSBCFG\_PHYSEL@{USB\_OTG\_GUSBCFG\_PHYSEL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_PHYSEL}{USB\_OTG\_GUSBCFG\_PHYSEL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

USB 2.\+0 high-\/speed ULPI PHY or USB 1.\+1 full-\/speed serial transceiver select \Hypertarget{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}\label{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_PTCI@{USB\_OTG\_GUSBCFG\_PTCI}}
\index{USB\_OTG\_GUSBCFG\_PTCI@{USB\_OTG\_GUSBCFG\_PTCI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_PTCI}{USB\_OTG\_GUSBCFG\_PTCI}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Indicator pass through \Hypertarget{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}\label{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_SRPCAP@{USB\_OTG\_GUSBCFG\_SRPCAP}}
\index{USB\_OTG\_GUSBCFG\_SRPCAP@{USB\_OTG\_GUSBCFG\_SRPCAP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_SRPCAP}{USB\_OTG\_GUSBCFG\_SRPCAP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

SRP-\/capable \Hypertarget{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}\label{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL@{USB\_OTG\_GUSBCFG\_TOCAL}}
\index{USB\_OTG\_GUSBCFG\_TOCAL@{USB\_OTG\_GUSBCFG\_TOCAL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TOCAL}{USB\_OTG\_GUSBCFG\_TOCAL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000007)}

FS timeout calibration \Hypertarget{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}\label{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL\_0@{USB\_OTG\_GUSBCFG\_TOCAL\_0}}
\index{USB\_OTG\_GUSBCFG\_TOCAL\_0@{USB\_OTG\_GUSBCFG\_TOCAL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TOCAL\_0}{USB\_OTG\_GUSBCFG\_TOCAL\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}\label{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL\_1@{USB\_OTG\_GUSBCFG\_TOCAL\_1}}
\index{USB\_OTG\_GUSBCFG\_TOCAL\_1@{USB\_OTG\_GUSBCFG\_TOCAL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TOCAL\_1}{USB\_OTG\_GUSBCFG\_TOCAL\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}\label{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TOCAL\_2@{USB\_OTG\_GUSBCFG\_TOCAL\_2}}
\index{USB\_OTG\_GUSBCFG\_TOCAL\_2@{USB\_OTG\_GUSBCFG\_TOCAL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TOCAL\_2}{USB\_OTG\_GUSBCFG\_TOCAL\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}\label{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT@{USB\_OTG\_GUSBCFG\_TRDT}}
\index{USB\_OTG\_GUSBCFG\_TRDT@{USB\_OTG\_GUSBCFG\_TRDT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TRDT}{USB\_OTG\_GUSBCFG\_TRDT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003\+C00)}

USB turnaround time \Hypertarget{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}\label{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_0@{USB\_OTG\_GUSBCFG\_TRDT\_0}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_0@{USB\_OTG\_GUSBCFG\_TRDT\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TRDT\_0}{USB\_OTG\_GUSBCFG\_TRDT\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}\label{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_1@{USB\_OTG\_GUSBCFG\_TRDT\_1}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_1@{USB\_OTG\_GUSBCFG\_TRDT\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TRDT\_1}{USB\_OTG\_GUSBCFG\_TRDT\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}\label{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_2@{USB\_OTG\_GUSBCFG\_TRDT\_2}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_2@{USB\_OTG\_GUSBCFG\_TRDT\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TRDT\_2}{USB\_OTG\_GUSBCFG\_TRDT\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}\label{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TRDT\_3@{USB\_OTG\_GUSBCFG\_TRDT\_3}}
\index{USB\_OTG\_GUSBCFG\_TRDT\_3@{USB\_OTG\_GUSBCFG\_TRDT\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TRDT\_3}{USB\_OTG\_GUSBCFG\_TRDT\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}\label{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_TSDPS@{USB\_OTG\_GUSBCFG\_TSDPS}}
\index{USB\_OTG\_GUSBCFG\_TSDPS@{USB\_OTG\_GUSBCFG\_TSDPS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_TSDPS}{USB\_OTG\_GUSBCFG\_TSDPS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Term\+Sel DLine pulsing selection \Hypertarget{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}\label{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIAR@{USB\_OTG\_GUSBCFG\_ULPIAR}}
\index{USB\_OTG\_GUSBCFG\_ULPIAR@{USB\_OTG\_GUSBCFG\_ULPIAR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_ULPIAR}{USB\_OTG\_GUSBCFG\_ULPIAR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

ULPI Auto-\/resume \Hypertarget{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}\label{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPICSM@{USB\_OTG\_GUSBCFG\_ULPICSM}}
\index{USB\_OTG\_GUSBCFG\_ULPICSM@{USB\_OTG\_GUSBCFG\_ULPICSM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_ULPICSM}{USB\_OTG\_GUSBCFG\_ULPICSM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

ULPI Clock SuspendM \Hypertarget{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}\label{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIEVBUSD@{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}}
\index{USB\_OTG\_GUSBCFG\_ULPIEVBUSD@{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}{USB\_OTG\_GUSBCFG\_ULPIEVBUSD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

ULPI External VBUS Drive \Hypertarget{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}\label{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIEVBUSI@{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}}
\index{USB\_OTG\_GUSBCFG\_ULPIEVBUSI@{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}{USB\_OTG\_GUSBCFG\_ULPIEVBUSI}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

ULPI external VBUS indicator \Hypertarget{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}\label{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIFSLS@{USB\_OTG\_GUSBCFG\_ULPIFSLS}}
\index{USB\_OTG\_GUSBCFG\_ULPIFSLS@{USB\_OTG\_GUSBCFG\_ULPIFSLS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_ULPIFSLS}{USB\_OTG\_GUSBCFG\_ULPIFSLS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

ULPI FS/\+LS select \Hypertarget{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}\label{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_GUSBCFG\_ULPIIPD@{USB\_OTG\_GUSBCFG\_ULPIIPD}}
\index{USB\_OTG\_GUSBCFG\_ULPIIPD@{USB\_OTG\_GUSBCFG\_ULPIIPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_GUSBCFG\_ULPIIPD}{USB\_OTG\_GUSBCFG\_ULPIIPD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

ULPI interface protect disable \Hypertarget{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}\label{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HAINT\_HAINT@{USB\_OTG\_HAINT\_HAINT}}
\index{USB\_OTG\_HAINT\_HAINT@{USB\_OTG\_HAINT\_HAINT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HAINT\_HAINT}{USB\_OTG\_HAINT\_HAINT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Channel interrupts \Hypertarget{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}\label{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HAINTMSK\_HAINTM@{USB\_OTG\_HAINTMSK\_HAINTM}}
\index{USB\_OTG\_HAINTMSK\_HAINTM@{USB\_OTG\_HAINTMSK\_HAINTM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HAINTMSK\_HAINTM}{USB\_OTG\_HAINTMSK\_HAINTM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Channel interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}\label{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_CHDIS@{USB\_OTG\_HCCHAR\_CHDIS}}
\index{USB\_OTG\_HCCHAR\_CHDIS@{USB\_OTG\_HCCHAR\_CHDIS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_CHDIS}{USB\_OTG\_HCCHAR\_CHDIS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Channel disable \Hypertarget{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}\label{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_CHENA@{USB\_OTG\_HCCHAR\_CHENA}}
\index{USB\_OTG\_HCCHAR\_CHENA@{USB\_OTG\_HCCHAR\_CHENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_CHENA}{USB\_OTG\_HCCHAR\_CHENA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Channel enable \Hypertarget{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}\label{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD@{USB\_OTG\_HCCHAR\_DAD}}
\index{USB\_OTG\_HCCHAR\_DAD@{USB\_OTG\_HCCHAR\_DAD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD}{USB\_OTG\_HCCHAR\_DAD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FC00000)}

Device address \Hypertarget{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}\label{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_0@{USB\_OTG\_HCCHAR\_DAD\_0}}
\index{USB\_OTG\_HCCHAR\_DAD\_0@{USB\_OTG\_HCCHAR\_DAD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_0}{USB\_OTG\_HCCHAR\_DAD\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}\label{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_1@{USB\_OTG\_HCCHAR\_DAD\_1}}
\index{USB\_OTG\_HCCHAR\_DAD\_1@{USB\_OTG\_HCCHAR\_DAD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_1}{USB\_OTG\_HCCHAR\_DAD\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}\label{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_2@{USB\_OTG\_HCCHAR\_DAD\_2}}
\index{USB\_OTG\_HCCHAR\_DAD\_2@{USB\_OTG\_HCCHAR\_DAD\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_2}{USB\_OTG\_HCCHAR\_DAD\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}\label{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_3@{USB\_OTG\_HCCHAR\_DAD\_3}}
\index{USB\_OTG\_HCCHAR\_DAD\_3@{USB\_OTG\_HCCHAR\_DAD\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_3}{USB\_OTG\_HCCHAR\_DAD\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}\label{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_4@{USB\_OTG\_HCCHAR\_DAD\_4}}
\index{USB\_OTG\_HCCHAR\_DAD\_4@{USB\_OTG\_HCCHAR\_DAD\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_4}{USB\_OTG\_HCCHAR\_DAD\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}\label{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_5@{USB\_OTG\_HCCHAR\_DAD\_5}}
\index{USB\_OTG\_HCCHAR\_DAD\_5@{USB\_OTG\_HCCHAR\_DAD\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_5}{USB\_OTG\_HCCHAR\_DAD\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}\label{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_DAD\_6@{USB\_OTG\_HCCHAR\_DAD\_6}}
\index{USB\_OTG\_HCCHAR\_DAD\_6@{USB\_OTG\_HCCHAR\_DAD\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_DAD\_6}{USB\_OTG\_HCCHAR\_DAD\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}\label{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPDIR@{USB\_OTG\_HCCHAR\_EPDIR}}
\index{USB\_OTG\_HCCHAR\_EPDIR@{USB\_OTG\_HCCHAR\_EPDIR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPDIR}{USB\_OTG\_HCCHAR\_EPDIR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Endpoint direction \Hypertarget{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}\label{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM@{USB\_OTG\_HCCHAR\_EPNUM}}
\index{USB\_OTG\_HCCHAR\_EPNUM@{USB\_OTG\_HCCHAR\_EPNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPNUM}{USB\_OTG\_HCCHAR\_EPNUM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00007800)}

Endpoint number \Hypertarget{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}\label{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_0@{USB\_OTG\_HCCHAR\_EPNUM\_0}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_0@{USB\_OTG\_HCCHAR\_EPNUM\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPNUM\_0}{USB\_OTG\_HCCHAR\_EPNUM\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}\label{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_1@{USB\_OTG\_HCCHAR\_EPNUM\_1}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_1@{USB\_OTG\_HCCHAR\_EPNUM\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPNUM\_1}{USB\_OTG\_HCCHAR\_EPNUM\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}\label{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_2@{USB\_OTG\_HCCHAR\_EPNUM\_2}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_2@{USB\_OTG\_HCCHAR\_EPNUM\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPNUM\_2}{USB\_OTG\_HCCHAR\_EPNUM\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}\label{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPNUM\_3@{USB\_OTG\_HCCHAR\_EPNUM\_3}}
\index{USB\_OTG\_HCCHAR\_EPNUM\_3@{USB\_OTG\_HCCHAR\_EPNUM\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPNUM\_3}{USB\_OTG\_HCCHAR\_EPNUM\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}\label{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPTYP@{USB\_OTG\_HCCHAR\_EPTYP}}
\index{USB\_OTG\_HCCHAR\_EPTYP@{USB\_OTG\_HCCHAR\_EPTYP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPTYP}{USB\_OTG\_HCCHAR\_EPTYP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000\+C0000)}

Endpoint type \Hypertarget{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}\label{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPTYP\_0@{USB\_OTG\_HCCHAR\_EPTYP\_0}}
\index{USB\_OTG\_HCCHAR\_EPTYP\_0@{USB\_OTG\_HCCHAR\_EPTYP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPTYP\_0}{USB\_OTG\_HCCHAR\_EPTYP\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}\label{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_EPTYP\_1@{USB\_OTG\_HCCHAR\_EPTYP\_1}}
\index{USB\_OTG\_HCCHAR\_EPTYP\_1@{USB\_OTG\_HCCHAR\_EPTYP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_EPTYP\_1}{USB\_OTG\_HCCHAR\_EPTYP\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}\label{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_LSDEV@{USB\_OTG\_HCCHAR\_LSDEV}}
\index{USB\_OTG\_HCCHAR\_LSDEV@{USB\_OTG\_HCCHAR\_LSDEV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_LSDEV}{USB\_OTG\_HCCHAR\_LSDEV}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Low-\/speed device \Hypertarget{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}\label{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MC@{USB\_OTG\_HCCHAR\_MC}}
\index{USB\_OTG\_HCCHAR\_MC@{USB\_OTG\_HCCHAR\_MC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_MC}{USB\_OTG\_HCCHAR\_MC}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00300000)}

Multi Count (MC) / Error Count (EC) \Hypertarget{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}\label{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MC\_0@{USB\_OTG\_HCCHAR\_MC\_0}}
\index{USB\_OTG\_HCCHAR\_MC\_0@{USB\_OTG\_HCCHAR\_MC\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_MC\_0}{USB\_OTG\_HCCHAR\_MC\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}\label{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MC\_1@{USB\_OTG\_HCCHAR\_MC\_1}}
\index{USB\_OTG\_HCCHAR\_MC\_1@{USB\_OTG\_HCCHAR\_MC\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_MC\_1}{USB\_OTG\_HCCHAR\_MC\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}\label{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_MPSIZ@{USB\_OTG\_HCCHAR\_MPSIZ}}
\index{USB\_OTG\_HCCHAR\_MPSIZ@{USB\_OTG\_HCCHAR\_MPSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_MPSIZ}{USB\_OTG\_HCCHAR\_MPSIZ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x000007\+FF)}

Maximum packet size \Hypertarget{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}\label{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCCHAR\_ODDFRM@{USB\_OTG\_HCCHAR\_ODDFRM}}
\index{USB\_OTG\_HCCHAR\_ODDFRM@{USB\_OTG\_HCCHAR\_ODDFRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCCHAR\_ODDFRM}{USB\_OTG\_HCCHAR\_ODDFRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Odd frame \Hypertarget{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}\label{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCDMA\_DMAADDR@{USB\_OTG\_HCDMA\_DMAADDR}}
\index{USB\_OTG\_HCDMA\_DMAADDR@{USB\_OTG\_HCDMA\_DMAADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCDMA\_DMAADDR}{USB\_OTG\_HCDMA\_DMAADDR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFFFFFF)}

DMA address \Hypertarget{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}\label{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSPCS@{USB\_OTG\_HCFG\_FSLSPCS}}
\index{USB\_OTG\_HCFG\_FSLSPCS@{USB\_OTG\_HCFG\_FSLSPCS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCFG\_FSLSPCS}{USB\_OTG\_HCFG\_FSLSPCS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000003)}

FS/\+LS PHY clock select \Hypertarget{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}\label{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSPCS\_0@{USB\_OTG\_HCFG\_FSLSPCS\_0}}
\index{USB\_OTG\_HCFG\_FSLSPCS\_0@{USB\_OTG\_HCFG\_FSLSPCS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCFG\_FSLSPCS\_0}{USB\_OTG\_HCFG\_FSLSPCS\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}\label{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSPCS\_1@{USB\_OTG\_HCFG\_FSLSPCS\_1}}
\index{USB\_OTG\_HCFG\_FSLSPCS\_1@{USB\_OTG\_HCFG\_FSLSPCS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCFG\_FSLSPCS\_1}{USB\_OTG\_HCFG\_FSLSPCS\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}\label{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCFG\_FSLSS@{USB\_OTG\_HCFG\_FSLSS}}
\index{USB\_OTG\_HCFG\_FSLSS@{USB\_OTG\_HCFG\_FSLSS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCFG\_FSLSS}{USB\_OTG\_HCFG\_FSLSS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

FS-\/ and LS-\/only support \Hypertarget{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}\label{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_ACK@{USB\_OTG\_HCINT\_ACK}}
\index{USB\_OTG\_HCINT\_ACK@{USB\_OTG\_HCINT\_ACK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_ACK}{USB\_OTG\_HCINT\_ACK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

ACK response received/transmitted interrupt \Hypertarget{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}\label{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_AHBERR@{USB\_OTG\_HCINT\_AHBERR}}
\index{USB\_OTG\_HCINT\_AHBERR@{USB\_OTG\_HCINT\_AHBERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_AHBERR}{USB\_OTG\_HCINT\_AHBERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

AHB error \Hypertarget{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}\label{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_BBERR@{USB\_OTG\_HCINT\_BBERR}}
\index{USB\_OTG\_HCINT\_BBERR@{USB\_OTG\_HCINT\_BBERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_BBERR}{USB\_OTG\_HCINT\_BBERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Babble error \Hypertarget{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}\label{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_CHH@{USB\_OTG\_HCINT\_CHH}}
\index{USB\_OTG\_HCINT\_CHH@{USB\_OTG\_HCINT\_CHH}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_CHH}{USB\_OTG\_HCINT\_CHH}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Channel halted \Hypertarget{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}\label{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_DTERR@{USB\_OTG\_HCINT\_DTERR}}
\index{USB\_OTG\_HCINT\_DTERR@{USB\_OTG\_HCINT\_DTERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_DTERR}{USB\_OTG\_HCINT\_DTERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Data toggle error \Hypertarget{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}\label{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_FRMOR@{USB\_OTG\_HCINT\_FRMOR}}
\index{USB\_OTG\_HCINT\_FRMOR@{USB\_OTG\_HCINT\_FRMOR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_FRMOR}{USB\_OTG\_HCINT\_FRMOR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Frame overrun \Hypertarget{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}\label{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_NAK@{USB\_OTG\_HCINT\_NAK}}
\index{USB\_OTG\_HCINT\_NAK@{USB\_OTG\_HCINT\_NAK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_NAK}{USB\_OTG\_HCINT\_NAK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

NAK response received interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}\label{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_NYET@{USB\_OTG\_HCINT\_NYET}}
\index{USB\_OTG\_HCINT\_NYET@{USB\_OTG\_HCINT\_NYET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_NYET}{USB\_OTG\_HCINT\_NYET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Response received interrupt \Hypertarget{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}\label{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_STALL@{USB\_OTG\_HCINT\_STALL}}
\index{USB\_OTG\_HCINT\_STALL@{USB\_OTG\_HCINT\_STALL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_STALL}{USB\_OTG\_HCINT\_STALL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

STALL response received interrupt \Hypertarget{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}\label{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_TXERR@{USB\_OTG\_HCINT\_TXERR}}
\index{USB\_OTG\_HCINT\_TXERR@{USB\_OTG\_HCINT\_TXERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_TXERR}{USB\_OTG\_HCINT\_TXERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Transaction error \Hypertarget{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}\label{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINT\_XFRC@{USB\_OTG\_HCINT\_XFRC}}
\index{USB\_OTG\_HCINT\_XFRC@{USB\_OTG\_HCINT\_XFRC}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINT\_XFRC}{USB\_OTG\_HCINT\_XFRC}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed \Hypertarget{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}\label{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_ACKM@{USB\_OTG\_HCINTMSK\_ACKM}}
\index{USB\_OTG\_HCINTMSK\_ACKM@{USB\_OTG\_HCINTMSK\_ACKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_ACKM}{USB\_OTG\_HCINTMSK\_ACKM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

ACK response received/transmitted interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}\label{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_AHBERR@{USB\_OTG\_HCINTMSK\_AHBERR}}
\index{USB\_OTG\_HCINTMSK\_AHBERR@{USB\_OTG\_HCINTMSK\_AHBERR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_AHBERR}{USB\_OTG\_HCINTMSK\_AHBERR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

AHB error \Hypertarget{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}\label{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_BBERRM@{USB\_OTG\_HCINTMSK\_BBERRM}}
\index{USB\_OTG\_HCINTMSK\_BBERRM@{USB\_OTG\_HCINTMSK\_BBERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_BBERRM}{USB\_OTG\_HCINTMSK\_BBERRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Babble error mask \Hypertarget{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}\label{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_CHHM@{USB\_OTG\_HCINTMSK\_CHHM}}
\index{USB\_OTG\_HCINTMSK\_CHHM@{USB\_OTG\_HCINTMSK\_CHHM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_CHHM}{USB\_OTG\_HCINTMSK\_CHHM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Channel halted mask \Hypertarget{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}\label{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_DTERRM@{USB\_OTG\_HCINTMSK\_DTERRM}}
\index{USB\_OTG\_HCINTMSK\_DTERRM@{USB\_OTG\_HCINTMSK\_DTERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_DTERRM}{USB\_OTG\_HCINTMSK\_DTERRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Data toggle error mask \Hypertarget{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}\label{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_FRMORM@{USB\_OTG\_HCINTMSK\_FRMORM}}
\index{USB\_OTG\_HCINTMSK\_FRMORM@{USB\_OTG\_HCINTMSK\_FRMORM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_FRMORM}{USB\_OTG\_HCINTMSK\_FRMORM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Frame overrun mask \Hypertarget{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}\label{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_NAKM@{USB\_OTG\_HCINTMSK\_NAKM}}
\index{USB\_OTG\_HCINTMSK\_NAKM@{USB\_OTG\_HCINTMSK\_NAKM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_NAKM}{USB\_OTG\_HCINTMSK\_NAKM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

NAK response received interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}\label{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_NYET@{USB\_OTG\_HCINTMSK\_NYET}}
\index{USB\_OTG\_HCINTMSK\_NYET@{USB\_OTG\_HCINTMSK\_NYET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_NYET}{USB\_OTG\_HCINTMSK\_NYET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

response received interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}\label{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_STALLM@{USB\_OTG\_HCINTMSK\_STALLM}}
\index{USB\_OTG\_HCINTMSK\_STALLM@{USB\_OTG\_HCINTMSK\_STALLM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_STALLM}{USB\_OTG\_HCINTMSK\_STALLM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

STALL response received interrupt mask \Hypertarget{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}\label{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_TXERRM@{USB\_OTG\_HCINTMSK\_TXERRM}}
\index{USB\_OTG\_HCINTMSK\_TXERRM@{USB\_OTG\_HCINTMSK\_TXERRM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_TXERRM}{USB\_OTG\_HCINTMSK\_TXERRM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Transaction error mask \Hypertarget{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}\label{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCINTMSK\_XFRCM@{USB\_OTG\_HCINTMSK\_XFRCM}}
\index{USB\_OTG\_HCINTMSK\_XFRCM@{USB\_OTG\_HCINTMSK\_XFRCM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCINTMSK\_XFRCM}{USB\_OTG\_HCINTMSK\_XFRCM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Transfer completed mask \Hypertarget{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}\label{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_COMPLSPLT@{USB\_OTG\_HCSPLT\_COMPLSPLT}}
\index{USB\_OTG\_HCSPLT\_COMPLSPLT@{USB\_OTG\_HCSPLT\_COMPLSPLT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_COMPLSPLT}{USB\_OTG\_HCSPLT\_COMPLSPLT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Do complete split \Hypertarget{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}\label{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR@{USB\_OTG\_HCSPLT\_HUBADDR}}
\index{USB\_OTG\_HCSPLT\_HUBADDR@{USB\_OTG\_HCSPLT\_HUBADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR}{USB\_OTG\_HCSPLT\_HUBADDR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00003\+F80)}

Hub address \Hypertarget{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}\label{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_0@{USB\_OTG\_HCSPLT\_HUBADDR\_0}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_0@{USB\_OTG\_HCSPLT\_HUBADDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_0}{USB\_OTG\_HCSPLT\_HUBADDR\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}\label{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_1@{USB\_OTG\_HCSPLT\_HUBADDR\_1}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_1@{USB\_OTG\_HCSPLT\_HUBADDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_1}{USB\_OTG\_HCSPLT\_HUBADDR\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}\label{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_2@{USB\_OTG\_HCSPLT\_HUBADDR\_2}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_2@{USB\_OTG\_HCSPLT\_HUBADDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_2}{USB\_OTG\_HCSPLT\_HUBADDR\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000200)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}\label{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_3@{USB\_OTG\_HCSPLT\_HUBADDR\_3}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_3@{USB\_OTG\_HCSPLT\_HUBADDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_3}{USB\_OTG\_HCSPLT\_HUBADDR\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}\label{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_4@{USB\_OTG\_HCSPLT\_HUBADDR\_4}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_4@{USB\_OTG\_HCSPLT\_HUBADDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_4}{USB\_OTG\_HCSPLT\_HUBADDR\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}\label{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_5@{USB\_OTG\_HCSPLT\_HUBADDR\_5}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_5@{USB\_OTG\_HCSPLT\_HUBADDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_5}{USB\_OTG\_HCSPLT\_HUBADDR\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}\label{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_HUBADDR\_6@{USB\_OTG\_HCSPLT\_HUBADDR\_6}}
\index{USB\_OTG\_HCSPLT\_HUBADDR\_6@{USB\_OTG\_HCSPLT\_HUBADDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_HUBADDR\_6}{USB\_OTG\_HCSPLT\_HUBADDR\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}\label{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR@{USB\_OTG\_HCSPLT\_PRTADDR}}
\index{USB\_OTG\_HCSPLT\_PRTADDR@{USB\_OTG\_HCSPLT\_PRTADDR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR}{USB\_OTG\_HCSPLT\_PRTADDR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000007F)}

Port address \Hypertarget{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}\label{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_0@{USB\_OTG\_HCSPLT\_PRTADDR\_0}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_0@{USB\_OTG\_HCSPLT\_PRTADDR\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_0}{USB\_OTG\_HCSPLT\_PRTADDR\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}\label{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_1@{USB\_OTG\_HCSPLT\_PRTADDR\_1}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_1@{USB\_OTG\_HCSPLT\_PRTADDR\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_1}{USB\_OTG\_HCSPLT\_PRTADDR\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}\label{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_2@{USB\_OTG\_HCSPLT\_PRTADDR\_2}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_2@{USB\_OTG\_HCSPLT\_PRTADDR\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_2}{USB\_OTG\_HCSPLT\_PRTADDR\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}\label{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_3@{USB\_OTG\_HCSPLT\_PRTADDR\_3}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_3@{USB\_OTG\_HCSPLT\_PRTADDR\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_3}{USB\_OTG\_HCSPLT\_PRTADDR\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}\label{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_4@{USB\_OTG\_HCSPLT\_PRTADDR\_4}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_4@{USB\_OTG\_HCSPLT\_PRTADDR\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_4}{USB\_OTG\_HCSPLT\_PRTADDR\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}\label{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_5@{USB\_OTG\_HCSPLT\_PRTADDR\_5}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_5@{USB\_OTG\_HCSPLT\_PRTADDR\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_5}{USB\_OTG\_HCSPLT\_PRTADDR\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}\label{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_PRTADDR\_6@{USB\_OTG\_HCSPLT\_PRTADDR\_6}}
\index{USB\_OTG\_HCSPLT\_PRTADDR\_6@{USB\_OTG\_HCSPLT\_PRTADDR\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_PRTADDR\_6}{USB\_OTG\_HCSPLT\_PRTADDR\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}\label{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_SPLITEN@{USB\_OTG\_HCSPLT\_SPLITEN}}
\index{USB\_OTG\_HCSPLT\_SPLITEN@{USB\_OTG\_HCSPLT\_SPLITEN}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_SPLITEN}{USB\_OTG\_HCSPLT\_SPLITEN}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Split enable \Hypertarget{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}\label{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_XACTPOS@{USB\_OTG\_HCSPLT\_XACTPOS}}
\index{USB\_OTG\_HCSPLT\_XACTPOS@{USB\_OTG\_HCSPLT\_XACTPOS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_XACTPOS}{USB\_OTG\_HCSPLT\_XACTPOS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+C000)}

XACTPOS \Hypertarget{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}\label{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_XACTPOS\_0@{USB\_OTG\_HCSPLT\_XACTPOS\_0}}
\index{USB\_OTG\_HCSPLT\_XACTPOS\_0@{USB\_OTG\_HCSPLT\_XACTPOS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_XACTPOS\_0}{USB\_OTG\_HCSPLT\_XACTPOS\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}\label{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCSPLT\_XACTPOS\_1@{USB\_OTG\_HCSPLT\_XACTPOS\_1}}
\index{USB\_OTG\_HCSPLT\_XACTPOS\_1@{USB\_OTG\_HCSPLT\_XACTPOS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCSPLT\_XACTPOS\_1}{USB\_OTG\_HCSPLT\_XACTPOS\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}\label{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DOPING@{USB\_OTG\_HCTSIZ\_DOPING}}
\index{USB\_OTG\_HCTSIZ\_DOPING@{USB\_OTG\_HCTSIZ\_DOPING}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCTSIZ\_DOPING}{USB\_OTG\_HCTSIZ\_DOPING}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Do PING \Hypertarget{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}\label{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DPID@{USB\_OTG\_HCTSIZ\_DPID}}
\index{USB\_OTG\_HCTSIZ\_DPID@{USB\_OTG\_HCTSIZ\_DPID}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCTSIZ\_DPID}{USB\_OTG\_HCTSIZ\_DPID}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x60000000)}

Data PID \Hypertarget{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}\label{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DPID\_0@{USB\_OTG\_HCTSIZ\_DPID\_0}}
\index{USB\_OTG\_HCTSIZ\_DPID\_0@{USB\_OTG\_HCTSIZ\_DPID\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCTSIZ\_DPID\_0}{USB\_OTG\_HCTSIZ\_DPID\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}\label{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_DPID\_1@{USB\_OTG\_HCTSIZ\_DPID\_1}}
\index{USB\_OTG\_HCTSIZ\_DPID\_1@{USB\_OTG\_HCTSIZ\_DPID\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCTSIZ\_DPID\_1}{USB\_OTG\_HCTSIZ\_DPID\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}\label{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_PKTCNT@{USB\_OTG\_HCTSIZ\_PKTCNT}}
\index{USB\_OTG\_HCTSIZ\_PKTCNT@{USB\_OTG\_HCTSIZ\_PKTCNT}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCTSIZ\_PKTCNT}{USB\_OTG\_HCTSIZ\_PKTCNT}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x1\+FF80000)}

Packet count \Hypertarget{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}\label{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HCTSIZ\_XFRSIZ@{USB\_OTG\_HCTSIZ\_XFRSIZ}}
\index{USB\_OTG\_HCTSIZ\_XFRSIZ@{USB\_OTG\_HCTSIZ\_XFRSIZ}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HCTSIZ\_XFRSIZ}{USB\_OTG\_HCTSIZ\_XFRSIZ}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0007\+FFFF)}

Transfer size \Hypertarget{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}\label{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HFIR\_FRIVL@{USB\_OTG\_HFIR\_FRIVL}}
\index{USB\_OTG\_HFIR\_FRIVL@{USB\_OTG\_HFIR\_FRIVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HFIR\_FRIVL}{USB\_OTG\_HFIR\_FRIVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Frame interval \Hypertarget{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}\label{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HFNUM\_FRNUM@{USB\_OTG\_HFNUM\_FRNUM}}
\index{USB\_OTG\_HFNUM\_FRNUM@{USB\_OTG\_HFNUM\_FRNUM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HFNUM\_FRNUM}{USB\_OTG\_HFNUM\_FRNUM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Frame number \Hypertarget{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}\label{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HFNUM\_FTREM@{USB\_OTG\_HFNUM\_FTREM}}
\index{USB\_OTG\_HFNUM\_FTREM@{USB\_OTG\_HFNUM\_FTREM}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HFNUM\_FTREM}{USB\_OTG\_HFNUM\_FTREM}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

Frame time remaining \Hypertarget{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}\label{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PCDET@{USB\_OTG\_HPRT\_PCDET}}
\index{USB\_OTG\_HPRT\_PCDET@{USB\_OTG\_HPRT\_PCDET}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PCDET}{USB\_OTG\_HPRT\_PCDET}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Port connect detected \Hypertarget{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}\label{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PCSTS@{USB\_OTG\_HPRT\_PCSTS}}
\index{USB\_OTG\_HPRT\_PCSTS@{USB\_OTG\_HPRT\_PCSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PCSTS}{USB\_OTG\_HPRT\_PCSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Port connect status \Hypertarget{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}\label{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PENA@{USB\_OTG\_HPRT\_PENA}}
\index{USB\_OTG\_HPRT\_PENA@{USB\_OTG\_HPRT\_PENA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PENA}{USB\_OTG\_HPRT\_PENA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000004)}

Port enable \Hypertarget{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}\label{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PENCHNG@{USB\_OTG\_HPRT\_PENCHNG}}
\index{USB\_OTG\_HPRT\_PENCHNG@{USB\_OTG\_HPRT\_PENCHNG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PENCHNG}{USB\_OTG\_HPRT\_PENCHNG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000008)}

Port enable/disable change \Hypertarget{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}\label{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PLSTS@{USB\_OTG\_HPRT\_PLSTS}}
\index{USB\_OTG\_HPRT\_PLSTS@{USB\_OTG\_HPRT\_PLSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PLSTS}{USB\_OTG\_HPRT\_PLSTS}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000\+C00)}

Port line status \Hypertarget{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}\label{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PLSTS\_0@{USB\_OTG\_HPRT\_PLSTS\_0}}
\index{USB\_OTG\_HPRT\_PLSTS\_0@{USB\_OTG\_HPRT\_PLSTS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PLSTS\_0}{USB\_OTG\_HPRT\_PLSTS\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000400)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}\label{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PLSTS\_1@{USB\_OTG\_HPRT\_PLSTS\_1}}
\index{USB\_OTG\_HPRT\_PLSTS\_1@{USB\_OTG\_HPRT\_PLSTS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PLSTS\_1}{USB\_OTG\_HPRT\_PLSTS\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000800)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}\label{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_POCA@{USB\_OTG\_HPRT\_POCA}}
\index{USB\_OTG\_HPRT\_POCA@{USB\_OTG\_HPRT\_POCA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_POCA}{USB\_OTG\_HPRT\_POCA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Port overcurrent active \Hypertarget{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}\label{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_POCCHNG@{USB\_OTG\_HPRT\_POCCHNG}}
\index{USB\_OTG\_HPRT\_POCCHNG@{USB\_OTG\_HPRT\_POCCHNG}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_POCCHNG}{USB\_OTG\_HPRT\_POCCHNG}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000020)}

Port overcurrent change \Hypertarget{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}\label{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PPWR@{USB\_OTG\_HPRT\_PPWR}}
\index{USB\_OTG\_HPRT\_PPWR@{USB\_OTG\_HPRT\_PPWR}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PPWR}{USB\_OTG\_HPRT\_PPWR}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00001000)}

Port power \Hypertarget{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}\label{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PRES@{USB\_OTG\_HPRT\_PRES}}
\index{USB\_OTG\_HPRT\_PRES@{USB\_OTG\_HPRT\_PRES}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PRES}{USB\_OTG\_HPRT\_PRES}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000040)}

Port resume \Hypertarget{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}\label{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PRST@{USB\_OTG\_HPRT\_PRST}}
\index{USB\_OTG\_HPRT\_PRST@{USB\_OTG\_HPRT\_PRST}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PRST}{USB\_OTG\_HPRT\_PRST}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000100)}

Port reset \Hypertarget{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}\label{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSPD@{USB\_OTG\_HPRT\_PSPD}}
\index{USB\_OTG\_HPRT\_PSPD@{USB\_OTG\_HPRT\_PSPD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PSPD}{USB\_OTG\_HPRT\_PSPD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00060000)}

Port speed \Hypertarget{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}\label{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSPD\_0@{USB\_OTG\_HPRT\_PSPD\_0}}
\index{USB\_OTG\_HPRT\_PSPD\_0@{USB\_OTG\_HPRT\_PSPD\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PSPD\_0}{USB\_OTG\_HPRT\_PSPD\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}\label{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSPD\_1@{USB\_OTG\_HPRT\_PSPD\_1}}
\index{USB\_OTG\_HPRT\_PSPD\_1@{USB\_OTG\_HPRT\_PSPD\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PSPD\_1}{USB\_OTG\_HPRT\_PSPD\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}\label{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PSUSP@{USB\_OTG\_HPRT\_PSUSP}}
\index{USB\_OTG\_HPRT\_PSUSP@{USB\_OTG\_HPRT\_PSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PSUSP}{USB\_OTG\_HPRT\_PSUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000080)}

Port suspend \Hypertarget{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}\label{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL@{USB\_OTG\_HPRT\_PTCTL}}
\index{USB\_OTG\_HPRT\_PTCTL@{USB\_OTG\_HPRT\_PTCTL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PTCTL}{USB\_OTG\_HPRT\_PTCTL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001\+E000)}

Port test control \Hypertarget{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}\label{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_0@{USB\_OTG\_HPRT\_PTCTL\_0}}
\index{USB\_OTG\_HPRT\_PTCTL\_0@{USB\_OTG\_HPRT\_PTCTL\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PTCTL\_0}{USB\_OTG\_HPRT\_PTCTL\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00002000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}\label{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_1@{USB\_OTG\_HPRT\_PTCTL\_1}}
\index{USB\_OTG\_HPRT\_PTCTL\_1@{USB\_OTG\_HPRT\_PTCTL\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PTCTL\_1}{USB\_OTG\_HPRT\_PTCTL\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00004000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}\label{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_2@{USB\_OTG\_HPRT\_PTCTL\_2}}
\index{USB\_OTG\_HPRT\_PTCTL\_2@{USB\_OTG\_HPRT\_PTCTL\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PTCTL\_2}{USB\_OTG\_HPRT\_PTCTL\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00008000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}\label{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPRT\_PTCTL\_3@{USB\_OTG\_HPRT\_PTCTL\_3}}
\index{USB\_OTG\_HPRT\_PTCTL\_3@{USB\_OTG\_HPRT\_PTCTL\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPRT\_PTCTL\_3}{USB\_OTG\_HPRT\_PTCTL\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}\label{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXFSIZ\_PTXFD@{USB\_OTG\_HPTXFSIZ\_PTXFD}}
\index{USB\_OTG\_HPTXFSIZ\_PTXFD@{USB\_OTG\_HPTXFSIZ\_PTXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXFSIZ\_PTXFD}{USB\_OTG\_HPTXFSIZ\_PTXFD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

Host periodic Tx\+FIFO depth \Hypertarget{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}\label{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXFSIZ\_PTXSA@{USB\_OTG\_HPTXFSIZ\_PTXSA}}
\index{USB\_OTG\_HPTXFSIZ\_PTXSA@{USB\_OTG\_HPTXFSIZ\_PTXSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXFSIZ\_PTXSA}{USB\_OTG\_HPTXFSIZ\_PTXSA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Host periodic Tx\+FIFO start address \Hypertarget{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}\label{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXFSAVL@{USB\_OTG\_HPTXSTS\_PTXFSAVL}}
\index{USB\_OTG\_HPTXSTS\_PTXFSAVL@{USB\_OTG\_HPTXSTS\_PTXFSAVL}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXFSAVL}{USB\_OTG\_HPTXSTS\_PTXFSAVL}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Periodic transmit data FIFO space available \Hypertarget{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}\label{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV@{USB\_OTG\_HPTXSTS\_PTXQSAV}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV@{USB\_OTG\_HPTXSTS\_PTXQSAV}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV}{USB\_OTG\_HPTXSTS\_PTXQSAV}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00\+FF0000)}

Periodic transmit request queue space available \Hypertarget{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}\label{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_0@{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_0@{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}{USB\_OTG\_HPTXSTS\_PTXQSAV\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00010000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}\label{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_1@{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_1@{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}{USB\_OTG\_HPTXSTS\_PTXQSAV\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}\label{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_2@{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_2@{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}{USB\_OTG\_HPTXSTS\_PTXQSAV\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}\label{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_3@{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_3@{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}{USB\_OTG\_HPTXSTS\_PTXQSAV\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}\label{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_4@{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_4@{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}{USB\_OTG\_HPTXSTS\_PTXQSAV\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}\label{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_5@{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_5@{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}{USB\_OTG\_HPTXSTS\_PTXQSAV\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00200000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}\label{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_6@{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_6@{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}{USB\_OTG\_HPTXSTS\_PTXQSAV\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00400000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}\label{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQSAV\_7@{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}}
\index{USB\_OTG\_HPTXSTS\_PTXQSAV\_7@{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}{USB\_OTG\_HPTXSTS\_PTXQSAV\_7}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00800000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}\label{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP@{USB\_OTG\_HPTXSTS\_PTXQTOP}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP@{USB\_OTG\_HPTXSTS\_PTXQTOP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP}{USB\_OTG\_HPTXSTS\_PTXQTOP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FF000000)}

Top of the periodic transmit request queue \Hypertarget{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}\label{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_0@{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_0@{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}{USB\_OTG\_HPTXSTS\_PTXQTOP\_0}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01000000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}\label{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_1@{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_1@{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}{USB\_OTG\_HPTXSTS\_PTXQTOP\_1}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02000000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}\label{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_2@{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_2@{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}{USB\_OTG\_HPTXSTS\_PTXQTOP\_2}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04000000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}\label{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_3@{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_3@{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}{USB\_OTG\_HPTXSTS\_PTXQTOP\_3}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08000000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}\label{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_4@{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_4@{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}{USB\_OTG\_HPTXSTS\_PTXQTOP\_4}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10000000)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}\label{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_5@{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_5@{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}{USB\_OTG\_HPTXSTS\_PTXQTOP\_5}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20000000)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}\label{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_6@{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_6@{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}{USB\_OTG\_HPTXSTS\_PTXQTOP\_6}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40000000)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}\label{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_HPTXSTS\_PTXQTOP\_7@{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}}
\index{USB\_OTG\_HPTXSTS\_PTXQTOP\_7@{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}{USB\_OTG\_HPTXSTS\_PTXQTOP\_7}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80000000)}

Bit 7 \Hypertarget{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}\label{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_NPTXFD@{USB\_OTG\_NPTXFD}}
\index{USB\_OTG\_NPTXFD@{USB\_OTG\_NPTXFD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_NPTXFD}{USB\_OTG\_NPTXFD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+NPTXFD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

Nonperiodic Tx\+FIFO depth \Hypertarget{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}\label{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_NPTXFSA@{USB\_OTG\_NPTXFSA}}
\index{USB\_OTG\_NPTXFSA@{USB\_OTG\_NPTXFSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_NPTXFSA}{USB\_OTG\_NPTXFSA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+NPTXFSA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Nonperiodic transmit RAM start address \Hypertarget{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}\label{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCCTL\_GATECLK@{USB\_OTG\_PCGCCTL\_GATECLK}}
\index{USB\_OTG\_PCGCCTL\_GATECLK@{USB\_OTG\_PCGCCTL\_GATECLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCCTL\_GATECLK}{USB\_OTG\_PCGCCTL\_GATECLK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}\label{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCCTL\_PHYSUSP@{USB\_OTG\_PCGCCTL\_PHYSUSP}}
\index{USB\_OTG\_PCGCCTL\_PHYSUSP@{USB\_OTG\_PCGCCTL\_PHYSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCCTL\_PHYSUSP}{USB\_OTG\_PCGCCTL\_PHYSUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}\label{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCCTL\_STOPCLK@{USB\_OTG\_PCGCCTL\_STOPCLK}}
\index{USB\_OTG\_PCGCCTL\_STOPCLK@{USB\_OTG\_PCGCCTL\_STOPCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCCTL\_STOPCLK}{USB\_OTG\_PCGCCTL\_STOPCLK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

SETUP packet count \Hypertarget{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}\label{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCR\_GATEHCLK@{USB\_OTG\_PCGCR\_GATEHCLK}}
\index{USB\_OTG\_PCGCR\_GATEHCLK@{USB\_OTG\_PCGCR\_GATEHCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCR\_GATEHCLK}{USB\_OTG\_PCGCR\_GATEHCLK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000002)}

Gate HCLK \Hypertarget{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}\label{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCR\_PHYSUSP@{USB\_OTG\_PCGCR\_PHYSUSP}}
\index{USB\_OTG\_PCGCR\_PHYSUSP@{USB\_OTG\_PCGCR\_PHYSUSP}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCR\_PHYSUSP}{USB\_OTG\_PCGCR\_PHYSUSP}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000010)}

PHY suspended \Hypertarget{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}\label{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PCGCR\_STPPCLK@{USB\_OTG\_PCGCR\_STPPCLK}}
\index{USB\_OTG\_PCGCR\_STPPCLK@{USB\_OTG\_PCGCR\_STPPCLK}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PCGCR\_STPPCLK}{USB\_OTG\_PCGCR\_STPPCLK}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00000001)}

Stop PHY clock \Hypertarget{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}\label{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}}
\index{USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS}{USB\_OTG\_PKTSTS}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+E0000)}

Packet status \Hypertarget{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}\label{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}}
\index{USB\_OTG\_PKTSTS@{USB\_OTG\_PKTSTS}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS}{USB\_OTG\_PKTSTS}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x001\+E0000)}

Packet status \Hypertarget{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}\label{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}}
\index{USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_0}{USB\_OTG\_PKTSTS\_0}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}\label{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}}
\index{USB\_OTG\_PKTSTS\_0@{USB\_OTG\_PKTSTS\_0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_0}{USB\_OTG\_PKTSTS\_0}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00020000)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}\label{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}}
\index{USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_1}{USB\_OTG\_PKTSTS\_1}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}\label{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}}
\index{USB\_OTG\_PKTSTS\_1@{USB\_OTG\_PKTSTS\_1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_1}{USB\_OTG\_PKTSTS\_1}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00040000)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}\label{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}}
\index{USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_2}{USB\_OTG\_PKTSTS\_2}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}\label{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}}
\index{USB\_OTG\_PKTSTS\_2@{USB\_OTG\_PKTSTS\_2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_2}{USB\_OTG\_PKTSTS\_2}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00080000)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}\label{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}}
\index{USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_3}{USB\_OTG\_PKTSTS\_3}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}\label{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}}
\index{USB\_OTG\_PKTSTS\_3@{USB\_OTG\_PKTSTS\_3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_PKTSTS\_3}{USB\_OTG\_PKTSTS\_3}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x00100000)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}\label{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_TX0FD@{USB\_OTG\_TX0FD}}
\index{USB\_OTG\_TX0FD@{USB\_OTG\_TX0FD}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_TX0FD}{USB\_OTG\_TX0FD}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+TX0\+FD~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x\+FFFF0000)}

Endpoint 0 Tx\+FIFO depth \Hypertarget{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}\label{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!USB\_OTG\_TX0FSA@{USB\_OTG\_TX0FSA}}
\index{USB\_OTG\_TX0FSA@{USB\_OTG\_TX0FSA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{USB\_OTG\_TX0FSA}{USB\_OTG\_TX0FSA}}
{\footnotesize\ttfamily \#define USB\+\_\+\+OTG\+\_\+\+TX0\+FSA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0000\+FFFF)}

Endpoint 0 transmit RAM start address \Hypertarget{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}\label{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_EWI@{WWDG\_CFR\_EWI}}
\index{WWDG\_CFR\_EWI@{WWDG\_CFR\_EWI}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_EWI}{WWDG\_CFR\_EWI}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+EWI~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0200)}

Early Wakeup Interrupt \Hypertarget{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}\label{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W@{WWDG\_CFR\_W}}
\index{WWDG\_CFR\_W@{WWDG\_CFR\_W}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W}{WWDG\_CFR\_W}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+W~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x007F)}

W\mbox{[}6\+:0\mbox{]} bits (7-\/bit window value) \Hypertarget{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0}\label{group___peripheral___registers___bits___definition_gae37e08098d003f44eb8770a9d9bd40d0} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W0@{WWDG\_CFR\_W0}}
\index{WWDG\_CFR\_W0@{WWDG\_CFR\_W0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W0}{WWDG\_CFR\_W0}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0001)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4}\label{group___peripheral___registers___bits___definition_ga698b68239773862647ef5f9d963b80c4} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W1@{WWDG\_CFR\_W1}}
\index{WWDG\_CFR\_W1@{WWDG\_CFR\_W1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W1}{WWDG\_CFR\_W1}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0002)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9}\label{group___peripheral___registers___bits___definition_ga166845425e89d01552bac0baeec686d9} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W2@{WWDG\_CFR\_W2}}
\index{WWDG\_CFR\_W2@{WWDG\_CFR\_W2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W2}{WWDG\_CFR\_W2}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0004)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b}\label{group___peripheral___registers___bits___definition_ga344253edc9710aa6db6047b76cce723b} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W3@{WWDG\_CFR\_W3}}
\index{WWDG\_CFR\_W3@{WWDG\_CFR\_W3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W3}{WWDG\_CFR\_W3}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0008)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d}\label{group___peripheral___registers___bits___definition_gaec3a0817a2dcde78414d02c0cb5d201d} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W4@{WWDG\_CFR\_W4}}
\index{WWDG\_CFR\_W4@{WWDG\_CFR\_W4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W4}{WWDG\_CFR\_W4}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0010)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663}\label{group___peripheral___registers___bits___definition_ga8032c21626b10fcf5cd8ad36bc051663} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W5@{WWDG\_CFR\_W5}}
\index{WWDG\_CFR\_W5@{WWDG\_CFR\_W5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W5}{WWDG\_CFR\_W5}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0020)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f}\label{group___peripheral___registers___bits___definition_ga106cdb96da03ce192628f54cefcbec2f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_W6@{WWDG\_CFR\_W6}}
\index{WWDG\_CFR\_W6@{WWDG\_CFR\_W6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_W6}{WWDG\_CFR\_W6}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+W6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0040)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}\label{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB@{WWDG\_CFR\_WDGTB}}
\index{WWDG\_CFR\_WDGTB@{WWDG\_CFR\_WDGTB}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_WDGTB}{WWDG\_CFR\_WDGTB}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0180)}

WDGTB\mbox{[}1\+:0\mbox{]} bits (Timer Base) \Hypertarget{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61}\label{group___peripheral___registers___bits___definition_ga4858525604534e493b8a09e0b04ace61} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB0@{WWDG\_CFR\_WDGTB0}}
\index{WWDG\_CFR\_WDGTB0@{WWDG\_CFR\_WDGTB0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_WDGTB0}{WWDG\_CFR\_WDGTB0}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0080)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33}\label{group___peripheral___registers___bits___definition_ga9d53e6fa74c43522ebacd6dd6f450d33} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CFR\_WDGTB1@{WWDG\_CFR\_WDGTB1}}
\index{WWDG\_CFR\_WDGTB1@{WWDG\_CFR\_WDGTB1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CFR\_WDGTB1}{WWDG\_CFR\_WDGTB1}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CFR\+\_\+\+WDGTB1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x0100)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}\label{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T@{WWDG\_CR\_T}}
\index{WWDG\_CR\_T@{WWDG\_CR\_T}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T}{WWDG\_CR\_T}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+T~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x7F)}

T\mbox{[}6\+:0\mbox{]} bits (7-\/Bit counter (MSB to LSB)) \Hypertarget{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e}\label{group___peripheral___registers___bits___definition_ga4d510237467b8e10ca1001574671ad8e} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T0@{WWDG\_CR\_T0}}
\index{WWDG\_CR\_T0@{WWDG\_CR\_T0}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T0}{WWDG\_CR\_T0}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T0~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

Bit 0 \Hypertarget{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95}\label{group___peripheral___registers___bits___definition_gaed4b5d3f4d2e0540058fd2253a8feb95} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T1@{WWDG\_CR\_T1}}
\index{WWDG\_CR\_T1@{WWDG\_CR\_T1}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T1}{WWDG\_CR\_T1}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T1~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x02)}

Bit 1 \Hypertarget{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c}\label{group___peripheral___registers___bits___definition_gaa4e9559da387f10bac2dc8ab0d4f6e6c} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T2@{WWDG\_CR\_T2}}
\index{WWDG\_CR\_T2@{WWDG\_CR\_T2}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T2}{WWDG\_CR\_T2}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T2~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x04)}

Bit 2 \Hypertarget{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261}\label{group___peripheral___registers___bits___definition_gab1e344f4a12c60e57cb643511379b261} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T3@{WWDG\_CR\_T3}}
\index{WWDG\_CR\_T3@{WWDG\_CR\_T3}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T3}{WWDG\_CR\_T3}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T3~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x08)}

Bit 3 \Hypertarget{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45}\label{group___peripheral___registers___bits___definition_gaf1f89d17eb4b3bb1b67c2b0185061e45} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T4@{WWDG\_CR\_T4}}
\index{WWDG\_CR\_T4@{WWDG\_CR\_T4}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T4}{WWDG\_CR\_T4}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T4~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x10)}

Bit 4 \Hypertarget{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee}\label{group___peripheral___registers___bits___definition_gadc9870e0e3a5c171b9c1db817afcf0ee} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T5@{WWDG\_CR\_T5}}
\index{WWDG\_CR\_T5@{WWDG\_CR\_T5}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T5}{WWDG\_CR\_T5}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T5~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x20)}

Bit 5 \Hypertarget{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268}\label{group___peripheral___registers___bits___definition_gab3a493575c9a7c6006a3af9d13399268} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_T6@{WWDG\_CR\_T6}}
\index{WWDG\_CR\_T6@{WWDG\_CR\_T6}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_T6}{WWDG\_CR\_T6}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+T6~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x40)}

Bit 6 \Hypertarget{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}\label{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_CR\_WDGA@{WWDG\_CR\_WDGA}}
\index{WWDG\_CR\_WDGA@{WWDG\_CR\_WDGA}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_CR\_WDGA}{WWDG\_CR\_WDGA}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+CR\+\_\+\+WDGA~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x80)}

Activation bit \Hypertarget{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}\label{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69} 
\index{Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}!WWDG\_SR\_EWIF@{WWDG\_SR\_EWIF}}
\index{WWDG\_SR\_EWIF@{WWDG\_SR\_EWIF}!Peripheral\_Registers\_Bits\_Definition@{Peripheral\_Registers\_Bits\_Definition}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_SR\_EWIF}{WWDG\_SR\_EWIF}}
{\footnotesize\ttfamily \#define WWDG\+\_\+\+SR\+\_\+\+EWIF~((\mbox{\hyperlink{shared_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}})0x01)}

Early Wakeup Interrupt Flag 