[2025-09-17 04:17:43] START suite=qualcomm_srv trace=srv190_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv190_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2607853 heartbeat IPC: 3.835 cumulative IPC: 3.835 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5049382 heartbeat IPC: 4.096 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5049382 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5049382 cumulative IPC: 3.961 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14278355 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 23475449 heartbeat IPC: 1.087 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 32605462 heartbeat IPC: 1.095 cumulative IPC: 1.089 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 41811370 heartbeat IPC: 1.086 cumulative IPC: 1.088 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 50918651 heartbeat IPC: 1.098 cumulative IPC: 1.09 (Simulation time: 00 hr 07 min 04 sec)
Heartbeat CPU 0 instructions: 80000005 cycles: 60103424 heartbeat IPC: 1.089 cumulative IPC: 1.09 (Simulation time: 00 hr 08 min 08 sec)
Heartbeat CPU 0 instructions: 90000007 cycles: 69258902 heartbeat IPC: 1.092 cumulative IPC: 1.09 (Simulation time: 00 hr 09 min 11 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 78459437 heartbeat IPC: 1.087 cumulative IPC: 1.09 (Simulation time: 00 hr 10 min 16 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv190_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000007 cycles: 87707342 heartbeat IPC: 1.081 cumulative IPC: 1.089 (Simulation time: 00 hr 11 min 27 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 91871883 cumulative IPC: 1.088 (Simulation time: 00 hr 12 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 91871883 cumulative IPC: 1.088 (Simulation time: 00 hr 12 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv190_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.088 instructions: 100000002 cycles: 91871883
CPU 0 Branch Prediction Accuracy: 90.86% MPKI: 16.08 Average ROB Occupancy at Mispredict: 25.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3753
BRANCH_INDIRECT: 0.4158
BRANCH_CONDITIONAL: 13.15
BRANCH_DIRECT_CALL: 0.9135
BRANCH_INDIRECT_CALL: 0.6019
BRANCH_RETURN: 0.6166


====Backend Stall Breakdown====
ROB_STALL: 100304
LQ_STALL: 0
SQ_STALL: 511773


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 125.86793
REPLAY_LOAD: 98.69014
NON_REPLAY_LOAD: 23.778753

== Total ==
ADDR_TRANS: 6671
REPLAY_LOAD: 7007
NON_REPLAY_LOAD: 86626

== Counts ==
ADDR_TRANS: 53
REPLAY_LOAD: 71
NON_REPLAY_LOAD: 3643

cpu0->cpu0_STLB TOTAL        ACCESS:    1879816 HIT:    1875191 MISS:       4625 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1879816 HIT:    1875191 MISS:       4625 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 200.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8349016 HIT:    7188682 MISS:    1160334 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6790944 HIT:    5815445 MISS:     975499 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     557697 HIT:     394994 MISS:     162703 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     992373 HIT:     977570 MISS:      14803 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8002 HIT:        673 MISS:       7329 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15033933 HIT:    8045097 MISS:    6988836 MSHR_MERGE:    1641888
cpu0->cpu0_L1I LOAD         ACCESS:   15033933 HIT:    8045097 MISS:    6988836 MSHR_MERGE:    1641888
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.33 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30552692 HIT:   27050091 MISS:    3502601 MSHR_MERGE:    1492902
cpu0->cpu0_L1D LOAD         ACCESS:   17182204 HIT:   15365317 MISS:    1816887 MSHR_MERGE:     372891
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13361085 HIT:   11683469 MISS:    1677616 MSHR_MERGE:    1119915
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9403 HIT:       1305 MISS:       8098 MSHR_MERGE:         96
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.34 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12467640 HIT:   10540438 MISS:    1927202 MSHR_MERGE:     969980
cpu0->cpu0_ITLB LOAD         ACCESS:   12467640 HIT:   10540438 MISS:    1927202 MSHR_MERGE:     969980
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.071 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28982988 HIT:   27747610 MISS:    1235378 MSHR_MERGE:     312784
cpu0->cpu0_DTLB LOAD         ACCESS:   28982988 HIT:   27747610 MISS:    1235378 MSHR_MERGE:     312784
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.937 cycles
cpu0->LLC TOTAL        ACCESS:    1385876 HIT:    1335030 MISS:      50846 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     975498 HIT:     956586 MISS:      18912 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     162703 HIT:     134831 MISS:      27872 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     240346 HIT:     240169 MISS:        177 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7329 HIT:       3444 MISS:       3885 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 117.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3284
  ROW_BUFFER_MISS:      47381
  AVG DBUS CONGESTED CYCLE: 3.392
Channel 0 WQ ROW_BUFFER_HIT:        836
  ROW_BUFFER_MISS:      19372
  FULL:          0
Channel 0 REFRESHES ISSUED:       7656

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518013       430262        91930         2358
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14          424          488          299
  STLB miss resolved @ L2C                0          205          240          294           75
  STLB miss resolved @ LLC                0          307          390         1790          617
  STLB miss resolved @ MEM                0            2          208         2196         2115

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             166098        50625      1273134       143699          379
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4          131          124           26
  STLB miss resolved @ L2C                0           60           63           29            1
  STLB miss resolved @ LLC                0          119          162          462           54
  STLB miss resolved @ MEM                0            0           54          194           68
[2025-09-17 04:30:24] END   suite=qualcomm_srv trace=srv190_ap (rc=0)
