
Grating_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af54  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  0800b0e4  0800b0e4  0001b0e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b214  0800b214  000201a0  2**0
                  CONTENTS
  4 .ARM          00000000  0800b214  0800b214  000201a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b214  0800b214  000201a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b214  0800b214  0001b214  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b218  0800b218  0001b218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a0  20000000  0800b21c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035e4  200001a0  0800b3bc  000201a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003784  0800b3bc  00023784  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a5ed  00000000  00000000  000201d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050eb  00000000  00000000  0004a7bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bd8  00000000  00000000  0004f8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019e0  00000000  00000000  00051480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006d9c  00000000  00000000  00052e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f82b  00000000  00000000  00059bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fd45a  00000000  00000000  00079427  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00176881  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007420  00000000  00000000  001768d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001a0 	.word	0x200001a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b0cc 	.word	0x0800b0cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001a4 	.word	0x200001a4
 80001cc:	0800b0cc 	.word	0x0800b0cc

080001d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d4:	f000 fef7 	bl	8000fc6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d8:	f000 f870 	bl	80002bc <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001dc:	f000 fa96 	bl	800070c <MX_GPIO_Init>
  MX_TIM1_Init();
 80001e0:	f000 f8f4 	bl	80003cc <MX_TIM1_Init>
  MX_TIM4_Init();
 80001e4:	f000 f9e6 	bl	80005b4 <MX_TIM4_Init>
  MX_TIM3_Init();
 80001e8:	f000 f98e 	bl	8000508 <MX_TIM3_Init>
  MX_TIM5_Init();
 80001ec:	f000 fa38 	bl	8000660 <MX_TIM5_Init>
  MX_TIM2_Init();
 80001f0:	f000 f93e 	bl	8000470 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80001f4:	213c      	movs	r1, #60	; 0x3c
 80001f6:	481f      	ldr	r0, [pc, #124]	; (8000274 <main+0xa4>)
 80001f8:	f003 ffba 	bl	8004170 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80001fc:	213c      	movs	r1, #60	; 0x3c
 80001fe:	481e      	ldr	r0, [pc, #120]	; (8000278 <main+0xa8>)
 8000200:	f003 ffb6 	bl	8004170 <HAL_TIM_Encoder_Start>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2,GPIO_PIN_SET);
 8000204:	2201      	movs	r2, #1
 8000206:	2104      	movs	r1, #4
 8000208:	481c      	ldr	r0, [pc, #112]	; (800027c <main+0xac>)
 800020a:	f001 fa49 	bl	80016a0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8,GPIO_PIN_SET);
 800020e:	2201      	movs	r2, #1
 8000210:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000214:	481a      	ldr	r0, [pc, #104]	; (8000280 <main+0xb0>)
 8000216:	f001 fa43 	bl	80016a0 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim1);
 800021a:	481a      	ldr	r0, [pc, #104]	; (8000284 <main+0xb4>)
 800021c:	f003 fe92 	bl	8003f44 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000220:	4819      	ldr	r0, [pc, #100]	; (8000288 <main+0xb8>)
 8000222:	f003 fe8f 	bl	8003f44 <HAL_TIM_Base_Start_IT>

  TIM5->CNT=750000;
 8000226:	4b19      	ldr	r3, [pc, #100]	; (800028c <main+0xbc>)
 8000228:	4a19      	ldr	r2, [pc, #100]	; (8000290 <main+0xc0>)
 800022a:	625a      	str	r2, [r3, #36]	; 0x24
  TIM4->SR=65;
 800022c:	4b19      	ldr	r3, [pc, #100]	; (8000294 <main+0xc4>)
 800022e:	2241      	movs	r2, #65	; 0x41
 8000230:	611a      	str	r2, [r3, #16]
  TIM4->CNT=750000;
 8000232:	4b18      	ldr	r3, [pc, #96]	; (8000294 <main+0xc4>)
 8000234:	4a16      	ldr	r2, [pc, #88]	; (8000290 <main+0xc0>)
 8000236:	625a      	str	r2, [r3, #36]	; 0x24


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000238:	f007 fb38 	bl	80078ac <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800023c:	4a16      	ldr	r2, [pc, #88]	; (8000298 <main+0xc8>)
 800023e:	2100      	movs	r1, #0
 8000240:	4816      	ldr	r0, [pc, #88]	; (800029c <main+0xcc>)
 8000242:	f007 fb7d 	bl	8007940 <osThreadNew>
 8000246:	4603      	mov	r3, r0
 8000248:	4a15      	ldr	r2, [pc, #84]	; (80002a0 <main+0xd0>)
 800024a:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 800024c:	4a15      	ldr	r2, [pc, #84]	; (80002a4 <main+0xd4>)
 800024e:	2100      	movs	r1, #0
 8000250:	4815      	ldr	r0, [pc, #84]	; (80002a8 <main+0xd8>)
 8000252:	f007 fb75 	bl	8007940 <osThreadNew>
 8000256:	4603      	mov	r3, r0
 8000258:	4a14      	ldr	r2, [pc, #80]	; (80002ac <main+0xdc>)
 800025a:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 800025c:	4a14      	ldr	r2, [pc, #80]	; (80002b0 <main+0xe0>)
 800025e:	2100      	movs	r1, #0
 8000260:	4814      	ldr	r0, [pc, #80]	; (80002b4 <main+0xe4>)
 8000262:	f007 fb6d 	bl	8007940 <osThreadNew>
 8000266:	4603      	mov	r3, r0
 8000268:	4a13      	ldr	r2, [pc, #76]	; (80002b8 <main+0xe8>)
 800026a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800026c:	f007 fb42 	bl	80078f4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000270:	e7fe      	b.n	8000270 <main+0xa0>
 8000272:	bf00      	nop
 8000274:	20001cbc 	.word	0x20001cbc
 8000278:	20001d0c 	.word	0x20001d0c
 800027c:	48000400 	.word	0x48000400
 8000280:	48001000 	.word	0x48001000
 8000284:	20001db4 	.word	0x20001db4
 8000288:	20001e08 	.word	0x20001e08
 800028c:	40000c00 	.word	0x40000c00
 8000290:	000b71b0 	.word	0x000b71b0
 8000294:	40000800 	.word	0x40000800
 8000298:	0800b168 	.word	0x0800b168
 800029c:	08000941 	.word	0x08000941
 80002a0:	20001cb8 	.word	0x20001cb8
 80002a4:	0800b18c 	.word	0x0800b18c
 80002a8:	08000a75 	.word	0x08000a75
 80002ac:	20001da8 	.word	0x20001da8
 80002b0:	0800b1b0 	.word	0x0800b1b0
 80002b4:	08000aad 	.word	0x08000aad
 80002b8:	20001e04 	.word	0x20001e04

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b0b8      	sub	sp, #224	; 0xe0
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80002c6:	2244      	movs	r2, #68	; 0x44
 80002c8:	2100      	movs	r1, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	f00a fef6 	bl	800b0bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d0:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e0:	463b      	mov	r3, r7
 80002e2:	2288      	movs	r2, #136	; 0x88
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f00a fee8 	bl	800b0bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80002ec:	2310      	movs	r3, #16
 80002ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002f2:	2301      	movs	r3, #1
 80002f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002f8:	2300      	movs	r3, #0
 80002fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80002fe:	2360      	movs	r3, #96	; 0x60
 8000300:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000304:	2302      	movs	r3, #2
 8000306:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800030a:	2301      	movs	r3, #1
 800030c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000310:	2301      	movs	r3, #1
 8000312:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000316:	2328      	movs	r3, #40	; 0x28
 8000318:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800031c:	2307      	movs	r3, #7
 800031e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000322:	2302      	movs	r3, #2
 8000324:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000328:	2302      	movs	r3, #2
 800032a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800032e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000332:	4618      	mov	r0, r3
 8000334:	f002 fb32 	bl	800299c <HAL_RCC_OscConfig>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d001      	beq.n	8000342 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800033e:	f000 fbbd 	bl	8000abc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000342:	230f      	movs	r3, #15
 8000344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	2303      	movs	r3, #3
 800034a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800034e:	2300      	movs	r3, #0
 8000350:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000354:	2300      	movs	r3, #0
 8000356:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800035a:	2300      	movs	r3, #0
 800035c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000360:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000364:	2104      	movs	r1, #4
 8000366:	4618      	mov	r0, r3
 8000368:	f002 fefe 	bl	8003168 <HAL_RCC_ClockConfig>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000372:	f000 fba3 	bl	8000abc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000376:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800037a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 800037c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000380:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000382:	2301      	movs	r3, #1
 8000384:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000386:	2301      	movs	r3, #1
 8000388:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 800038a:	2318      	movs	r3, #24
 800038c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800038e:	2307      	movs	r3, #7
 8000390:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000392:	2302      	movs	r3, #2
 8000394:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000396:	2302      	movs	r3, #2
 8000398:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 800039a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800039e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003a0:	463b      	mov	r3, r7
 80003a2:	4618      	mov	r0, r3
 80003a4:	f003 f8ba 	bl	800351c <HAL_RCCEx_PeriphCLKConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0xf6>
  {
    Error_Handler();
 80003ae:	f000 fb85 	bl	8000abc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80003b2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80003b6:	f002 fa8b 	bl	80028d0 <HAL_PWREx_ControlVoltageScaling>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <SystemClock_Config+0x108>
  {
    Error_Handler();
 80003c0:	f000 fb7c 	bl	8000abc <Error_Handler>
  }
}
 80003c4:	bf00      	nop
 80003c6:	37e0      	adds	r7, #224	; 0xe0
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b088      	sub	sp, #32
 80003d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003d2:	f107 0310 	add.w	r3, r7, #16
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
 80003da:	605a      	str	r2, [r3, #4]
 80003dc:	609a      	str	r2, [r3, #8]
 80003de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003e0:	1d3b      	adds	r3, r7, #4
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	605a      	str	r2, [r3, #4]
 80003e8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80003ea:	4b1f      	ldr	r3, [pc, #124]	; (8000468 <MX_TIM1_Init+0x9c>)
 80003ec:	4a1f      	ldr	r2, [pc, #124]	; (800046c <MX_TIM1_Init+0xa0>)
 80003ee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 79;
 80003f0:	4b1d      	ldr	r3, [pc, #116]	; (8000468 <MX_TIM1_Init+0x9c>)
 80003f2:	224f      	movs	r2, #79	; 0x4f
 80003f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80003f6:	4b1c      	ldr	r3, [pc, #112]	; (8000468 <MX_TIM1_Init+0x9c>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 80003fc:	4b1a      	ldr	r3, [pc, #104]	; (8000468 <MX_TIM1_Init+0x9c>)
 80003fe:	2231      	movs	r2, #49	; 0x31
 8000400:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000402:	4b19      	ldr	r3, [pc, #100]	; (8000468 <MX_TIM1_Init+0x9c>)
 8000404:	2200      	movs	r2, #0
 8000406:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000408:	4b17      	ldr	r3, [pc, #92]	; (8000468 <MX_TIM1_Init+0x9c>)
 800040a:	2200      	movs	r2, #0
 800040c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800040e:	4b16      	ldr	r3, [pc, #88]	; (8000468 <MX_TIM1_Init+0x9c>)
 8000410:	2280      	movs	r2, #128	; 0x80
 8000412:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000414:	4814      	ldr	r0, [pc, #80]	; (8000468 <MX_TIM1_Init+0x9c>)
 8000416:	f003 fd3d 	bl	8003e94 <HAL_TIM_Base_Init>
 800041a:	4603      	mov	r3, r0
 800041c:	2b00      	cmp	r3, #0
 800041e:	d001      	beq.n	8000424 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000420:	f000 fb4c 	bl	8000abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000424:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000428:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800042a:	f107 0310 	add.w	r3, r7, #16
 800042e:	4619      	mov	r1, r3
 8000430:	480d      	ldr	r0, [pc, #52]	; (8000468 <MX_TIM1_Init+0x9c>)
 8000432:	f004 f84a 	bl	80044ca <HAL_TIM_ConfigClockSource>
 8000436:	4603      	mov	r3, r0
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800043c:	f000 fb3e 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000440:	2300      	movs	r3, #0
 8000442:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000444:	2300      	movs	r3, #0
 8000446:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000448:	2300      	movs	r3, #0
 800044a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800044c:	1d3b      	adds	r3, r7, #4
 800044e:	4619      	mov	r1, r3
 8000450:	4805      	ldr	r0, [pc, #20]	; (8000468 <MX_TIM1_Init+0x9c>)
 8000452:	f004 fa83 	bl	800495c <HAL_TIMEx_MasterConfigSynchronization>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800045c:	f000 fb2e 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000460:	bf00      	nop
 8000462:	3720      	adds	r7, #32
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	20001db4 	.word	0x20001db4
 800046c:	40012c00 	.word	0x40012c00

08000470 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b088      	sub	sp, #32
 8000474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000476:	f107 0310 	add.w	r3, r7, #16
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]
 800047e:	605a      	str	r2, [r3, #4]
 8000480:	609a      	str	r2, [r3, #8]
 8000482:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2200      	movs	r2, #0
 8000488:	601a      	str	r2, [r3, #0]
 800048a:	605a      	str	r2, [r3, #4]
 800048c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800048e:	4b1d      	ldr	r3, [pc, #116]	; (8000504 <MX_TIM2_Init+0x94>)
 8000490:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000494:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000496:	4b1b      	ldr	r3, [pc, #108]	; (8000504 <MX_TIM2_Init+0x94>)
 8000498:	2200      	movs	r2, #0
 800049a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049c:	4b19      	ldr	r3, [pc, #100]	; (8000504 <MX_TIM2_Init+0x94>)
 800049e:	2200      	movs	r2, #0
 80004a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49;
 80004a2:	4b18      	ldr	r3, [pc, #96]	; (8000504 <MX_TIM2_Init+0x94>)
 80004a4:	2231      	movs	r2, #49	; 0x31
 80004a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004a8:	4b16      	ldr	r3, [pc, #88]	; (8000504 <MX_TIM2_Init+0x94>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ae:	4b15      	ldr	r3, [pc, #84]	; (8000504 <MX_TIM2_Init+0x94>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004b4:	4813      	ldr	r0, [pc, #76]	; (8000504 <MX_TIM2_Init+0x94>)
 80004b6:	f003 fced 	bl	8003e94 <HAL_TIM_Base_Init>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80004c0:	f000 fafc 	bl	8000abc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004ca:	f107 0310 	add.w	r3, r7, #16
 80004ce:	4619      	mov	r1, r3
 80004d0:	480c      	ldr	r0, [pc, #48]	; (8000504 <MX_TIM2_Init+0x94>)
 80004d2:	f003 fffa 	bl	80044ca <HAL_TIM_ConfigClockSource>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80004dc:	f000 faee 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004e0:	2300      	movs	r3, #0
 80004e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004e4:	2300      	movs	r3, #0
 80004e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004e8:	1d3b      	adds	r3, r7, #4
 80004ea:	4619      	mov	r1, r3
 80004ec:	4805      	ldr	r0, [pc, #20]	; (8000504 <MX_TIM2_Init+0x94>)
 80004ee:	f004 fa35 	bl	800495c <HAL_TIMEx_MasterConfigSynchronization>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80004f8:	f000 fae0 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80004fc:	bf00      	nop
 80004fe:	3720      	adds	r7, #32
 8000500:	46bd      	mov	sp, r7
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20001e08 	.word	0x20001e08

08000508 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	b08c      	sub	sp, #48	; 0x30
 800050c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800050e:	f107 030c 	add.w	r3, r7, #12
 8000512:	2224      	movs	r2, #36	; 0x24
 8000514:	2100      	movs	r1, #0
 8000516:	4618      	mov	r0, r3
 8000518:	f00a fdd0 	bl	800b0bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800051c:	463b      	mov	r3, r7
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	605a      	str	r2, [r3, #4]
 8000524:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000526:	4b21      	ldr	r3, [pc, #132]	; (80005ac <MX_TIM3_Init+0xa4>)
 8000528:	4a21      	ldr	r2, [pc, #132]	; (80005b0 <MX_TIM3_Init+0xa8>)
 800052a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800052c:	4b1f      	ldr	r3, [pc, #124]	; (80005ac <MX_TIM3_Init+0xa4>)
 800052e:	2200      	movs	r2, #0
 8000530:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000532:	4b1e      	ldr	r3, [pc, #120]	; (80005ac <MX_TIM3_Init+0xa4>)
 8000534:	2200      	movs	r2, #0
 8000536:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000538:	4b1c      	ldr	r3, [pc, #112]	; (80005ac <MX_TIM3_Init+0xa4>)
 800053a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800053e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000540:	4b1a      	ldr	r3, [pc, #104]	; (80005ac <MX_TIM3_Init+0xa4>)
 8000542:	2200      	movs	r2, #0
 8000544:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000546:	4b19      	ldr	r3, [pc, #100]	; (80005ac <MX_TIM3_Init+0xa4>)
 8000548:	2200      	movs	r2, #0
 800054a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800054c:	2301      	movs	r3, #1
 800054e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000550:	2300      	movs	r3, #0
 8000552:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000554:	2301      	movs	r3, #1
 8000556:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000558:	2300      	movs	r3, #0
 800055a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800055c:	2300      	movs	r3, #0
 800055e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000560:	2300      	movs	r3, #0
 8000562:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000564:	2301      	movs	r3, #1
 8000566:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000568:	2300      	movs	r3, #0
 800056a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800056c:	2300      	movs	r3, #0
 800056e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000570:	f107 030c 	add.w	r3, r7, #12
 8000574:	4619      	mov	r1, r3
 8000576:	480d      	ldr	r0, [pc, #52]	; (80005ac <MX_TIM3_Init+0xa4>)
 8000578:	f003 fd54 	bl	8004024 <HAL_TIM_Encoder_Init>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d001      	beq.n	8000586 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000582:	f000 fa9b 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000586:	2300      	movs	r3, #0
 8000588:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800058a:	2300      	movs	r3, #0
 800058c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800058e:	463b      	mov	r3, r7
 8000590:	4619      	mov	r1, r3
 8000592:	4806      	ldr	r0, [pc, #24]	; (80005ac <MX_TIM3_Init+0xa4>)
 8000594:	f004 f9e2 	bl	800495c <HAL_TIMEx_MasterConfigSynchronization>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800059e:	f000 fa8d 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80005a2:	bf00      	nop
 80005a4:	3730      	adds	r7, #48	; 0x30
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	20001d58 	.word	0x20001d58
 80005b0:	40000400 	.word	0x40000400

080005b4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b08c      	sub	sp, #48	; 0x30
 80005b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80005ba:	f107 030c 	add.w	r3, r7, #12
 80005be:	2224      	movs	r2, #36	; 0x24
 80005c0:	2100      	movs	r1, #0
 80005c2:	4618      	mov	r0, r3
 80005c4:	f00a fd7a 	bl	800b0bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005c8:	463b      	mov	r3, r7
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80005d2:	4b21      	ldr	r3, [pc, #132]	; (8000658 <MX_TIM4_Init+0xa4>)
 80005d4:	4a21      	ldr	r2, [pc, #132]	; (800065c <MX_TIM4_Init+0xa8>)
 80005d6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80005d8:	4b1f      	ldr	r3, [pc, #124]	; (8000658 <MX_TIM4_Init+0xa4>)
 80005da:	2200      	movs	r2, #0
 80005dc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005de:	4b1e      	ldr	r3, [pc, #120]	; (8000658 <MX_TIM4_Init+0xa4>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 33888;
 80005e4:	4b1c      	ldr	r3, [pc, #112]	; (8000658 <MX_TIM4_Init+0xa4>)
 80005e6:	f248 4260 	movw	r2, #33888	; 0x8460
 80005ea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005ec:	4b1a      	ldr	r3, [pc, #104]	; (8000658 <MX_TIM4_Init+0xa4>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005f2:	4b19      	ldr	r3, [pc, #100]	; (8000658 <MX_TIM4_Init+0xa4>)
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80005f8:	2303      	movs	r3, #3
 80005fa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80005fc:	2300      	movs	r3, #0
 80005fe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000600:	2301      	movs	r3, #1
 8000602:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000604:	2300      	movs	r3, #0
 8000606:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800060c:	2300      	movs	r3, #0
 800060e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000610:	2301      	movs	r3, #1
 8000612:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000614:	2300      	movs	r3, #0
 8000616:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8000618:	2300      	movs	r3, #0
 800061a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	4619      	mov	r1, r3
 8000622:	480d      	ldr	r0, [pc, #52]	; (8000658 <MX_TIM4_Init+0xa4>)
 8000624:	f003 fcfe 	bl	8004024 <HAL_TIM_Encoder_Init>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800062e:	f000 fa45 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000632:	2300      	movs	r3, #0
 8000634:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	4619      	mov	r1, r3
 800063e:	4806      	ldr	r0, [pc, #24]	; (8000658 <MX_TIM4_Init+0xa4>)
 8000640:	f004 f98c 	bl	800495c <HAL_TIMEx_MasterConfigSynchronization>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800064a:	f000 fa37 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800064e:	bf00      	nop
 8000650:	3730      	adds	r7, #48	; 0x30
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	20001cbc 	.word	0x20001cbc
 800065c:	40000800 	.word	0x40000800

08000660 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b08c      	sub	sp, #48	; 0x30
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000666:	f107 030c 	add.w	r3, r7, #12
 800066a:	2224      	movs	r2, #36	; 0x24
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f00a fd24 	bl	800b0bc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000674:	463b      	mov	r3, r7
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800067e:	4b21      	ldr	r3, [pc, #132]	; (8000704 <MX_TIM5_Init+0xa4>)
 8000680:	4a21      	ldr	r2, [pc, #132]	; (8000708 <MX_TIM5_Init+0xa8>)
 8000682:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000684:	4b1f      	ldr	r3, [pc, #124]	; (8000704 <MX_TIM5_Init+0xa4>)
 8000686:	2200      	movs	r2, #0
 8000688:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800068a:	4b1e      	ldr	r3, [pc, #120]	; (8000704 <MX_TIM5_Init+0xa4>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 33888;
 8000690:	4b1c      	ldr	r3, [pc, #112]	; (8000704 <MX_TIM5_Init+0xa4>)
 8000692:	f248 4260 	movw	r2, #33888	; 0x8460
 8000696:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000698:	4b1a      	ldr	r3, [pc, #104]	; (8000704 <MX_TIM5_Init+0xa4>)
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800069e:	4b19      	ldr	r3, [pc, #100]	; (8000704 <MX_TIM5_Init+0xa4>)
 80006a0:	2280      	movs	r2, #128	; 0x80
 80006a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80006a4:	2303      	movs	r3, #3
 80006a6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80006a8:	2300      	movs	r3, #0
 80006aa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80006ac:	2301      	movs	r3, #1
 80006ae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80006b4:	2300      	movs	r3, #0
 80006b6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80006b8:	2300      	movs	r3, #0
 80006ba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80006bc:	2301      	movs	r3, #1
 80006be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80006c8:	f107 030c 	add.w	r3, r7, #12
 80006cc:	4619      	mov	r1, r3
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <MX_TIM5_Init+0xa4>)
 80006d0:	f003 fca8 	bl	8004024 <HAL_TIM_Encoder_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80006da:	f000 f9ef 	bl	8000abc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006de:	2300      	movs	r3, #0
 80006e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e2:	2300      	movs	r3, #0
 80006e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80006e6:	463b      	mov	r3, r7
 80006e8:	4619      	mov	r1, r3
 80006ea:	4806      	ldr	r0, [pc, #24]	; (8000704 <MX_TIM5_Init+0xa4>)
 80006ec:	f004 f936 	bl	800495c <HAL_TIMEx_MasterConfigSynchronization>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80006f6:	f000 f9e1 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	3730      	adds	r7, #48	; 0x30
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	20001d0c 	.word	0x20001d0c
 8000708:	40000c00 	.word	0x40000c00

0800070c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08a      	sub	sp, #40	; 0x28
 8000710:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	f107 0314 	add.w	r3, r7, #20
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000722:	4b4e      	ldr	r3, [pc, #312]	; (800085c <MX_GPIO_Init+0x150>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000726:	4a4d      	ldr	r2, [pc, #308]	; (800085c <MX_GPIO_Init+0x150>)
 8000728:	f043 0310 	orr.w	r3, r3, #16
 800072c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072e:	4b4b      	ldr	r3, [pc, #300]	; (800085c <MX_GPIO_Init+0x150>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000732:	f003 0310 	and.w	r3, r3, #16
 8000736:	613b      	str	r3, [r7, #16]
 8000738:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	4b48      	ldr	r3, [pc, #288]	; (800085c <MX_GPIO_Init+0x150>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073e:	4a47      	ldr	r2, [pc, #284]	; (800085c <MX_GPIO_Init+0x150>)
 8000740:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000746:	4b45      	ldr	r3, [pc, #276]	; (800085c <MX_GPIO_Init+0x150>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000752:	4b42      	ldr	r3, [pc, #264]	; (800085c <MX_GPIO_Init+0x150>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000756:	4a41      	ldr	r2, [pc, #260]	; (800085c <MX_GPIO_Init+0x150>)
 8000758:	f043 0301 	orr.w	r3, r3, #1
 800075c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800075e:	4b3f      	ldr	r3, [pc, #252]	; (800085c <MX_GPIO_Init+0x150>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000762:	f003 0301 	and.w	r3, r3, #1
 8000766:	60bb      	str	r3, [r7, #8]
 8000768:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076a:	4b3c      	ldr	r3, [pc, #240]	; (800085c <MX_GPIO_Init+0x150>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076e:	4a3b      	ldr	r2, [pc, #236]	; (800085c <MX_GPIO_Init+0x150>)
 8000770:	f043 0302 	orr.w	r3, r3, #2
 8000774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000776:	4b39      	ldr	r3, [pc, #228]	; (800085c <MX_GPIO_Init+0x150>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	f003 0302 	and.w	r3, r3, #2
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000782:	4b36      	ldr	r3, [pc, #216]	; (800085c <MX_GPIO_Init+0x150>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000786:	4a35      	ldr	r2, [pc, #212]	; (800085c <MX_GPIO_Init+0x150>)
 8000788:	f043 0308 	orr.w	r3, r3, #8
 800078c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800078e:	4b33      	ldr	r3, [pc, #204]	; (800085c <MX_GPIO_Init+0x150>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000792:	f003 0308 	and.w	r3, r3, #8
 8000796:	603b      	str	r3, [r7, #0]
 8000798:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, XDIR_Pin|XCLK_Pin, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	210c      	movs	r1, #12
 800079e:	4830      	ldr	r0, [pc, #192]	; (8000860 <MX_GPIO_Init+0x154>)
 80007a0:	f000 ff7e 	bl	80016a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, GPIO_PIN_RESET);
 80007a4:	2200      	movs	r2, #0
 80007a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007aa:	482e      	ldr	r0, [pc, #184]	; (8000864 <MX_GPIO_Init+0x158>)
 80007ac:	f000 ff78 	bl	80016a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(YCLK_GPIO_Port, YCLK_Pin, GPIO_PIN_RESET);
 80007b0:	2200      	movs	r2, #0
 80007b2:	2101      	movs	r1, #1
 80007b4:	482c      	ldr	r0, [pc, #176]	; (8000868 <MX_GPIO_Init+0x15c>)
 80007b6:	f000 ff73 	bl	80016a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_UP_Pin|JOY_DOWN_Pin;
 80007ba:	2328      	movs	r3, #40	; 0x28
 80007bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007be:	2300      	movs	r3, #0
 80007c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80007c2:	2302      	movs	r3, #2
 80007c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c6:	f107 0314 	add.w	r3, r7, #20
 80007ca:	4619      	mov	r1, r3
 80007cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007d0:	f000 fda4 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pins : XDIR_Pin XCLK_Pin */
  GPIO_InitStruct.Pin = XDIR_Pin|XCLK_Pin;
 80007d4:	230c      	movs	r3, #12
 80007d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d8:	2301      	movs	r3, #1
 80007da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e0:	2303      	movs	r3, #3
 80007e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4619      	mov	r1, r3
 80007ea:	481d      	ldr	r0, [pc, #116]	; (8000860 <MX_GPIO_Init+0x154>)
 80007ec:	f000 fd96 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : YDIR_Pin */
  GPIO_InitStruct.Pin = YDIR_Pin;
 80007f0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fe:	2303      	movs	r3, #3
 8000800:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(YDIR_GPIO_Port, &GPIO_InitStruct);
 8000802:	f107 0314 	add.w	r3, r7, #20
 8000806:	4619      	mov	r1, r3
 8000808:	4816      	ldr	r0, [pc, #88]	; (8000864 <MX_GPIO_Init+0x158>)
 800080a:	f000 fd87 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pins : PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800080e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000814:	4b15      	ldr	r3, [pc, #84]	; (800086c <MX_GPIO_Init+0x160>)
 8000816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	4619      	mov	r1, r3
 8000822:	4810      	ldr	r0, [pc, #64]	; (8000864 <MX_GPIO_Init+0x158>)
 8000824:	f000 fd7a 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pin : YCLK_Pin */
  GPIO_InitStruct.Pin = YCLK_Pin;
 8000828:	2301      	movs	r3, #1
 800082a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082c:	2301      	movs	r3, #1
 800082e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000834:	2303      	movs	r3, #3
 8000836:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(YCLK_GPIO_Port, &GPIO_InitStruct);
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	4619      	mov	r1, r3
 800083e:	480a      	ldr	r0, [pc, #40]	; (8000868 <MX_GPIO_Init+0x15c>)
 8000840:	f000 fd6c 	bl	800131c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000844:	2200      	movs	r2, #0
 8000846:	2105      	movs	r1, #5
 8000848:	2028      	movs	r0, #40	; 0x28
 800084a:	f000 fd30 	bl	80012ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800084e:	2028      	movs	r0, #40	; 0x28
 8000850:	f000 fd49 	bl	80012e6 <HAL_NVIC_EnableIRQ>

}
 8000854:	bf00      	nop
 8000856:	3728      	adds	r7, #40	; 0x28
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40021000 	.word	0x40021000
 8000860:	48000400 	.word	0x48000400
 8000864:	48001000 	.word	0x48001000
 8000868:	48000c00 	.word	0x48000c00
 800086c:	10310000 	.word	0x10310000

08000870 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]

		}



	if(htim->Instance == htim2.Instance){
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b0f      	ldr	r3, [pc, #60]	; (80008bc <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	429a      	cmp	r2, r3
 8000882:	d115      	bne.n	80008b0 <HAL_TIM_PeriodElapsedCallback+0x40>

		 cnt=__HAL_TIM_GET_COUNTER(&htim4)-750000;
 8000884:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800088a:	f5a3 2337 	sub.w	r3, r3, #749568	; 0xb7000
 800088e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8000892:	461a      	mov	r2, r3
 8000894:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000896:	601a      	str	r2, [r3, #0]
//		 	  laps--;
//		   }
//
//		   cnt_old=TIM5->CNT;

			 			 			feedback=(laps*htim4.Init.Period)+cnt;
 8000898:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	4a0a      	ldr	r2, [pc, #40]	; (80008c8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800089e:	6812      	ldr	r2, [r2, #0]
 80008a0:	fb02 f303 	mul.w	r3, r2, r3
 80008a4:	4a07      	ldr	r2, [pc, #28]	; (80008c4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80008a6:	6812      	ldr	r2, [r2, #0]
 80008a8:	4413      	add	r3, r2
 80008aa:	461a      	mov	r2, r3
 80008ac:	4b07      	ldr	r3, [pc, #28]	; (80008cc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80008ae:	601a      	str	r2, [r3, #0]
	}

}
 80008b0:	bf00      	nop
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	20001e08 	.word	0x20001e08
 80008c0:	20001cbc 	.word	0x20001cbc
 80008c4:	20001d08 	.word	0x20001d08
 80008c8:	200001bc 	.word	0x200001bc
 80008cc:	20001dac 	.word	0x20001dac

080008d0 <CDC_ReceiveCallback>:
//	  laps--;
//  }
//  cnt_old=TIM5->CNT;

void CDC_ReceiveCallback(uint8_t *buf, uint32_t len)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]

	  int8_t opbuff[4];

	  if(buf[0]== '0')
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	2b30      	cmp	r3, #48	; 0x30
 80008e0:	d115      	bne.n	800090e <CDC_ReceiveCallback+0x3e>
	  {
	  *(int32_t*)&(opbuff[0]) = TIM5->CNT;
 80008e2:	4b14      	ldr	r3, [pc, #80]	; (8000934 <CDC_ReceiveCallback+0x64>)
 80008e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008e6:	f107 030c 	add.w	r3, r7, #12
 80008ea:	601a      	str	r2, [r3, #0]

	  opbuff[3] =(X0<<0)+(Y0<<1);
 80008ec:	4b12      	ldr	r3, [pc, #72]	; (8000938 <CDC_ReceiveCallback+0x68>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	005b      	lsls	r3, r3, #1
 80008f2:	b2da      	uxtb	r2, r3
 80008f4:	4b11      	ldr	r3, [pc, #68]	; (800093c <CDC_ReceiveCallback+0x6c>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	4413      	add	r3, r2
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	b25b      	sxtb	r3, r3
 80008fe:	73fb      	strb	r3, [r7, #15]


	  CDC_Transmit_FS(&opbuff[0], sizeof(int32_t));
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	2104      	movs	r1, #4
 8000906:	4618      	mov	r0, r3
 8000908:	f009 fe34 	bl	800a574 <CDC_Transmit_FS>
		  opbuff[1]=0xFF;
		  opbuff[2]=0xFF;
		  opbuff[3]=0xFF;
		  CDC_Transmit_FS(&opbuff[0], sizeof(int32_t));
	  }
}
 800090c:	e00d      	b.n	800092a <CDC_ReceiveCallback+0x5a>
		  opbuff[0]=0xFF;
 800090e:	23ff      	movs	r3, #255	; 0xff
 8000910:	733b      	strb	r3, [r7, #12]
		  opbuff[1]=0xFF;
 8000912:	23ff      	movs	r3, #255	; 0xff
 8000914:	737b      	strb	r3, [r7, #13]
		  opbuff[2]=0xFF;
 8000916:	23ff      	movs	r3, #255	; 0xff
 8000918:	73bb      	strb	r3, [r7, #14]
		  opbuff[3]=0xFF;
 800091a:	23ff      	movs	r3, #255	; 0xff
 800091c:	73fb      	strb	r3, [r7, #15]
		  CDC_Transmit_FS(&opbuff[0], sizeof(int32_t));
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	2104      	movs	r1, #4
 8000924:	4618      	mov	r0, r3
 8000926:	f009 fe25 	bl	800a574 <CDC_Transmit_FS>
}
 800092a:	bf00      	nop
 800092c:	3710      	adds	r7, #16
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40000c00 	.word	0x40000c00
 8000938:	20001e55 	.word	0x20001e55
 800093c:	20001e54 	.word	0x20001e54

08000940 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000948:	f009 fd00 	bl	800a34c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12)==GPIO_PIN_RESET){
 800094c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000950:	483e      	ldr	r0, [pc, #248]	; (8000a4c <StartDefaultTask+0x10c>)
 8000952:	f000 fe8d 	bl	8001670 <HAL_GPIO_ReadPin>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d103      	bne.n	8000964 <StartDefaultTask+0x24>
	 		  	//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2,GPIO_PIN_RESET);
	 		  	  X0=1;
 800095c:	4b3c      	ldr	r3, [pc, #240]	; (8000a50 <StartDefaultTask+0x110>)
 800095e:	2201      	movs	r2, #1
 8000960:	701a      	strb	r2, [r3, #0]
 8000962:	e002      	b.n	800096a <StartDefaultTask+0x2a>
	 	  }
	 	  else {
	 		//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2,GPIO_PIN_SET);
	 		  X0=0;
 8000964:	4b3a      	ldr	r3, [pc, #232]	; (8000a50 <StartDefaultTask+0x110>)
 8000966:	2200      	movs	r2, #0
 8000968:	701a      	strb	r2, [r3, #0]
	 	  }


	 	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_13)==GPIO_PIN_RESET){
 800096a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800096e:	4837      	ldr	r0, [pc, #220]	; (8000a4c <StartDefaultTask+0x10c>)
 8000970:	f000 fe7e 	bl	8001670 <HAL_GPIO_ReadPin>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d103      	bne.n	8000982 <StartDefaultTask+0x42>
	 		  //HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8,GPIO_PIN_RESET);
	 		  	  Y0=1;
 800097a:	4b36      	ldr	r3, [pc, #216]	; (8000a54 <StartDefaultTask+0x114>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
 8000980:	e002      	b.n	8000988 <StartDefaultTask+0x48>
	 	  }
	 	  else  {
	 		 // HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8,GPIO_PIN_SET);
	 		  Y0=0;
 8000982:	4b34      	ldr	r3, [pc, #208]	; (8000a54 <StartDefaultTask+0x114>)
 8000984:	2200      	movs	r2, #0
 8000986:	701a      	strb	r2, [r3, #0]
	 	  }


	 	  if(highMode>1) {
 8000988:	4b33      	ldr	r3, [pc, #204]	; (8000a58 <StartDefaultTask+0x118>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b01      	cmp	r3, #1
 800098e:	dd0f      	ble.n	80009b0 <StartDefaultTask+0x70>
	 	    xSpeed = 50U;
 8000990:	4b32      	ldr	r3, [pc, #200]	; (8000a5c <StartDefaultTask+0x11c>)
 8000992:	2232      	movs	r2, #50	; 0x32
 8000994:	701a      	strb	r2, [r3, #0]
	 	    ySpeed = 50U;
 8000996:	4b32      	ldr	r3, [pc, #200]	; (8000a60 <StartDefaultTask+0x120>)
 8000998:	2232      	movs	r2, #50	; 0x32
 800099a:	701a      	strb	r2, [r3, #0]
	 	    xSen = 10U;
 800099c:	4b31      	ldr	r3, [pc, #196]	; (8000a64 <StartDefaultTask+0x124>)
 800099e:	220a      	movs	r2, #10
 80009a0:	701a      	strb	r2, [r3, #0]
	 	    ySen = 10U;
 80009a2:	4b31      	ldr	r3, [pc, #196]	; (8000a68 <StartDefaultTask+0x128>)
 80009a4:	220a      	movs	r2, #10
 80009a6:	701a      	strb	r2, [r3, #0]
	 	    highMode = 1;
 80009a8:	4b2b      	ldr	r3, [pc, #172]	; (8000a58 <StartDefaultTask+0x118>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	e012      	b.n	80009d6 <StartDefaultTask+0x96>
	 	  }else if (highMode < 1) {
 80009b0:	4b29      	ldr	r3, [pc, #164]	; (8000a58 <StartDefaultTask+0x118>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	dc0e      	bgt.n	80009d6 <StartDefaultTask+0x96>
	 	    xSpeed = 250U;
 80009b8:	4b28      	ldr	r3, [pc, #160]	; (8000a5c <StartDefaultTask+0x11c>)
 80009ba:	22fa      	movs	r2, #250	; 0xfa
 80009bc:	701a      	strb	r2, [r3, #0]
	       ySpeed = 250U;
 80009be:	4b28      	ldr	r3, [pc, #160]	; (8000a60 <StartDefaultTask+0x120>)
 80009c0:	22fa      	movs	r2, #250	; 0xfa
 80009c2:	701a      	strb	r2, [r3, #0]
	       xSen = 2U;
 80009c4:	4b27      	ldr	r3, [pc, #156]	; (8000a64 <StartDefaultTask+0x124>)
 80009c6:	2202      	movs	r2, #2
 80009c8:	701a      	strb	r2, [r3, #0]
	       ySen = 2U;
 80009ca:	4b27      	ldr	r3, [pc, #156]	; (8000a68 <StartDefaultTask+0x128>)
 80009cc:	2202      	movs	r2, #2
 80009ce:	701a      	strb	r2, [r3, #0]
	       highMode = 1;
 80009d0:	4b21      	ldr	r3, [pc, #132]	; (8000a58 <StartDefaultTask+0x118>)
 80009d2:	2201      	movs	r2, #1
 80009d4:	601a      	str	r2, [r3, #0]
	 	  }

	 	  if (HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin) == GPIO_PIN_SET)
 80009d6:	2120      	movs	r1, #32
 80009d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009dc:	f000 fe48 	bl	8001670 <HAL_GPIO_ReadPin>
 80009e0:	4603      	mov	r3, r0
 80009e2:	2b01      	cmp	r3, #1
 80009e4:	d105      	bne.n	80009f2 <StartDefaultTask+0xb2>
	 	      {
	 	  	    xPul = -(xSen);
 80009e6:	4b1f      	ldr	r3, [pc, #124]	; (8000a64 <StartDefaultTask+0x124>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	425b      	negs	r3, r3
 80009ec:	4a1f      	ldr	r2, [pc, #124]	; (8000a6c <StartDefaultTask+0x12c>)
 80009ee:	6013      	str	r3, [r2, #0]
 80009f0:	e00c      	b.n	8000a0c <StartDefaultTask+0xcc>
	 	      }else if (HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin) == GPIO_PIN_SET)
 80009f2:	2108      	movs	r1, #8
 80009f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009f8:	f000 fe3a 	bl	8001670 <HAL_GPIO_ReadPin>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d104      	bne.n	8000a0c <StartDefaultTask+0xcc>
	 	      {
	 	        xPul = (xSen);
 8000a02:	4b18      	ldr	r3, [pc, #96]	; (8000a64 <StartDefaultTask+0x124>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	461a      	mov	r2, r3
 8000a08:	4b18      	ldr	r3, [pc, #96]	; (8000a6c <StartDefaultTask+0x12c>)
 8000a0a:	601a      	str	r2, [r3, #0]
	 	      }
	 	  if (HAL_GPIO_ReadPin(JOY_DOWN_GPIO_Port, JOY_DOWN_Pin) == GPIO_PIN_SET)
 8000a0c:	2120      	movs	r1, #32
 8000a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a12:	f000 fe2d 	bl	8001670 <HAL_GPIO_ReadPin>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d105      	bne.n	8000a28 <StartDefaultTask+0xe8>
	 	  {
	 		  yPul = ySen;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	; (8000a68 <StartDefaultTask+0x128>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	461a      	mov	r2, r3
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <StartDefaultTask+0x130>)
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	e00c      	b.n	8000a42 <StartDefaultTask+0x102>
	 	  }
	 	  else if (HAL_GPIO_ReadPin(JOY_UP_GPIO_Port, JOY_UP_Pin) == GPIO_PIN_SET)
 8000a28:	2108      	movs	r1, #8
 8000a2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a2e:	f000 fe1f 	bl	8001670 <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d104      	bne.n	8000a42 <StartDefaultTask+0x102>
	 	  {
	 		  yPul = -ySen;
 8000a38:	4b0b      	ldr	r3, [pc, #44]	; (8000a68 <StartDefaultTask+0x128>)
 8000a3a:	781b      	ldrb	r3, [r3, #0]
 8000a3c:	425b      	negs	r3, r3
 8000a3e:	4a0c      	ldr	r2, [pc, #48]	; (8000a70 <StartDefaultTask+0x130>)
 8000a40:	6013      	str	r3, [r2, #0]
	 	  }
    osDelay(1);
 8000a42:	2001      	movs	r0, #1
 8000a44:	f007 f80e 	bl	8007a64 <osDelay>
	  if (HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_12)==GPIO_PIN_RESET){
 8000a48:	e780      	b.n	800094c <StartDefaultTask+0xc>
 8000a4a:	bf00      	nop
 8000a4c:	48001000 	.word	0x48001000
 8000a50:	20001e54 	.word	0x20001e54
 8000a54:	20001e55 	.word	0x20001e55
 8000a58:	200001c0 	.word	0x200001c0
 8000a5c:	20001e5c 	.word	0x20001e5c
 8000a60:	20001e64 	.word	0x20001e64
 8000a64:	20000000 	.word	0x20000000
 8000a68:	20000001 	.word	0x20000001
 8000a6c:	20001e58 	.word	0x20001e58
 8000a70:	20001e60 	.word	0x20001e60

08000a74 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	  tim4Cnt=__HAL_TIM_GET_COUNTER(&htim4);
 8000a7c:	4b07      	ldr	r3, [pc, #28]	; (8000a9c <StartTask02+0x28>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a82:	461a      	mov	r2, r3
 8000a84:	4b06      	ldr	r3, [pc, #24]	; (8000aa0 <StartTask02+0x2c>)
 8000a86:	601a      	str	r2, [r3, #0]
	  tim5Cnt=__HAL_TIM_GET_COUNTER(&htim5);
 8000a88:	4b06      	ldr	r3, [pc, #24]	; (8000aa4 <StartTask02+0x30>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a8e:	461a      	mov	r2, r3
 8000a90:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <StartTask02+0x34>)
 8000a92:	601a      	str	r2, [r3, #0]
    osDelay(1);
 8000a94:	2001      	movs	r0, #1
 8000a96:	f006 ffe5 	bl	8007a64 <osDelay>
	  tim4Cnt=__HAL_TIM_GET_COUNTER(&htim4);
 8000a9a:	e7ef      	b.n	8000a7c <StartTask02+0x8>
 8000a9c:	20001cbc 	.word	0x20001cbc
 8000aa0:	20001da4 	.word	0x20001da4
 8000aa4:	20001d0c 	.word	0x20001d0c
 8000aa8:	20001e00 	.word	0x20001e00

08000aac <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f006 ffd5 	bl	8007a64 <osDelay>
 8000aba:	e7fb      	b.n	8000ab4 <StartTask03+0x8>

08000abc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac0:	b672      	cpsid	i
}
 8000ac2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <Error_Handler+0x8>
	...

08000ac8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ace:	4b15      	ldr	r3, [pc, #84]	; (8000b24 <HAL_MspInit+0x5c>)
 8000ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad2:	4a14      	ldr	r2, [pc, #80]	; (8000b24 <HAL_MspInit+0x5c>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	6613      	str	r3, [r2, #96]	; 0x60
 8000ada:	4b12      	ldr	r3, [pc, #72]	; (8000b24 <HAL_MspInit+0x5c>)
 8000adc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ade:	f003 0301 	and.w	r3, r3, #1
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	; (8000b24 <HAL_MspInit+0x5c>)
 8000ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aea:	4a0e      	ldr	r2, [pc, #56]	; (8000b24 <HAL_MspInit+0x5c>)
 8000aec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af0:	6593      	str	r3, [r2, #88]	; 0x58
 8000af2:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <HAL_MspInit+0x5c>)
 8000af4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000afe:	2200      	movs	r2, #0
 8000b00:	210f      	movs	r1, #15
 8000b02:	f06f 0001 	mvn.w	r0, #1
 8000b06:	f000 fbd2 	bl	80012ae <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2105      	movs	r1, #5
 8000b0e:	2005      	movs	r0, #5
 8000b10:	f000 fbcd 	bl	80012ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000b14:	2005      	movs	r0, #5
 8000b16:	f000 fbe6 	bl	80012e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40021000 	.word	0x40021000

08000b28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b084      	sub	sp, #16
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a22      	ldr	r2, [pc, #136]	; (8000bc0 <HAL_TIM_Base_MspInit+0x98>)
 8000b36:	4293      	cmp	r3, r2
 8000b38:	d12c      	bne.n	8000b94 <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b3a:	4b22      	ldr	r3, [pc, #136]	; (8000bc4 <HAL_TIM_Base_MspInit+0x9c>)
 8000b3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b3e:	4a21      	ldr	r2, [pc, #132]	; (8000bc4 <HAL_TIM_Base_MspInit+0x9c>)
 8000b40:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b44:	6613      	str	r3, [r2, #96]	; 0x60
 8000b46:	4b1f      	ldr	r3, [pc, #124]	; (8000bc4 <HAL_TIM_Base_MspInit+0x9c>)
 8000b48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 5, 0);
 8000b52:	2200      	movs	r2, #0
 8000b54:	2105      	movs	r1, #5
 8000b56:	2018      	movs	r0, #24
 8000b58:	f000 fba9 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8000b5c:	2018      	movs	r0, #24
 8000b5e:	f000 fbc2 	bl	80012e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	2105      	movs	r1, #5
 8000b66:	2019      	movs	r0, #25
 8000b68:	f000 fba1 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000b6c:	2019      	movs	r0, #25
 8000b6e:	f000 fbba 	bl	80012e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2105      	movs	r1, #5
 8000b76:	201a      	movs	r0, #26
 8000b78:	f000 fb99 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8000b7c:	201a      	movs	r0, #26
 8000b7e:	f000 fbb2 	bl	80012e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8000b82:	2200      	movs	r2, #0
 8000b84:	2105      	movs	r1, #5
 8000b86:	201b      	movs	r0, #27
 8000b88:	f000 fb91 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8000b8c:	201b      	movs	r0, #27
 8000b8e:	f000 fbaa 	bl	80012e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b92:	e010      	b.n	8000bb6 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b9c:	d10b      	bne.n	8000bb6 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b9e:	4b09      	ldr	r3, [pc, #36]	; (8000bc4 <HAL_TIM_Base_MspInit+0x9c>)
 8000ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ba2:	4a08      	ldr	r2, [pc, #32]	; (8000bc4 <HAL_TIM_Base_MspInit+0x9c>)
 8000ba4:	f043 0301 	orr.w	r3, r3, #1
 8000ba8:	6593      	str	r3, [r2, #88]	; 0x58
 8000baa:	4b06      	ldr	r3, [pc, #24]	; (8000bc4 <HAL_TIM_Base_MspInit+0x9c>)
 8000bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	68bb      	ldr	r3, [r7, #8]
}
 8000bb6:	bf00      	nop
 8000bb8:	3710      	adds	r7, #16
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	bf00      	nop
 8000bc0:	40012c00 	.word	0x40012c00
 8000bc4:	40021000 	.word	0x40021000

08000bc8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b08e      	sub	sp, #56	; 0x38
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	601a      	str	r2, [r3, #0]
 8000bd8:	605a      	str	r2, [r3, #4]
 8000bda:	609a      	str	r2, [r3, #8]
 8000bdc:	60da      	str	r2, [r3, #12]
 8000bde:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a47      	ldr	r2, [pc, #284]	; (8000d04 <HAL_TIM_Encoder_MspInit+0x13c>)
 8000be6:	4293      	cmp	r3, r2
 8000be8:	d128      	bne.n	8000c3c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000bea:	4b47      	ldr	r3, [pc, #284]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bee:	4a46      	ldr	r2, [pc, #280]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000bf0:	f043 0302 	orr.w	r3, r3, #2
 8000bf4:	6593      	str	r3, [r2, #88]	; 0x58
 8000bf6:	4b44      	ldr	r3, [pc, #272]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	623b      	str	r3, [r7, #32]
 8000c00:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c02:	4b41      	ldr	r3, [pc, #260]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c06:	4a40      	ldr	r2, [pc, #256]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c08:	f043 0310 	orr.w	r3, r3, #16
 8000c0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c0e:	4b3e      	ldr	r3, [pc, #248]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c12:	f003 0310 	and.w	r3, r3, #16
 8000c16:	61fb      	str	r3, [r7, #28]
 8000c18:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PE3     ------> TIM3_CH1
    PE4     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000c1a:	2318      	movs	r3, #24
 8000c1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c22:	2300      	movs	r3, #0
 8000c24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c26:	2300      	movs	r3, #0
 8000c28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c2a:	2302      	movs	r3, #2
 8000c2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c32:	4619      	mov	r1, r3
 8000c34:	4835      	ldr	r0, [pc, #212]	; (8000d0c <HAL_TIM_Encoder_MspInit+0x144>)
 8000c36:	f000 fb71 	bl	800131c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8000c3a:	e05f      	b.n	8000cfc <HAL_TIM_Encoder_MspInit+0x134>
  else if(htim_encoder->Instance==TIM4)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a33      	ldr	r2, [pc, #204]	; (8000d10 <HAL_TIM_Encoder_MspInit+0x148>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d12c      	bne.n	8000ca0 <HAL_TIM_Encoder_MspInit+0xd8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000c46:	4b30      	ldr	r3, [pc, #192]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c4a:	4a2f      	ldr	r2, [pc, #188]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c4c:	f043 0304 	orr.w	r3, r3, #4
 8000c50:	6593      	str	r3, [r2, #88]	; 0x58
 8000c52:	4b2d      	ldr	r3, [pc, #180]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c56:	f003 0304 	and.w	r3, r3, #4
 8000c5a:	61bb      	str	r3, [r7, #24]
 8000c5c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c5e:	4b2a      	ldr	r3, [pc, #168]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c62:	4a29      	ldr	r2, [pc, #164]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c64:	f043 0302 	orr.w	r3, r3, #2
 8000c68:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c6a:	4b27      	ldr	r3, [pc, #156]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000c6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c6e:	f003 0302 	and.w	r3, r3, #2
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c76:	23c0      	movs	r3, #192	; 0xc0
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c82:	2300      	movs	r3, #0
 8000c84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000c86:	2302      	movs	r3, #2
 8000c88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4820      	ldr	r0, [pc, #128]	; (8000d14 <HAL_TIM_Encoder_MspInit+0x14c>)
 8000c92:	f000 fb43 	bl	800131c <HAL_GPIO_Init>
    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 8000c96:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c9a:	f000 fd4b 	bl	8001734 <HAL_I2CEx_EnableFastModePlus>
}
 8000c9e:	e02d      	b.n	8000cfc <HAL_TIM_Encoder_MspInit+0x134>
  else if(htim_encoder->Instance==TIM5)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4a1c      	ldr	r2, [pc, #112]	; (8000d18 <HAL_TIM_Encoder_MspInit+0x150>)
 8000ca6:	4293      	cmp	r3, r2
 8000ca8:	d128      	bne.n	8000cfc <HAL_TIM_Encoder_MspInit+0x134>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000caa:	4b17      	ldr	r3, [pc, #92]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cae:	4a16      	ldr	r2, [pc, #88]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000cb0:	f043 0308 	orr.w	r3, r3, #8
 8000cb4:	6593      	str	r3, [r2, #88]	; 0x58
 8000cb6:	4b14      	ldr	r3, [pc, #80]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000cb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000cba:	f003 0308 	and.w	r3, r3, #8
 8000cbe:	613b      	str	r3, [r7, #16]
 8000cc0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc2:	4b11      	ldr	r3, [pc, #68]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc6:	4a10      	ldr	r2, [pc, #64]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000cc8:	f043 0301 	orr.w	r3, r3, #1
 8000ccc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cce:	4b0e      	ldr	r3, [pc, #56]	; (8000d08 <HAL_TIM_Encoder_MspInit+0x140>)
 8000cd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cd2:	f003 0301 	and.w	r3, r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cde:	2302      	movs	r3, #2
 8000ce0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000cea:	2302      	movs	r3, #2
 8000cec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf8:	f000 fb10 	bl	800131c <HAL_GPIO_Init>
}
 8000cfc:	bf00      	nop
 8000cfe:	3738      	adds	r7, #56	; 0x38
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40000400 	.word	0x40000400
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	48001000 	.word	0x48001000
 8000d10:	40000800 	.word	0x40000800
 8000d14:	48000400 	.word	0x48000400
 8000d18:	40000c00 	.word	0x40000c00

08000d1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d20:	e7fe      	b.n	8000d20 <NMI_Handler+0x4>

08000d22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d22:	b480      	push	{r7}
 8000d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d26:	e7fe      	b.n	8000d26 <HardFault_Handler+0x4>

08000d28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d2c:	e7fe      	b.n	8000d2c <MemManage_Handler+0x4>

08000d2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d32:	e7fe      	b.n	8000d32 <BusFault_Handler+0x4>

08000d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d38:	e7fe      	b.n	8000d38 <UsageFault_Handler+0x4>

08000d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d3a:	b480      	push	{r7}
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr

08000d48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d4c:	f000 f990 	bl	8001070 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d50:	f008 fa96 	bl	8009280 <xTaskGetSchedulerState>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b01      	cmp	r3, #1
 8000d58:	d001      	beq.n	8000d5e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000d5a:	f009 f87d 	bl	8009e58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d5e:	bf00      	nop
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000d62:	b480      	push	{r7}
 8000d64:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000d66:	bf00      	nop
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr

08000d70 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d74:	4802      	ldr	r0, [pc, #8]	; (8000d80 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8000d76:	f003 fa89 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8000d7a:	bf00      	nop
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	bf00      	nop
 8000d80:	20001db4 	.word	0x20001db4

08000d84 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d88:	483c      	ldr	r0, [pc, #240]	; (8000e7c <TIM1_UP_TIM16_IRQHandler+0xf8>)
 8000d8a:	f003 fa7f 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */
  static int xcnt = 0;
  static int ycnt = 0;

  if (xSpeed>1 && ((xcnt %xSpeed) == 0)) {
 8000d8e:	4b3c      	ldr	r3, [pc, #240]	; (8000e80 <TIM1_UP_TIM16_IRQHandler+0xfc>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d92f      	bls.n	8000df6 <TIM1_UP_TIM16_IRQHandler+0x72>
 8000d96:	4b3b      	ldr	r3, [pc, #236]	; (8000e84 <TIM1_UP_TIM16_IRQHandler+0x100>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a39      	ldr	r2, [pc, #228]	; (8000e80 <TIM1_UP_TIM16_IRQHandler+0xfc>)
 8000d9c:	7812      	ldrb	r2, [r2, #0]
 8000d9e:	fb93 f1f2 	sdiv	r1, r3, r2
 8000da2:	fb02 f201 	mul.w	r2, r2, r1
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d124      	bne.n	8000df6 <TIM1_UP_TIM16_IRQHandler+0x72>
	  if(xPul!=0) {
 8000dac:	4b36      	ldr	r3, [pc, #216]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d020      	beq.n	8000df6 <TIM1_UP_TIM16_IRQHandler+0x72>
	    if(xPul>0) {
 8000db4:	4b34      	ldr	r3, [pc, #208]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	dd0a      	ble.n	8000dd2 <TIM1_UP_TIM16_IRQHandler+0x4e>
        HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2104      	movs	r1, #4
 8000dc0:	4832      	ldr	r0, [pc, #200]	; (8000e8c <TIM1_UP_TIM16_IRQHandler+0x108>)
 8000dc2:	f000 fc6d 	bl	80016a0 <HAL_GPIO_WritePin>
        xPul--;
 8000dc6:	4b30      	ldr	r3, [pc, #192]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	3b01      	subs	r3, #1
 8000dcc:	4a2e      	ldr	r2, [pc, #184]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000dce:	6013      	str	r3, [r2, #0]
 8000dd0:	e00d      	b.n	8000dee <TIM1_UP_TIM16_IRQHandler+0x6a>
      }
	    else if(xPul<0) {
 8000dd2:	4b2d      	ldr	r3, [pc, #180]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	da09      	bge.n	8000dee <TIM1_UP_TIM16_IRQHandler+0x6a>
        HAL_GPIO_WritePin(XDIR_GPIO_Port, XDIR_Pin, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	2104      	movs	r1, #4
 8000dde:	482b      	ldr	r0, [pc, #172]	; (8000e8c <TIM1_UP_TIM16_IRQHandler+0x108>)
 8000de0:	f000 fc5e 	bl	80016a0 <HAL_GPIO_WritePin>
        xPul++;
 8000de4:	4b28      	ldr	r3, [pc, #160]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	3301      	adds	r3, #1
 8000dea:	4a27      	ldr	r2, [pc, #156]	; (8000e88 <TIM1_UP_TIM16_IRQHandler+0x104>)
 8000dec:	6013      	str	r3, [r2, #0]
      }
	  //  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, (lastMode>0)?GPIO_PIN_RESET:GPIO_PIN_SET);
	    HAL_GPIO_TogglePin(XCLK_GPIO_Port, XCLK_Pin);
 8000dee:	2108      	movs	r1, #8
 8000df0:	4826      	ldr	r0, [pc, #152]	; (8000e8c <TIM1_UP_TIM16_IRQHandler+0x108>)
 8000df2:	f000 fc6d 	bl	80016d0 <HAL_GPIO_TogglePin>
	  }
	  else {
	  //  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, (lastMode>0)?GPIO_PIN_SET:GPIO_PIN_RESET);
	  }
  }
  xcnt++;
 8000df6:	4b23      	ldr	r3, [pc, #140]	; (8000e84 <TIM1_UP_TIM16_IRQHandler+0x100>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	4a21      	ldr	r2, [pc, #132]	; (8000e84 <TIM1_UP_TIM16_IRQHandler+0x100>)
 8000dfe:	6013      	str	r3, [r2, #0]
  if (ySpeed>1 && ((ycnt %ySpeed) == 0)) {
 8000e00:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <TIM1_UP_TIM16_IRQHandler+0x10c>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d931      	bls.n	8000e6c <TIM1_UP_TIM16_IRQHandler+0xe8>
 8000e08:	4b22      	ldr	r3, [pc, #136]	; (8000e94 <TIM1_UP_TIM16_IRQHandler+0x110>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a20      	ldr	r2, [pc, #128]	; (8000e90 <TIM1_UP_TIM16_IRQHandler+0x10c>)
 8000e0e:	7812      	ldrb	r2, [r2, #0]
 8000e10:	fb93 f1f2 	sdiv	r1, r3, r2
 8000e14:	fb02 f201 	mul.w	r2, r2, r1
 8000e18:	1a9b      	subs	r3, r3, r2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d126      	bne.n	8000e6c <TIM1_UP_TIM16_IRQHandler+0xe8>
 	  if(yPul!=0) {
 8000e1e:	4b1e      	ldr	r3, [pc, #120]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d022      	beq.n	8000e6c <TIM1_UP_TIM16_IRQHandler+0xe8>
 	    if(yPul>0) {
 8000e26:	4b1c      	ldr	r3, [pc, #112]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	dd0b      	ble.n	8000e46 <TIM1_UP_TIM16_IRQHandler+0xc2>
 	      HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, GPIO_PIN_SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e34:	4819      	ldr	r0, [pc, #100]	; (8000e9c <TIM1_UP_TIM16_IRQHandler+0x118>)
 8000e36:	f000 fc33 	bl	80016a0 <HAL_GPIO_WritePin>
 	      yPul--;
 8000e3a:	4b17      	ldr	r3, [pc, #92]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	3b01      	subs	r3, #1
 8000e40:	4a15      	ldr	r2, [pc, #84]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e42:	6013      	str	r3, [r2, #0]
 8000e44:	e00e      	b.n	8000e64 <TIM1_UP_TIM16_IRQHandler+0xe0>
 	    }else if(yPul<0) {
 8000e46:	4b14      	ldr	r3, [pc, #80]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	da0a      	bge.n	8000e64 <TIM1_UP_TIM16_IRQHandler+0xe0>
 	      HAL_GPIO_WritePin(YDIR_GPIO_Port, YDIR_Pin, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e54:	4811      	ldr	r0, [pc, #68]	; (8000e9c <TIM1_UP_TIM16_IRQHandler+0x118>)
 8000e56:	f000 fc23 	bl	80016a0 <HAL_GPIO_WritePin>
 	      yPul++;
 8000e5a:	4b0f      	ldr	r3, [pc, #60]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	4a0d      	ldr	r2, [pc, #52]	; (8000e98 <TIM1_UP_TIM16_IRQHandler+0x114>)
 8000e62:	6013      	str	r3, [r2, #0]
 	    }
 	   // HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, (lastMode>0)?GPIO_PIN_RESET:GPIO_PIN_SET);
 		  HAL_GPIO_TogglePin(YCLK_GPIO_Port, YCLK_Pin);
 8000e64:	2101      	movs	r1, #1
 8000e66:	480e      	ldr	r0, [pc, #56]	; (8000ea0 <TIM1_UP_TIM16_IRQHandler+0x11c>)
 8000e68:	f000 fc32 	bl	80016d0 <HAL_GPIO_TogglePin>
 	  }else {
 	    //HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, (lastMode>0)?GPIO_PIN_SET:GPIO_PIN_RESET);
 	  }
   }
   ycnt++;
 8000e6c:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <TIM1_UP_TIM16_IRQHandler+0x110>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	3301      	adds	r3, #1
 8000e72:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <TIM1_UP_TIM16_IRQHandler+0x110>)
 8000e74:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	20001db4 	.word	0x20001db4
 8000e80:	20001e5c 	.word	0x20001e5c
 8000e84:	200001c4 	.word	0x200001c4
 8000e88:	20001e58 	.word	0x20001e58
 8000e8c:	48000400 	.word	0x48000400
 8000e90:	20001e64 	.word	0x20001e64
 8000e94:	200001c8 	.word	0x200001c8
 8000e98:	20001e60 	.word	0x20001e60
 8000e9c:	48001000 	.word	0x48001000
 8000ea0:	48000c00 	.word	0x48000c00

08000ea4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ea8:	4802      	ldr	r0, [pc, #8]	; (8000eb4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8000eaa:	f003 f9ef 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8000eae:	bf00      	nop
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	20001db4 	.word	0x20001db4

08000eb8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ebc:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <TIM1_CC_IRQHandler+0x10>)
 8000ebe:	f003 f9e5 	bl	800428c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	20001db4 	.word	0x20001db4

08000ecc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8000ed0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000ed4:	f000 fc16 	bl	8001704 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ed8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000edc:	f000 fc12 	bl	8001704 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ee0:	bf00      	nop
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000ee8:	4802      	ldr	r0, [pc, #8]	; (8000ef4 <OTG_FS_IRQHandler+0x10>)
 8000eea:	f000 fd96 	bl	8001a1a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	2000337c 	.word	0x2000337c

08000ef8 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	4603      	mov	r3, r0
 8000f00:	80fb      	strh	r3, [r7, #6]
//      highMode = 2;
//    else if (lastMode > 1)
//      highMode = 0;
//    lastMode = 2 - lastMode;
//  }
}
 8000f02:	bf00      	nop
 8000f04:	370c      	adds	r7, #12
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
	...

08000f10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f14:	4b15      	ldr	r3, [pc, #84]	; (8000f6c <SystemInit+0x5c>)
 8000f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f1a:	4a14      	ldr	r2, [pc, #80]	; (8000f6c <SystemInit+0x5c>)
 8000f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f24:	4b12      	ldr	r3, [pc, #72]	; (8000f70 <SystemInit+0x60>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a11      	ldr	r2, [pc, #68]	; (8000f70 <SystemInit+0x60>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000f30:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <SystemInit+0x60>)
 8000f32:	2200      	movs	r2, #0
 8000f34:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <SystemInit+0x60>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a0d      	ldr	r2, [pc, #52]	; (8000f70 <SystemInit+0x60>)
 8000f3c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f40:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f44:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000f46:	4b0a      	ldr	r3, [pc, #40]	; (8000f70 <SystemInit+0x60>)
 8000f48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f4c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f4e:	4b08      	ldr	r3, [pc, #32]	; (8000f70 <SystemInit+0x60>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	4a07      	ldr	r2, [pc, #28]	; (8000f70 <SystemInit+0x60>)
 8000f54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f58:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000f5a:	4b05      	ldr	r3, [pc, #20]	; (8000f70 <SystemInit+0x60>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	619a      	str	r2, [r3, #24]
}
 8000f60:	bf00      	nop
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	e000ed00 	.word	0xe000ed00
 8000f70:	40021000 	.word	0x40021000

08000f74 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f78:	f7ff ffca 	bl	8000f10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f7c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f7e:	e003      	b.n	8000f88 <LoopCopyDataInit>

08000f80 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f80:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f82:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f84:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f86:	3104      	adds	r1, #4

08000f88 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f88:	480a      	ldr	r0, [pc, #40]	; (8000fb4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f8a:	4b0b      	ldr	r3, [pc, #44]	; (8000fb8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f8c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f8e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f90:	d3f6      	bcc.n	8000f80 <CopyDataInit>
	ldr	r2, =_sbss
 8000f92:	4a0a      	ldr	r2, [pc, #40]	; (8000fbc <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f94:	e002      	b.n	8000f9c <LoopFillZerobss>

08000f96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f96:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f98:	f842 3b04 	str.w	r3, [r2], #4

08000f9c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f9c:	4b08      	ldr	r3, [pc, #32]	; (8000fc0 <LoopForever+0x16>)
	cmp	r2, r3
 8000f9e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000fa0:	d3f9      	bcc.n	8000f96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fa2:	f00a f859 	bl	800b058 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000fa6:	f7ff f913 	bl	80001d0 <main>

08000faa <LoopForever>:

LoopForever:
    b LoopForever
 8000faa:	e7fe      	b.n	8000faa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000fac:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8000fb0:	0800b21c 	.word	0x0800b21c
	ldr	r0, =_sdata
 8000fb4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fb8:	200001a0 	.word	0x200001a0
	ldr	r2, =_sbss
 8000fbc:	200001a0 	.word	0x200001a0
	ldr	r3, = _ebss
 8000fc0:	20003784 	.word	0x20003784

08000fc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fc4:	e7fe      	b.n	8000fc4 <ADC1_2_IRQHandler>

08000fc6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b082      	sub	sp, #8
 8000fca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f000 f961 	bl	8001298 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd6:	200f      	movs	r0, #15
 8000fd8:	f000 f80e 	bl	8000ff8 <HAL_InitTick>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d002      	beq.n	8000fe8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	71fb      	strb	r3, [r7, #7]
 8000fe6:	e001      	b.n	8000fec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fe8:	f7ff fd6e 	bl	8000ac8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fec:	79fb      	ldrb	r3, [r7, #7]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b084      	sub	sp, #16
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001004:	4b17      	ldr	r3, [pc, #92]	; (8001064 <HAL_InitTick+0x6c>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d023      	beq.n	8001054 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800100c:	4b16      	ldr	r3, [pc, #88]	; (8001068 <HAL_InitTick+0x70>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b14      	ldr	r3, [pc, #80]	; (8001064 <HAL_InitTick+0x6c>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800101a:	fbb3 f3f1 	udiv	r3, r3, r1
 800101e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001022:	4618      	mov	r0, r3
 8001024:	f000 f96d 	bl	8001302 <HAL_SYSTICK_Config>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10f      	bne.n	800104e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2b0f      	cmp	r3, #15
 8001032:	d809      	bhi.n	8001048 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001034:	2200      	movs	r2, #0
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	f04f 30ff 	mov.w	r0, #4294967295
 800103c:	f000 f937 	bl	80012ae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001040:	4a0a      	ldr	r2, [pc, #40]	; (800106c <HAL_InitTick+0x74>)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	6013      	str	r3, [r2, #0]
 8001046:	e007      	b.n	8001058 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	73fb      	strb	r3, [r7, #15]
 800104c:	e004      	b.n	8001058 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800104e:	2301      	movs	r3, #1
 8001050:	73fb      	strb	r3, [r7, #15]
 8001052:	e001      	b.n	8001058 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001058:	7bfb      	ldrb	r3, [r7, #15]
}
 800105a:	4618      	mov	r0, r3
 800105c:	3710      	adds	r7, #16
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000000c 	.word	0x2000000c
 8001068:	20000004 	.word	0x20000004
 800106c:	20000008 	.word	0x20000008

08001070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001074:	4b06      	ldr	r3, [pc, #24]	; (8001090 <HAL_IncTick+0x20>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	; (8001094 <HAL_IncTick+0x24>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4413      	add	r3, r2
 8001080:	4a04      	ldr	r2, [pc, #16]	; (8001094 <HAL_IncTick+0x24>)
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	2000000c 	.word	0x2000000c
 8001094:	20001e68 	.word	0x20001e68

08001098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b03      	ldr	r3, [pc, #12]	; (80010ac <HAL_GetTick+0x14>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	20001e68 	.word	0x20001e68

080010b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b8:	f7ff ffee 	bl	8001098 <HAL_GetTick>
 80010bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d005      	beq.n	80010d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010ca:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <HAL_Delay+0x44>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d6:	bf00      	nop
 80010d8:	f7ff ffde 	bl	8001098 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d8f7      	bhi.n	80010d8 <HAL_Delay+0x28>
  {
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2000000c 	.word	0x2000000c

080010f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	f003 0307 	and.w	r3, r3, #7
 8001106:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001108:	4b0c      	ldr	r3, [pc, #48]	; (800113c <__NVIC_SetPriorityGrouping+0x44>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001114:	4013      	ands	r3, r2
 8001116:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001120:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001124:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001128:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800112a:	4a04      	ldr	r2, [pc, #16]	; (800113c <__NVIC_SetPriorityGrouping+0x44>)
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	60d3      	str	r3, [r2, #12]
}
 8001130:	bf00      	nop
 8001132:	3714      	adds	r7, #20
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001144:	4b04      	ldr	r3, [pc, #16]	; (8001158 <__NVIC_GetPriorityGrouping+0x18>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	0a1b      	lsrs	r3, r3, #8
 800114a:	f003 0307 	and.w	r3, r3, #7
}
 800114e:	4618      	mov	r0, r3
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	e000ed00 	.word	0xe000ed00

0800115c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	4603      	mov	r3, r0
 8001164:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001166:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800116a:	2b00      	cmp	r3, #0
 800116c:	db0b      	blt.n	8001186 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116e:	79fb      	ldrb	r3, [r7, #7]
 8001170:	f003 021f 	and.w	r2, r3, #31
 8001174:	4907      	ldr	r1, [pc, #28]	; (8001194 <__NVIC_EnableIRQ+0x38>)
 8001176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800117a:	095b      	lsrs	r3, r3, #5
 800117c:	2001      	movs	r0, #1
 800117e:	fa00 f202 	lsl.w	r2, r0, r2
 8001182:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	e000e100 	.word	0xe000e100

08001198 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	6039      	str	r1, [r7, #0]
 80011a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	db0a      	blt.n	80011c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	490c      	ldr	r1, [pc, #48]	; (80011e4 <__NVIC_SetPriority+0x4c>)
 80011b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b6:	0112      	lsls	r2, r2, #4
 80011b8:	b2d2      	uxtb	r2, r2
 80011ba:	440b      	add	r3, r1
 80011bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011c0:	e00a      	b.n	80011d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	b2da      	uxtb	r2, r3
 80011c6:	4908      	ldr	r1, [pc, #32]	; (80011e8 <__NVIC_SetPriority+0x50>)
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f003 030f 	and.w	r3, r3, #15
 80011ce:	3b04      	subs	r3, #4
 80011d0:	0112      	lsls	r2, r2, #4
 80011d2:	b2d2      	uxtb	r2, r2
 80011d4:	440b      	add	r3, r1
 80011d6:	761a      	strb	r2, [r3, #24]
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000e100 	.word	0xe000e100
 80011e8:	e000ed00 	.word	0xe000ed00

080011ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b089      	sub	sp, #36	; 0x24
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f003 0307 	and.w	r3, r3, #7
 80011fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	f1c3 0307 	rsb	r3, r3, #7
 8001206:	2b04      	cmp	r3, #4
 8001208:	bf28      	it	cs
 800120a:	2304      	movcs	r3, #4
 800120c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3304      	adds	r3, #4
 8001212:	2b06      	cmp	r3, #6
 8001214:	d902      	bls.n	800121c <NVIC_EncodePriority+0x30>
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	3b03      	subs	r3, #3
 800121a:	e000      	b.n	800121e <NVIC_EncodePriority+0x32>
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001220:	f04f 32ff 	mov.w	r2, #4294967295
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	43da      	mvns	r2, r3
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	401a      	ands	r2, r3
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001234:	f04f 31ff 	mov.w	r1, #4294967295
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	fa01 f303 	lsl.w	r3, r1, r3
 800123e:	43d9      	mvns	r1, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001244:	4313      	orrs	r3, r2
         );
}
 8001246:	4618      	mov	r0, r3
 8001248:	3724      	adds	r7, #36	; 0x24
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
	...

08001254 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3b01      	subs	r3, #1
 8001260:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001264:	d301      	bcc.n	800126a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001266:	2301      	movs	r3, #1
 8001268:	e00f      	b.n	800128a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <SysTick_Config+0x40>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	3b01      	subs	r3, #1
 8001270:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001272:	210f      	movs	r1, #15
 8001274:	f04f 30ff 	mov.w	r0, #4294967295
 8001278:	f7ff ff8e 	bl	8001198 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800127c:	4b05      	ldr	r3, [pc, #20]	; (8001294 <SysTick_Config+0x40>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001282:	4b04      	ldr	r3, [pc, #16]	; (8001294 <SysTick_Config+0x40>)
 8001284:	2207      	movs	r2, #7
 8001286:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001288:	2300      	movs	r3, #0
}
 800128a:	4618      	mov	r0, r3
 800128c:	3708      	adds	r7, #8
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	e000e010 	.word	0xe000e010

08001298 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a0:	6878      	ldr	r0, [r7, #4]
 80012a2:	f7ff ff29 	bl	80010f8 <__NVIC_SetPriorityGrouping>
}
 80012a6:	bf00      	nop
 80012a8:	3708      	adds	r7, #8
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	b086      	sub	sp, #24
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	4603      	mov	r3, r0
 80012b6:	60b9      	str	r1, [r7, #8]
 80012b8:	607a      	str	r2, [r7, #4]
 80012ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012bc:	2300      	movs	r3, #0
 80012be:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012c0:	f7ff ff3e 	bl	8001140 <__NVIC_GetPriorityGrouping>
 80012c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	68b9      	ldr	r1, [r7, #8]
 80012ca:	6978      	ldr	r0, [r7, #20]
 80012cc:	f7ff ff8e 	bl	80011ec <NVIC_EncodePriority>
 80012d0:	4602      	mov	r2, r0
 80012d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d6:	4611      	mov	r1, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff ff5d 	bl	8001198 <__NVIC_SetPriority>
}
 80012de:	bf00      	nop
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b082      	sub	sp, #8
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	4603      	mov	r3, r0
 80012ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff ff31 	bl	800115c <__NVIC_EnableIRQ>
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}

08001302 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001302:	b580      	push	{r7, lr}
 8001304:	b082      	sub	sp, #8
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800130a:	6878      	ldr	r0, [r7, #4]
 800130c:	f7ff ffa2 	bl	8001254 <SysTick_Config>
 8001310:	4603      	mov	r3, r0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
	...

0800131c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800131c:	b480      	push	{r7}
 800131e:	b087      	sub	sp, #28
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800132a:	e17f      	b.n	800162c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2101      	movs	r1, #1
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	fa01 f303 	lsl.w	r3, r1, r3
 8001338:	4013      	ands	r3, r2
 800133a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	2b00      	cmp	r3, #0
 8001340:	f000 8171 	beq.w	8001626 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	2b01      	cmp	r3, #1
 800134a:	d00b      	beq.n	8001364 <HAL_GPIO_Init+0x48>
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	2b02      	cmp	r3, #2
 8001352:	d007      	beq.n	8001364 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001358:	2b11      	cmp	r3, #17
 800135a:	d003      	beq.n	8001364 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	2b12      	cmp	r3, #18
 8001362:	d130      	bne.n	80013c6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	2203      	movs	r2, #3
 8001370:	fa02 f303 	lsl.w	r3, r2, r3
 8001374:	43db      	mvns	r3, r3
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	4013      	ands	r3, r2
 800137a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4313      	orrs	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	693a      	ldr	r2, [r7, #16]
 8001392:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800139a:	2201      	movs	r2, #1
 800139c:	697b      	ldr	r3, [r7, #20]
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43db      	mvns	r3, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	091b      	lsrs	r3, r3, #4
 80013b0:	f003 0201 	and.w	r2, r3, #1
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	693a      	ldr	r2, [r7, #16]
 80013c4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	f003 0303 	and.w	r3, r3, #3
 80013ce:	2b03      	cmp	r3, #3
 80013d0:	d118      	bne.n	8001404 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013d8:	2201      	movs	r2, #1
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	fa02 f303 	lsl.w	r3, r2, r3
 80013e0:	43db      	mvns	r3, r3
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4013      	ands	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	08db      	lsrs	r3, r3, #3
 80013ee:	f003 0201 	and.w	r2, r3, #1
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	693a      	ldr	r2, [r7, #16]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	693a      	ldr	r2, [r7, #16]
 8001402:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	2203      	movs	r2, #3
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	4013      	ands	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	693a      	ldr	r2, [r7, #16]
 800142a:	4313      	orrs	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b02      	cmp	r3, #2
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x128>
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	2b12      	cmp	r3, #18
 8001442:	d123      	bne.n	800148c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	08da      	lsrs	r2, r3, #3
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3208      	adds	r2, #8
 800144c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001450:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	f003 0307 	and.w	r3, r3, #7
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	220f      	movs	r2, #15
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	4013      	ands	r3, r2
 8001466:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	691a      	ldr	r2, [r3, #16]
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	fa02 f303 	lsl.w	r3, r2, r3
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	08da      	lsrs	r2, r3, #3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	3208      	adds	r2, #8
 8001486:	6939      	ldr	r1, [r7, #16]
 8001488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	2203      	movs	r2, #3
 8001498:	fa02 f303 	lsl.w	r3, r2, r3
 800149c:	43db      	mvns	r3, r3
 800149e:	693a      	ldr	r2, [r7, #16]
 80014a0:	4013      	ands	r3, r2
 80014a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f003 0203 	and.w	r2, r3, #3
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	005b      	lsls	r3, r3, #1
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	693a      	ldr	r2, [r7, #16]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	693a      	ldr	r2, [r7, #16]
 80014be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	f000 80ac 	beq.w	8001626 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ce:	4b5f      	ldr	r3, [pc, #380]	; (800164c <HAL_GPIO_Init+0x330>)
 80014d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014d2:	4a5e      	ldr	r2, [pc, #376]	; (800164c <HAL_GPIO_Init+0x330>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6613      	str	r3, [r2, #96]	; 0x60
 80014da:	4b5c      	ldr	r3, [pc, #368]	; (800164c <HAL_GPIO_Init+0x330>)
 80014dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014e6:	4a5a      	ldr	r2, [pc, #360]	; (8001650 <HAL_GPIO_Init+0x334>)
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	089b      	lsrs	r3, r3, #2
 80014ec:	3302      	adds	r3, #2
 80014ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	220f      	movs	r2, #15
 80014fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001502:	43db      	mvns	r3, r3
 8001504:	693a      	ldr	r2, [r7, #16]
 8001506:	4013      	ands	r3, r2
 8001508:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001510:	d025      	beq.n	800155e <HAL_GPIO_Init+0x242>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a4f      	ldr	r2, [pc, #316]	; (8001654 <HAL_GPIO_Init+0x338>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d01f      	beq.n	800155a <HAL_GPIO_Init+0x23e>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4e      	ldr	r2, [pc, #312]	; (8001658 <HAL_GPIO_Init+0x33c>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d019      	beq.n	8001556 <HAL_GPIO_Init+0x23a>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4d      	ldr	r2, [pc, #308]	; (800165c <HAL_GPIO_Init+0x340>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d013      	beq.n	8001552 <HAL_GPIO_Init+0x236>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a4c      	ldr	r2, [pc, #304]	; (8001660 <HAL_GPIO_Init+0x344>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d00d      	beq.n	800154e <HAL_GPIO_Init+0x232>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a4b      	ldr	r2, [pc, #300]	; (8001664 <HAL_GPIO_Init+0x348>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d007      	beq.n	800154a <HAL_GPIO_Init+0x22e>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4a4a      	ldr	r2, [pc, #296]	; (8001668 <HAL_GPIO_Init+0x34c>)
 800153e:	4293      	cmp	r3, r2
 8001540:	d101      	bne.n	8001546 <HAL_GPIO_Init+0x22a>
 8001542:	2306      	movs	r3, #6
 8001544:	e00c      	b.n	8001560 <HAL_GPIO_Init+0x244>
 8001546:	2307      	movs	r3, #7
 8001548:	e00a      	b.n	8001560 <HAL_GPIO_Init+0x244>
 800154a:	2305      	movs	r3, #5
 800154c:	e008      	b.n	8001560 <HAL_GPIO_Init+0x244>
 800154e:	2304      	movs	r3, #4
 8001550:	e006      	b.n	8001560 <HAL_GPIO_Init+0x244>
 8001552:	2303      	movs	r3, #3
 8001554:	e004      	b.n	8001560 <HAL_GPIO_Init+0x244>
 8001556:	2302      	movs	r3, #2
 8001558:	e002      	b.n	8001560 <HAL_GPIO_Init+0x244>
 800155a:	2301      	movs	r3, #1
 800155c:	e000      	b.n	8001560 <HAL_GPIO_Init+0x244>
 800155e:	2300      	movs	r3, #0
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	f002 0203 	and.w	r2, r2, #3
 8001566:	0092      	lsls	r2, r2, #2
 8001568:	4093      	lsls	r3, r2
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	4313      	orrs	r3, r2
 800156e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001570:	4937      	ldr	r1, [pc, #220]	; (8001650 <HAL_GPIO_Init+0x334>)
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	3302      	adds	r3, #2
 8001578:	693a      	ldr	r2, [r7, #16]
 800157a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800157e:	4b3b      	ldr	r3, [pc, #236]	; (800166c <HAL_GPIO_Init+0x350>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	43db      	mvns	r3, r3
 8001588:	693a      	ldr	r2, [r7, #16]
 800158a:	4013      	ands	r3, r2
 800158c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800158e:	683b      	ldr	r3, [r7, #0]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d003      	beq.n	80015a2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	4313      	orrs	r3, r2
 80015a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80015a2:	4a32      	ldr	r2, [pc, #200]	; (800166c <HAL_GPIO_Init+0x350>)
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80015a8:	4b30      	ldr	r3, [pc, #192]	; (800166c <HAL_GPIO_Init+0x350>)
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	43db      	mvns	r3, r3
 80015b2:	693a      	ldr	r2, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	4313      	orrs	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015cc:	4a27      	ldr	r2, [pc, #156]	; (800166c <HAL_GPIO_Init+0x350>)
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015d2:	4b26      	ldr	r3, [pc, #152]	; (800166c <HAL_GPIO_Init+0x350>)
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	43db      	mvns	r3, r3
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4013      	ands	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d003      	beq.n	80015f6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015f6:	4a1d      	ldr	r2, [pc, #116]	; (800166c <HAL_GPIO_Init+0x350>)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80015fc:	4b1b      	ldr	r3, [pc, #108]	; (800166c <HAL_GPIO_Init+0x350>)
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	43db      	mvns	r3, r3
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	4013      	ands	r3, r2
 800160a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d003      	beq.n	8001620 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	4313      	orrs	r3, r2
 800161e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001620:	4a12      	ldr	r2, [pc, #72]	; (800166c <HAL_GPIO_Init+0x350>)
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	3301      	adds	r3, #1
 800162a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	fa22 f303 	lsr.w	r3, r2, r3
 8001636:	2b00      	cmp	r3, #0
 8001638:	f47f ae78 	bne.w	800132c <HAL_GPIO_Init+0x10>
  }
}
 800163c:	bf00      	nop
 800163e:	bf00      	nop
 8001640:	371c      	adds	r7, #28
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40021000 	.word	0x40021000
 8001650:	40010000 	.word	0x40010000
 8001654:	48000400 	.word	0x48000400
 8001658:	48000800 	.word	0x48000800
 800165c:	48000c00 	.word	0x48000c00
 8001660:	48001000 	.word	0x48001000
 8001664:	48001400 	.word	0x48001400
 8001668:	48001800 	.word	0x48001800
 800166c:	40010400 	.word	0x40010400

08001670 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001670:	b480      	push	{r7}
 8001672:	b085      	sub	sp, #20
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691a      	ldr	r2, [r3, #16]
 8001680:	887b      	ldrh	r3, [r7, #2]
 8001682:	4013      	ands	r3, r2
 8001684:	2b00      	cmp	r3, #0
 8001686:	d002      	beq.n	800168e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001688:	2301      	movs	r3, #1
 800168a:	73fb      	strb	r3, [r7, #15]
 800168c:	e001      	b.n	8001692 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800168e:	2300      	movs	r3, #0
 8001690:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001692:	7bfb      	ldrb	r3, [r7, #15]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3714      	adds	r7, #20
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	460b      	mov	r3, r1
 80016aa:	807b      	strh	r3, [r7, #2]
 80016ac:	4613      	mov	r3, r2
 80016ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016b0:	787b      	ldrb	r3, [r7, #1]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d003      	beq.n	80016be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016b6:	887a      	ldrh	r2, [r7, #2]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016bc:	e002      	b.n	80016c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016be:	887a      	ldrh	r2, [r7, #2]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	695b      	ldr	r3, [r3, #20]
 80016e0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016e2:	887a      	ldrh	r2, [r7, #2]
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	4013      	ands	r3, r2
 80016e8:	041a      	lsls	r2, r3, #16
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	43d9      	mvns	r1, r3
 80016ee:	887b      	ldrh	r3, [r7, #2]
 80016f0:	400b      	ands	r3, r1
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	619a      	str	r2, [r3, #24]
}
 80016f8:	bf00      	nop
 80016fa:	3714      	adds	r7, #20
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800170e:	4b08      	ldr	r3, [pc, #32]	; (8001730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001710:	695a      	ldr	r2, [r3, #20]
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	4013      	ands	r3, r2
 8001716:	2b00      	cmp	r3, #0
 8001718:	d006      	beq.n	8001728 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800171a:	4a05      	ldr	r2, [pc, #20]	; (8001730 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fbe8 	bl	8000ef8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40010400 	.word	0x40010400

08001734 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8001734:	b480      	push	{r7}
 8001736:	b085      	sub	sp, #20
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173c:	4b0b      	ldr	r3, [pc, #44]	; (800176c <HAL_I2CEx_EnableFastModePlus+0x38>)
 800173e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001740:	4a0a      	ldr	r2, [pc, #40]	; (800176c <HAL_I2CEx_EnableFastModePlus+0x38>)
 8001742:	f043 0301 	orr.w	r3, r3, #1
 8001746:	6613      	str	r3, [r2, #96]	; 0x60
 8001748:	4b08      	ldr	r3, [pc, #32]	; (800176c <HAL_I2CEx_EnableFastModePlus+0x38>)
 800174a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800174c:	f003 0301 	and.w	r3, r3, #1
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8001754:	4b06      	ldr	r3, [pc, #24]	; (8001770 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8001756:	685a      	ldr	r2, [r3, #4]
 8001758:	4905      	ldr	r1, [pc, #20]	; (8001770 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4313      	orrs	r3, r2
 800175e:	604b      	str	r3, [r1, #4]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	40021000 	.word	0x40021000
 8001770:	40010000 	.word	0x40010000

08001774 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001774:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001776:	b08f      	sub	sp, #60	; 0x3c
 8001778:	af0a      	add	r7, sp, #40	; 0x28
 800177a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d101      	bne.n	8001786 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001782:	2301      	movs	r3, #1
 8001784:	e116      	b.n	80019b4 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001792:	b2db      	uxtb	r3, r3
 8001794:	2b00      	cmp	r3, #0
 8001796:	d106      	bne.n	80017a6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2200      	movs	r2, #0
 800179c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f009 f841 	bl	800a828 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2203      	movs	r2, #3
 80017aa:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d102      	bne.n	80017c0 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2200      	movs	r2, #0
 80017be:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4618      	mov	r0, r3
 80017c6:	f003 fa48 	bl	8004c5a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	603b      	str	r3, [r7, #0]
 80017d0:	687e      	ldr	r6, [r7, #4]
 80017d2:	466d      	mov	r5, sp
 80017d4:	f106 0410 	add.w	r4, r6, #16
 80017d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80017de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80017e0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80017e4:	e885 0003 	stmia.w	r5, {r0, r1}
 80017e8:	1d33      	adds	r3, r6, #4
 80017ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ec:	6838      	ldr	r0, [r7, #0]
 80017ee:	f003 f95b 	bl	8004aa8 <USB_CoreInit>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2202      	movs	r2, #2
 80017fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e0d7      	b.n	80019b4 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2100      	movs	r1, #0
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fa36 	bl	8004c7c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	e04a      	b.n	80018ac <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001816:	7bfa      	ldrb	r2, [r7, #15]
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4613      	mov	r3, r2
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	1a9b      	subs	r3, r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	333d      	adds	r3, #61	; 0x3d
 8001826:	2201      	movs	r2, #1
 8001828:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800182a:	7bfa      	ldrb	r2, [r7, #15]
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	4613      	mov	r3, r2
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	1a9b      	subs	r3, r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	333c      	adds	r3, #60	; 0x3c
 800183a:	7bfa      	ldrb	r2, [r7, #15]
 800183c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800183e:	7bfa      	ldrb	r2, [r7, #15]
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	b298      	uxth	r0, r3
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	1a9b      	subs	r3, r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	440b      	add	r3, r1
 8001850:	3342      	adds	r3, #66	; 0x42
 8001852:	4602      	mov	r2, r0
 8001854:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001856:	7bfa      	ldrb	r2, [r7, #15]
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	1a9b      	subs	r3, r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	440b      	add	r3, r1
 8001864:	333f      	adds	r3, #63	; 0x3f
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800186a:	7bfa      	ldrb	r2, [r7, #15]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	1a9b      	subs	r3, r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	3344      	adds	r3, #68	; 0x44
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800187e:	7bfa      	ldrb	r2, [r7, #15]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	4613      	mov	r3, r2
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	1a9b      	subs	r3, r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	440b      	add	r3, r1
 800188c:	3348      	adds	r3, #72	; 0x48
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001892:	7bfa      	ldrb	r2, [r7, #15]
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	4613      	mov	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	1a9b      	subs	r3, r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	3350      	adds	r3, #80	; 0x50
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	3301      	adds	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]
 80018ac:	7bfa      	ldrb	r2, [r7, #15]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d3af      	bcc.n	8001816 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	73fb      	strb	r3, [r7, #15]
 80018ba:	e044      	b.n	8001946 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80018bc:	7bfa      	ldrb	r2, [r7, #15]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	1a9b      	subs	r3, r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80018d2:	7bfa      	ldrb	r2, [r7, #15]
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	1a9b      	subs	r3, r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80018e4:	7bfa      	ldrb	r2, [r7, #15]
 80018e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80018e8:	7bfa      	ldrb	r2, [r7, #15]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	1a9b      	subs	r3, r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80018fe:	7bfa      	ldrb	r2, [r7, #15]
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001914:	7bfa      	ldrb	r2, [r7, #15]
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	4613      	mov	r3, r2
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	1a9b      	subs	r3, r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800192a:	7bfa      	ldrb	r2, [r7, #15]
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	00db      	lsls	r3, r3, #3
 8001932:	1a9b      	subs	r3, r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	3301      	adds	r3, #1
 8001944:	73fb      	strb	r3, [r7, #15]
 8001946:	7bfa      	ldrb	r2, [r7, #15]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	429a      	cmp	r2, r3
 800194e:	d3b5      	bcc.n	80018bc <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	603b      	str	r3, [r7, #0]
 8001956:	687e      	ldr	r6, [r7, #4]
 8001958:	466d      	mov	r5, sp
 800195a:	f106 0410 	add.w	r4, r6, #16
 800195e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001960:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001962:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001964:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001966:	e894 0003 	ldmia.w	r4, {r0, r1}
 800196a:	e885 0003 	stmia.w	r5, {r0, r1}
 800196e:	1d33      	adds	r3, r6, #4
 8001970:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001972:	6838      	ldr	r0, [r7, #0]
 8001974:	f003 f9ac 	bl	8004cd0 <USB_DevInit>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d005      	beq.n	800198a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2202      	movs	r2, #2
 8001982:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e014      	b.n	80019b4 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2201      	movs	r2, #1
 8001996:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d102      	bne.n	80019a8 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 ff62 	bl	800286c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f004 f92e 	bl	8005c0e <USB_DevDisconnect>

  return HAL_OK;
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080019bc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d101      	bne.n	80019d8 <HAL_PCD_Start+0x1c>
 80019d4:	2302      	movs	r3, #2
 80019d6:	e01c      	b.n	8001a12 <HAL_PCD_Start+0x56>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	2201      	movs	r2, #1
 80019dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d105      	bne.n	80019f4 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ec:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f003 f91d 	bl	8004c38 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f004 f8e2 	bl	8005bcc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	3710      	adds	r7, #16
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001a1a:	b590      	push	{r4, r7, lr}
 8001a1c:	b08d      	sub	sp, #52	; 0x34
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f004 f9a0 	bl	8005d76 <USB_GetMode>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	f040 838f 	bne.w	800215c <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f004 f904 	bl	8005c50 <USB_ReadInterrupts>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	f000 8385 	beq.w	800215a <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f004 f8fb 	bl	8005c50 <USB_ReadInterrupts>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	f003 0302 	and.w	r3, r3, #2
 8001a60:	2b02      	cmp	r3, #2
 8001a62:	d107      	bne.n	8001a74 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	695a      	ldr	r2, [r3, #20]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f002 0202 	and.w	r2, r2, #2
 8001a72:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f004 f8e9 	bl	8005c50 <USB_ReadInterrupts>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	f003 0310 	and.w	r3, r3, #16
 8001a84:	2b10      	cmp	r3, #16
 8001a86:	d161      	bne.n	8001b4c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	699a      	ldr	r2, [r3, #24]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f022 0210 	bic.w	r2, r2, #16
 8001a96:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001a98:	6a3b      	ldr	r3, [r7, #32]
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	f003 020f 	and.w	r2, r3, #15
 8001aa4:	4613      	mov	r3, r2
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	1a9b      	subs	r3, r3, r2
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001ab0:	687a      	ldr	r2, [r7, #4]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	0c5b      	lsrs	r3, r3, #17
 8001abc:	f003 030f 	and.w	r3, r3, #15
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d124      	bne.n	8001b0e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001aca:	4013      	ands	r3, r2
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d035      	beq.n	8001b3c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	091b      	lsrs	r3, r3, #4
 8001ad8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ada:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	6a38      	ldr	r0, [r7, #32]
 8001ae4:	f003 ff4f 	bl	8005986 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	68da      	ldr	r2, [r3, #12]
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	091b      	lsrs	r3, r3, #4
 8001af0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001af4:	441a      	add	r2, r3
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	699a      	ldr	r2, [r3, #24]
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	091b      	lsrs	r3, r3, #4
 8001b02:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b06:	441a      	add	r2, r3
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	619a      	str	r2, [r3, #24]
 8001b0c:	e016      	b.n	8001b3c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001b0e:	69bb      	ldr	r3, [r7, #24]
 8001b10:	0c5b      	lsrs	r3, r3, #17
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	2b06      	cmp	r3, #6
 8001b18:	d110      	bne.n	8001b3c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001b20:	2208      	movs	r2, #8
 8001b22:	4619      	mov	r1, r3
 8001b24:	6a38      	ldr	r0, [r7, #32]
 8001b26:	f003 ff2e 	bl	8005986 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	699a      	ldr	r2, [r3, #24]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	091b      	lsrs	r3, r3, #4
 8001b32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b36:	441a      	add	r2, r3
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	699a      	ldr	r2, [r3, #24]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0210 	orr.w	r2, r2, #16
 8001b4a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f004 f87d 	bl	8005c50 <USB_ReadInterrupts>
 8001b56:	4603      	mov	r3, r0
 8001b58:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b5c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001b60:	d16e      	bne.n	8001c40 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001b62:	2300      	movs	r3, #0
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f004 f883 	bl	8005c76 <USB_ReadDevAllOutEpInterrupt>
 8001b70:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001b72:	e062      	b.n	8001c3a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b76:	f003 0301 	and.w	r3, r3, #1
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d057      	beq.n	8001c2e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b84:	b2d2      	uxtb	r2, r2
 8001b86:	4611      	mov	r1, r2
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f004 f8a8 	bl	8005cde <USB_ReadDevOutEPInterrupt>
 8001b8e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d00c      	beq.n	8001bb4 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9c:	015a      	lsls	r2, r3, #5
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	2301      	movs	r3, #1
 8001baa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001bac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 fd82 	bl	80026b8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001bb4:	693b      	ldr	r3, [r7, #16]
 8001bb6:	f003 0308 	and.w	r3, r3, #8
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00c      	beq.n	8001bd8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	015a      	lsls	r2, r3, #5
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bca:	461a      	mov	r2, r3
 8001bcc:	2308      	movs	r3, #8
 8001bce:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001bd0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f000 fdbe 	bl	8002754 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	f003 0310 	and.w	r3, r3, #16
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d008      	beq.n	8001bf4 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be4:	015a      	lsls	r2, r3, #5
 8001be6:	69fb      	ldr	r3, [r7, #28]
 8001be8:	4413      	add	r3, r2
 8001bea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001bee:	461a      	mov	r2, r3
 8001bf0:	2310      	movs	r3, #16
 8001bf2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	f003 0320 	and.w	r3, r3, #32
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d008      	beq.n	8001c10 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	015a      	lsls	r2, r3, #5
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	4413      	add	r3, r2
 8001c06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	2320      	movs	r3, #32
 8001c0e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d009      	beq.n	8001c2e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	015a      	lsls	r2, r3, #5
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	4413      	add	r3, r2
 8001c22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c26:	461a      	mov	r2, r3
 8001c28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c2c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c30:	3301      	adds	r3, #1
 8001c32:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c36:	085b      	lsrs	r3, r3, #1
 8001c38:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d199      	bne.n	8001b74 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f004 f803 	bl	8005c50 <USB_ReadInterrupts>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c50:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001c54:	f040 8087 	bne.w	8001d66 <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f004 f824 	bl	8005caa <USB_ReadDevAllInEpInterrupt>
 8001c62:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001c68:	e07a      	b.n	8001d60 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d06f      	beq.n	8001d54 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	4611      	mov	r1, r2
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f004 f84b 	bl	8005d1a <USB_ReadDevInEPInterrupt>
 8001c84:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	f003 0301 	and.w	r3, r3, #1
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d020      	beq.n	8001cd2 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c92:	f003 030f 	and.w	r3, r3, #15
 8001c96:	2201      	movs	r2, #1
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001c9e:	69fb      	ldr	r3, [r7, #28]
 8001ca0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ca4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69f9      	ldr	r1, [r7, #28]
 8001cac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb6:	015a      	lsls	r2, r3, #5
 8001cb8:	69fb      	ldr	r3, [r7, #28]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001cc0:	461a      	mov	r2, r3
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	b2db      	uxtb	r3, r3
 8001cca:	4619      	mov	r1, r3
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f008 fe3e 	bl	800a94e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	f003 0308 	and.w	r3, r3, #8
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d008      	beq.n	8001cee <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cde:	015a      	lsls	r2, r3, #5
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	4413      	add	r3, r2
 8001ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ce8:	461a      	mov	r2, r3
 8001cea:	2308      	movs	r3, #8
 8001cec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	f003 0310 	and.w	r3, r3, #16
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d008      	beq.n	8001d0a <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	015a      	lsls	r2, r3, #5
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	4413      	add	r3, r2
 8001d00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001d04:	461a      	mov	r2, r3
 8001d06:	2310      	movs	r3, #16
 8001d08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d008      	beq.n	8001d26 <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d16:	015a      	lsls	r2, r3, #5
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001d20:	461a      	mov	r2, r3
 8001d22:	2340      	movs	r3, #64	; 0x40
 8001d24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	f003 0302 	and.w	r3, r3, #2
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d008      	beq.n	8001d42 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	015a      	lsls	r2, r3, #5
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	4413      	add	r3, r2
 8001d38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	2302      	movs	r3, #2
 8001d40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001d4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 fc29 	bl	80025a6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d56:	3301      	adds	r3, #1
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001d5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5c:	085b      	lsrs	r3, r3, #1
 8001d5e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d181      	bne.n	8001c6a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f003 ff70 	bl	8005c50 <USB_ReadInterrupts>
 8001d70:	4603      	mov	r3, r0
 8001d72:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001d76:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001d7a:	d122      	bne.n	8001dc2 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	69fa      	ldr	r2, [r7, #28]
 8001d86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d8a:	f023 0301 	bic.w	r3, r3, #1
 8001d8e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001d96:	2b01      	cmp	r3, #1
 8001d98:	d108      	bne.n	8001dac <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001da2:	2100      	movs	r1, #0
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f009 f8eb 	bl	800af80 <HAL_PCDEx_LPM_Callback>
 8001daa:	e002      	b.n	8001db2 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f008 fe3b 	bl	800aa28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	695a      	ldr	r2, [r3, #20]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001dc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f003 ff42 	bl	8005c50 <USB_ReadInterrupts>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dd6:	d112      	bne.n	8001dfe <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d102      	bne.n	8001dee <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f008 fdf7 	bl	800a9dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	695a      	ldr	r2, [r3, #20]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001dfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f003 ff24 	bl	8005c50 <USB_ReadInterrupts>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e0e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001e12:	d121      	bne.n	8001e58 <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	695a      	ldr	r2, [r3, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8001e22:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d111      	bne.n	8001e52 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e3c:	089b      	lsrs	r3, r3, #2
 8001e3e:	f003 020f 	and.w	r2, r3, #15
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001e48:	2101      	movs	r1, #1
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f009 f898 	bl	800af80 <HAL_PCDEx_LPM_Callback>
 8001e50:	e002      	b.n	8001e58 <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f008 fdc2 	bl	800a9dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f003 fef7 	bl	8005c50 <USB_ReadInterrupts>
 8001e62:	4603      	mov	r3, r0
 8001e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e6c:	f040 80c5 	bne.w	8001ffa <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	69fa      	ldr	r2, [r7, #28]
 8001e7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001e7e:	f023 0301 	bic.w	r3, r3, #1
 8001e82:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2110      	movs	r1, #16
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f003 f86c 	bl	8004f68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e90:	2300      	movs	r3, #0
 8001e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e94:	e056      	b.n	8001f44 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001e96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e98:	015a      	lsls	r2, r3, #5
 8001e9a:	69fb      	ldr	r3, [r7, #28]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001ea8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eac:	015a      	lsls	r2, r3, #5
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eba:	0151      	lsls	r1, r2, #5
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	440a      	add	r2, r1
 8001ec0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001ec4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001ec8:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001eca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ecc:	015a      	lsls	r2, r3, #5
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001eda:	0151      	lsls	r1, r2, #5
 8001edc:	69fa      	ldr	r2, [r7, #28]
 8001ede:	440a      	add	r2, r1
 8001ee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001ee4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001ee8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eec:	015a      	lsls	r2, r3, #5
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001efc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001efe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f00:	015a      	lsls	r2, r3, #5
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	4413      	add	r3, r2
 8001f06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f0e:	0151      	lsls	r1, r2, #5
 8001f10:	69fa      	ldr	r2, [r7, #28]
 8001f12:	440a      	add	r2, r1
 8001f14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001f18:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001f1c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f20:	015a      	lsls	r2, r3, #5
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	4413      	add	r3, r2
 8001f26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f2e:	0151      	lsls	r1, r2, #5
 8001f30:	69fa      	ldr	r2, [r7, #28]
 8001f32:	440a      	add	r2, r1
 8001f34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001f38:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001f3c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f40:	3301      	adds	r3, #1
 8001f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d3a3      	bcc.n	8001e96 <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	69fa      	ldr	r2, [r7, #28]
 8001f58:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f5c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001f60:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d016      	beq.n	8001f98 <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001f74:	69fa      	ldr	r2, [r7, #28]
 8001f76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f7a:	f043 030b 	orr.w	r3, r3, #11
 8001f7e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8a:	69fa      	ldr	r2, [r7, #28]
 8001f8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f90:	f043 030b 	orr.w	r3, r3, #11
 8001f94:	6453      	str	r3, [r2, #68]	; 0x44
 8001f96:	e015      	b.n	8001fc4 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f9e:	695b      	ldr	r3, [r3, #20]
 8001fa0:	69fa      	ldr	r2, [r7, #28]
 8001fa2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001fa6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001faa:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001fae:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	69fa      	ldr	r2, [r7, #28]
 8001fba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001fbe:	f043 030b 	orr.w	r3, r3, #11
 8001fc2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	69fa      	ldr	r2, [r7, #28]
 8001fce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001fd2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001fd6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	4610      	mov	r0, r2
 8001fe6:	f003 fef7 	bl	8005dd8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	695a      	ldr	r2, [r3, #20]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001ff8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f003 fe26 	bl	8005c50 <USB_ReadInterrupts>
 8002004:	4603      	mov	r3, r0
 8002006:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800200a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800200e:	d124      	bne.n	800205a <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4618      	mov	r0, r3
 8002016:	f003 febc 	bl	8005d92 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f003 f803 	bl	800502a <USB_GetDevSpeed>
 8002024:	4603      	mov	r3, r0
 8002026:	461a      	mov	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681c      	ldr	r4, [r3, #0]
 8002030:	f001 fa08 	bl	8003444 <HAL_RCC_GetHCLKFreq>
 8002034:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800203a:	b2db      	uxtb	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	4620      	mov	r0, r4
 8002040:	f002 fd5e 	bl	8004b00 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f008 fcaa 	bl	800a99e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	695a      	ldr	r2, [r3, #20]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002058:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f003 fdf6 	bl	8005c50 <USB_ReadInterrupts>
 8002064:	4603      	mov	r3, r0
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	2b08      	cmp	r3, #8
 800206c:	d10a      	bne.n	8002084 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f008 fc87 	bl	800a982 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	695a      	ldr	r2, [r3, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f002 0208 	and.w	r2, r2, #8
 8002082:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f003 fde1 	bl	8005c50 <USB_ReadInterrupts>
 800208e:	4603      	mov	r3, r0
 8002090:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002094:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002098:	d10f      	bne.n	80020ba <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800209a:	2300      	movs	r3, #0
 800209c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800209e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	4619      	mov	r1, r3
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f008 fcf9 	bl	800aa9c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	695a      	ldr	r2, [r3, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80020b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f003 fdc6 	bl	8005c50 <USB_ReadInterrupts>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80020ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80020ce:	d10f      	bne.n	80020f0 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80020d0:	2300      	movs	r3, #0
 80020d2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80020d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	4619      	mov	r1, r3
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f008 fccc 	bl	800aa78 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	695a      	ldr	r2, [r3, #20]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80020ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f003 fdab 	bl	8005c50 <USB_ReadInterrupts>
 80020fa:	4603      	mov	r3, r0
 80020fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002104:	d10a      	bne.n	800211c <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f008 fcda 	bl	800aac0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	695a      	ldr	r2, [r3, #20]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800211a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f003 fd95 	bl	8005c50 <USB_ReadInterrupts>
 8002126:	4603      	mov	r3, r0
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b04      	cmp	r3, #4
 800212e:	d115      	bne.n	800215c <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002138:	69bb      	ldr	r3, [r7, #24]
 800213a:	f003 0304 	and.w	r3, r3, #4
 800213e:	2b00      	cmp	r3, #0
 8002140:	d002      	beq.n	8002148 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f008 fcca 	bl	800aadc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6859      	ldr	r1, [r3, #4]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	430a      	orrs	r2, r1
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	e000      	b.n	800215c <HAL_PCD_IRQHandler+0x742>
      return;
 800215a:	bf00      	nop
    }
  }
}
 800215c:	3734      	adds	r7, #52	; 0x34
 800215e:	46bd      	mov	sp, r7
 8002160:	bd90      	pop	{r4, r7, pc}

08002162 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b082      	sub	sp, #8
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	460b      	mov	r3, r1
 800216c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002174:	2b01      	cmp	r3, #1
 8002176:	d101      	bne.n	800217c <HAL_PCD_SetAddress+0x1a>
 8002178:	2302      	movs	r3, #2
 800217a:	e013      	b.n	80021a4 <HAL_PCD_SetAddress+0x42>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	78fa      	ldrb	r2, [r7, #3]
 8002188:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	78fa      	ldrb	r2, [r7, #3]
 8002192:	4611      	mov	r1, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f003 fcf3 	bl	8005b80 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80021a2:	2300      	movs	r3, #0
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b084      	sub	sp, #16
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	4608      	mov	r0, r1
 80021b6:	4611      	mov	r1, r2
 80021b8:	461a      	mov	r2, r3
 80021ba:	4603      	mov	r3, r0
 80021bc:	70fb      	strb	r3, [r7, #3]
 80021be:	460b      	mov	r3, r1
 80021c0:	803b      	strh	r3, [r7, #0]
 80021c2:	4613      	mov	r3, r2
 80021c4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80021c6:	2300      	movs	r3, #0
 80021c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80021ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	da0f      	bge.n	80021f2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021d2:	78fb      	ldrb	r3, [r7, #3]
 80021d4:	f003 020f 	and.w	r2, r3, #15
 80021d8:	4613      	mov	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	1a9b      	subs	r3, r3, r2
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	3338      	adds	r3, #56	; 0x38
 80021e2:	687a      	ldr	r2, [r7, #4]
 80021e4:	4413      	add	r3, r2
 80021e6:	3304      	adds	r3, #4
 80021e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2201      	movs	r2, #1
 80021ee:	705a      	strb	r2, [r3, #1]
 80021f0:	e00f      	b.n	8002212 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021f2:	78fb      	ldrb	r3, [r7, #3]
 80021f4:	f003 020f 	and.w	r2, r3, #15
 80021f8:	4613      	mov	r3, r2
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	1a9b      	subs	r3, r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	4413      	add	r3, r2
 8002208:	3304      	adds	r3, #4
 800220a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	2200      	movs	r2, #0
 8002210:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002212:	78fb      	ldrb	r3, [r7, #3]
 8002214:	f003 030f 	and.w	r3, r3, #15
 8002218:	b2da      	uxtb	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800221e:	883a      	ldrh	r2, [r7, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	78ba      	ldrb	r2, [r7, #2]
 8002228:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	785b      	ldrb	r3, [r3, #1]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d004      	beq.n	800223c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	b29a      	uxth	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800223c:	78bb      	ldrb	r3, [r7, #2]
 800223e:	2b02      	cmp	r3, #2
 8002240:	d102      	bne.n	8002248 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	2200      	movs	r2, #0
 8002246:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800224e:	2b01      	cmp	r3, #1
 8002250:	d101      	bne.n	8002256 <HAL_PCD_EP_Open+0xaa>
 8002252:	2302      	movs	r3, #2
 8002254:	e00e      	b.n	8002274 <HAL_PCD_EP_Open+0xc8>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2201      	movs	r2, #1
 800225a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68f9      	ldr	r1, [r7, #12]
 8002264:	4618      	mov	r0, r3
 8002266:	f002 feff 	bl	8005068 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8002272:	7afb      	ldrb	r3, [r7, #11]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	460b      	mov	r3, r1
 8002286:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002288:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800228c:	2b00      	cmp	r3, #0
 800228e:	da0f      	bge.n	80022b0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002290:	78fb      	ldrb	r3, [r7, #3]
 8002292:	f003 020f 	and.w	r2, r3, #15
 8002296:	4613      	mov	r3, r2
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	1a9b      	subs	r3, r3, r2
 800229c:	009b      	lsls	r3, r3, #2
 800229e:	3338      	adds	r3, #56	; 0x38
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4413      	add	r3, r2
 80022a4:	3304      	adds	r3, #4
 80022a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2201      	movs	r2, #1
 80022ac:	705a      	strb	r2, [r3, #1]
 80022ae:	e00f      	b.n	80022d0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022b0:	78fb      	ldrb	r3, [r7, #3]
 80022b2:	f003 020f 	and.w	r2, r3, #15
 80022b6:	4613      	mov	r3, r2
 80022b8:	00db      	lsls	r3, r3, #3
 80022ba:	1a9b      	subs	r3, r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80022c2:	687a      	ldr	r2, [r7, #4]
 80022c4:	4413      	add	r3, r2
 80022c6:	3304      	adds	r3, #4
 80022c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2200      	movs	r2, #0
 80022ce:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80022d0:	78fb      	ldrb	r3, [r7, #3]
 80022d2:	f003 030f 	and.w	r3, r3, #15
 80022d6:	b2da      	uxtb	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d101      	bne.n	80022ea <HAL_PCD_EP_Close+0x6e>
 80022e6:	2302      	movs	r3, #2
 80022e8:	e00e      	b.n	8002308 <HAL_PCD_EP_Close+0x8c>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2201      	movs	r2, #1
 80022ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	68f9      	ldr	r1, [r7, #12]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f002 ff3d 	bl	8005178 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002306:	2300      	movs	r3, #0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	60f8      	str	r0, [r7, #12]
 8002318:	607a      	str	r2, [r7, #4]
 800231a:	603b      	str	r3, [r7, #0]
 800231c:	460b      	mov	r3, r1
 800231e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002320:	7afb      	ldrb	r3, [r7, #11]
 8002322:	f003 020f 	and.w	r2, r3, #15
 8002326:	4613      	mov	r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	1a9b      	subs	r3, r3, r2
 800232c:	009b      	lsls	r3, r3, #2
 800232e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002332:	68fa      	ldr	r2, [r7, #12]
 8002334:	4413      	add	r3, r2
 8002336:	3304      	adds	r3, #4
 8002338:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	687a      	ldr	r2, [r7, #4]
 800233e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	2200      	movs	r2, #0
 8002350:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002352:	7afb      	ldrb	r3, [r7, #11]
 8002354:	f003 030f 	and.w	r3, r3, #15
 8002358:	b2da      	uxtb	r2, r3
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800235e:	7afb      	ldrb	r3, [r7, #11]
 8002360:	f003 030f 	and.w	r3, r3, #15
 8002364:	2b00      	cmp	r3, #0
 8002366:	d106      	bne.n	8002376 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6979      	ldr	r1, [r7, #20]
 800236e:	4618      	mov	r0, r3
 8002370:	f003 f9ba 	bl	80056e8 <USB_EP0StartXfer>
 8002374:	e005      	b.n	8002382 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	6979      	ldr	r1, [r7, #20]
 800237c:	4618      	mov	r0, r3
 800237e:	f002 ffd7 	bl	8005330 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	460b      	mov	r3, r1
 8002396:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002398:	78fb      	ldrb	r3, [r7, #3]
 800239a:	f003 020f 	and.w	r2, r3, #15
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	4613      	mov	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	1a9b      	subs	r3, r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	440b      	add	r3, r1
 80023aa:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80023ae:	681b      	ldr	r3, [r3, #0]
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr

080023bc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	607a      	str	r2, [r7, #4]
 80023c6:	603b      	str	r3, [r7, #0]
 80023c8:	460b      	mov	r3, r1
 80023ca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023cc:	7afb      	ldrb	r3, [r7, #11]
 80023ce:	f003 020f 	and.w	r2, r3, #15
 80023d2:	4613      	mov	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	1a9b      	subs	r3, r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	3338      	adds	r3, #56	; 0x38
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	4413      	add	r3, r2
 80023e0:	3304      	adds	r3, #4
 80023e2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	2200      	movs	r2, #0
 80023f4:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	2201      	movs	r2, #1
 80023fa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023fc:	7afb      	ldrb	r3, [r7, #11]
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	b2da      	uxtb	r2, r3
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002408:	7afb      	ldrb	r3, [r7, #11]
 800240a:	f003 030f 	and.w	r3, r3, #15
 800240e:	2b00      	cmp	r3, #0
 8002410:	d106      	bne.n	8002420 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6979      	ldr	r1, [r7, #20]
 8002418:	4618      	mov	r0, r3
 800241a:	f003 f965 	bl	80056e8 <USB_EP0StartXfer>
 800241e:	e005      	b.n	800242c <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6979      	ldr	r1, [r7, #20]
 8002426:	4618      	mov	r0, r3
 8002428:	f002 ff82 	bl	8005330 <USB_EPStartXfer>
  }

  return HAL_OK;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3718      	adds	r7, #24
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b084      	sub	sp, #16
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002442:	78fb      	ldrb	r3, [r7, #3]
 8002444:	f003 020f 	and.w	r2, r3, #15
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	429a      	cmp	r2, r3
 800244e:	d901      	bls.n	8002454 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e04e      	b.n	80024f2 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002454:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002458:	2b00      	cmp	r3, #0
 800245a:	da0f      	bge.n	800247c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	f003 020f 	and.w	r2, r3, #15
 8002462:	4613      	mov	r3, r2
 8002464:	00db      	lsls	r3, r3, #3
 8002466:	1a9b      	subs	r3, r3, r2
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	3338      	adds	r3, #56	; 0x38
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	4413      	add	r3, r2
 8002470:	3304      	adds	r3, #4
 8002472:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2201      	movs	r2, #1
 8002478:	705a      	strb	r2, [r3, #1]
 800247a:	e00d      	b.n	8002498 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800247c:	78fa      	ldrb	r2, [r7, #3]
 800247e:	4613      	mov	r3, r2
 8002480:	00db      	lsls	r3, r3, #3
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800248a:	687a      	ldr	r2, [r7, #4]
 800248c:	4413      	add	r3, r2
 800248e:	3304      	adds	r3, #4
 8002490:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2201      	movs	r2, #1
 800249c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800249e:	78fb      	ldrb	r3, [r7, #3]
 80024a0:	f003 030f 	and.w	r3, r3, #15
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_PCD_EP_SetStall+0x82>
 80024b4:	2302      	movs	r3, #2
 80024b6:	e01c      	b.n	80024f2 <HAL_PCD_EP_SetStall+0xbc>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2201      	movs	r2, #1
 80024bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68f9      	ldr	r1, [r7, #12]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f003 fa86 	bl	80059d8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80024cc:	78fb      	ldrb	r3, [r7, #3]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d108      	bne.n	80024e8 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f003 fc78 	bl	8005dd8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b084      	sub	sp, #16
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	460b      	mov	r3, r1
 8002504:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002506:	78fb      	ldrb	r3, [r7, #3]
 8002508:	f003 020f 	and.w	r2, r3, #15
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	429a      	cmp	r2, r3
 8002512:	d901      	bls.n	8002518 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e042      	b.n	800259e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800251c:	2b00      	cmp	r3, #0
 800251e:	da0f      	bge.n	8002540 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002520:	78fb      	ldrb	r3, [r7, #3]
 8002522:	f003 020f 	and.w	r2, r3, #15
 8002526:	4613      	mov	r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	1a9b      	subs	r3, r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	3338      	adds	r3, #56	; 0x38
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	4413      	add	r3, r2
 8002534:	3304      	adds	r3, #4
 8002536:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2201      	movs	r2, #1
 800253c:	705a      	strb	r2, [r3, #1]
 800253e:	e00f      	b.n	8002560 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002540:	78fb      	ldrb	r3, [r7, #3]
 8002542:	f003 020f 	and.w	r2, r3, #15
 8002546:	4613      	mov	r3, r2
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	1a9b      	subs	r3, r3, r2
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	4413      	add	r3, r2
 8002556:	3304      	adds	r3, #4
 8002558:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2200      	movs	r2, #0
 800255e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002566:	78fb      	ldrb	r3, [r7, #3]
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	b2da      	uxtb	r2, r3
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_PCD_EP_ClrStall+0x86>
 800257c:	2302      	movs	r3, #2
 800257e:	e00e      	b.n	800259e <HAL_PCD_EP_ClrStall+0xa4>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68f9      	ldr	r1, [r7, #12]
 800258e:	4618      	mov	r0, r3
 8002590:	f003 fa90 	bl	8005ab4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b088      	sub	sp, #32
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
 80025ae:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	4613      	mov	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	1a9b      	subs	r3, r3, r2
 80025c2:	009b      	lsls	r3, r3, #2
 80025c4:	3338      	adds	r3, #56	; 0x38
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	3304      	adds	r3, #4
 80025cc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	699a      	ldr	r2, [r3, #24]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d901      	bls.n	80025de <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e067      	b.n	80026ae <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	695a      	ldr	r2, [r3, #20]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	699b      	ldr	r3, [r3, #24]
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	69fa      	ldr	r2, [r7, #28]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d902      	bls.n	80025fa <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3303      	adds	r3, #3
 80025fe:	089b      	lsrs	r3, r3, #2
 8002600:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002602:	e026      	b.n	8002652 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	695a      	ldr	r2, [r3, #20]
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	699b      	ldr	r3, [r3, #24]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	69fa      	ldr	r2, [r7, #28]
 8002616:	429a      	cmp	r2, r3
 8002618:	d902      	bls.n	8002620 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	3303      	adds	r3, #3
 8002624:	089b      	lsrs	r3, r3, #2
 8002626:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	68d9      	ldr	r1, [r3, #12]
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	b2da      	uxtb	r2, r3
 8002630:	69fb      	ldr	r3, [r7, #28]
 8002632:	b29b      	uxth	r3, r3
 8002634:	6978      	ldr	r0, [r7, #20]
 8002636:	f003 f975 	bl	8005924 <USB_WritePacket>

    ep->xfer_buff  += len;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	68da      	ldr	r2, [r3, #12]
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	441a      	add	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	699a      	ldr	r2, [r3, #24]
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	441a      	add	r2, r3
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	015a      	lsls	r2, r3, #5
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	4413      	add	r3, r2
 800265a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	b29b      	uxth	r3, r3
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	429a      	cmp	r2, r3
 8002666:	d809      	bhi.n	800267c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	699a      	ldr	r2, [r3, #24]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002670:	429a      	cmp	r2, r3
 8002672:	d203      	bcs.n	800267c <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1c3      	bne.n	8002604 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	695a      	ldr	r2, [r3, #20]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	429a      	cmp	r2, r3
 8002686:	d811      	bhi.n	80026ac <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	2201      	movs	r2, #1
 8002690:	fa02 f303 	lsl.w	r3, r2, r3
 8002694:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800269c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	43db      	mvns	r3, r3
 80026a2:	6939      	ldr	r1, [r7, #16]
 80026a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80026a8:	4013      	ands	r3, r2
 80026aa:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80026ac:	2300      	movs	r3, #0
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3720      	adds	r7, #32
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
	...

080026b8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b086      	sub	sp, #24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	333c      	adds	r3, #60	; 0x3c
 80026d0:	3304      	adds	r3, #4
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	015a      	lsls	r2, r3, #5
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4413      	add	r3, r2
 80026de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	4a19      	ldr	r2, [pc, #100]	; (8002750 <PCD_EP_OutXfrComplete_int+0x98>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d124      	bne.n	8002738 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80026ee:	68bb      	ldr	r3, [r7, #8]
 80026f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d00a      	beq.n	800270e <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	015a      	lsls	r2, r3, #5
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	4413      	add	r3, r2
 8002700:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002704:	461a      	mov	r2, r3
 8002706:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800270a:	6093      	str	r3, [r2, #8]
 800270c:	e01a      	b.n	8002744 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	f003 0320 	and.w	r3, r3, #32
 8002714:	2b00      	cmp	r3, #0
 8002716:	d008      	beq.n	800272a <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	4413      	add	r3, r2
 8002720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002724:	461a      	mov	r2, r3
 8002726:	2320      	movs	r3, #32
 8002728:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	4619      	mov	r1, r3
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f008 f8f1 	bl	800a918 <HAL_PCD_DataOutStageCallback>
 8002736:	e005      	b.n	8002744 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	b2db      	uxtb	r3, r3
 800273c:	4619      	mov	r1, r3
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	f008 f8ea 	bl	800a918 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002744:	2300      	movs	r3, #0
}
 8002746:	4618      	mov	r0, r3
 8002748:	3718      	adds	r7, #24
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	4f54310a 	.word	0x4f54310a

08002754 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
 800275c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	333c      	adds	r3, #60	; 0x3c
 800276c:	3304      	adds	r3, #4
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	015a      	lsls	r2, r3, #5
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4413      	add	r3, r2
 800277a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4a0c      	ldr	r2, [pc, #48]	; (80027b8 <PCD_EP_OutSetupPacket_int+0x64>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d90e      	bls.n	80027a8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002790:	2b00      	cmp	r3, #0
 8002792:	d009      	beq.n	80027a8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	015a      	lsls	r2, r3, #5
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	4413      	add	r3, r2
 800279c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80027a0:	461a      	mov	r2, r3
 80027a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027a6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f008 f8a3 	bl	800a8f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3718      	adds	r7, #24
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	4f54300a 	.word	0x4f54300a

080027bc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	460b      	mov	r3, r1
 80027c6:	70fb      	strb	r3, [r7, #3]
 80027c8:	4613      	mov	r3, r2
 80027ca:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80027d4:	78fb      	ldrb	r3, [r7, #3]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d107      	bne.n	80027ea <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80027da:	883b      	ldrh	r3, [r7, #0]
 80027dc:	0419      	lsls	r1, r3, #16
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68ba      	ldr	r2, [r7, #8]
 80027e4:	430a      	orrs	r2, r1
 80027e6:	629a      	str	r2, [r3, #40]	; 0x28
 80027e8:	e028      	b.n	800283c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f0:	0c1b      	lsrs	r3, r3, #16
 80027f2:	68ba      	ldr	r2, [r7, #8]
 80027f4:	4413      	add	r3, r2
 80027f6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
 80027fc:	e00d      	b.n	800281a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	7bfb      	ldrb	r3, [r7, #15]
 8002804:	3340      	adds	r3, #64	; 0x40
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	0c1b      	lsrs	r3, r3, #16
 800280e:	68ba      	ldr	r2, [r7, #8]
 8002810:	4413      	add	r3, r2
 8002812:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	3301      	adds	r3, #1
 8002818:	73fb      	strb	r3, [r7, #15]
 800281a:	7bfa      	ldrb	r2, [r7, #15]
 800281c:	78fb      	ldrb	r3, [r7, #3]
 800281e:	3b01      	subs	r3, #1
 8002820:	429a      	cmp	r2, r3
 8002822:	d3ec      	bcc.n	80027fe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002824:	883b      	ldrh	r3, [r7, #0]
 8002826:	0418      	lsls	r0, r3, #16
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6819      	ldr	r1, [r3, #0]
 800282c:	78fb      	ldrb	r3, [r7, #3]
 800282e:	3b01      	subs	r3, #1
 8002830:	68ba      	ldr	r2, [r7, #8]
 8002832:	4302      	orrs	r2, r0
 8002834:	3340      	adds	r3, #64	; 0x40
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	440b      	add	r3, r1
 800283a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3714      	adds	r7, #20
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800284a:	b480      	push	{r7}
 800284c:	b083      	sub	sp, #12
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
 8002852:	460b      	mov	r3, r1
 8002854:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	887a      	ldrh	r2, [r7, #2]
 800285c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800285e:	2300      	movs	r3, #0
}
 8002860:	4618      	mov	r0, r3
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2201      	movs	r2, #1
 800287e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800289e:	f043 0303 	orr.w	r3, r3, #3
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80028b8:	4b04      	ldr	r3, [pc, #16]	; (80028cc <HAL_PWREx_GetVoltageRange+0x18>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	40007000 	.word	0x40007000

080028d0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028de:	d130      	bne.n	8002942 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80028e0:	4b23      	ldr	r3, [pc, #140]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80028e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ec:	d038      	beq.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028ee:	4b20      	ldr	r3, [pc, #128]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028f6:	4a1e      	ldr	r2, [pc, #120]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80028f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028fc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028fe:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	2232      	movs	r2, #50	; 0x32
 8002904:	fb02 f303 	mul.w	r3, r2, r3
 8002908:	4a1b      	ldr	r2, [pc, #108]	; (8002978 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800290a:	fba2 2303 	umull	r2, r3, r2, r3
 800290e:	0c9b      	lsrs	r3, r3, #18
 8002910:	3301      	adds	r3, #1
 8002912:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002914:	e002      	b.n	800291c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	3b01      	subs	r3, #1
 800291a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800291c:	4b14      	ldr	r3, [pc, #80]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800291e:	695b      	ldr	r3, [r3, #20]
 8002920:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002924:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002928:	d102      	bne.n	8002930 <HAL_PWREx_ControlVoltageScaling+0x60>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1f2      	bne.n	8002916 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002930:	4b0f      	ldr	r3, [pc, #60]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002932:	695b      	ldr	r3, [r3, #20]
 8002934:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002938:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800293c:	d110      	bne.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e00f      	b.n	8002962 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002942:	4b0b      	ldr	r3, [pc, #44]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800294a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800294e:	d007      	beq.n	8002960 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002950:	4b07      	ldr	r3, [pc, #28]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002958:	4a05      	ldr	r2, [pc, #20]	; (8002970 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800295a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800295e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002960:	2300      	movs	r3, #0
}
 8002962:	4618      	mov	r0, r3
 8002964:	3714      	adds	r7, #20
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40007000 	.word	0x40007000
 8002974:	20000004 	.word	0x20000004
 8002978:	431bde83 	.word	0x431bde83

0800297c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002980:	4b05      	ldr	r3, [pc, #20]	; (8002998 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	4a04      	ldr	r2, [pc, #16]	; (8002998 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002986:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800298a:	6053      	str	r3, [r2, #4]
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40007000 	.word	0x40007000

0800299c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e3d4      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029ae:	4ba1      	ldr	r3, [pc, #644]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f003 030c 	and.w	r3, r3, #12
 80029b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80029b8:	4b9e      	ldr	r3, [pc, #632]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	f003 0303 	and.w	r3, r3, #3
 80029c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0310 	and.w	r3, r3, #16
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f000 80e4 	beq.w	8002b98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d007      	beq.n	80029e6 <HAL_RCC_OscConfig+0x4a>
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	2b0c      	cmp	r3, #12
 80029da:	f040 808b 	bne.w	8002af4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	f040 8087 	bne.w	8002af4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80029e6:	4b93      	ldr	r3, [pc, #588]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d005      	beq.n	80029fe <HAL_RCC_OscConfig+0x62>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d101      	bne.n	80029fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e3ac      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a1a      	ldr	r2, [r3, #32]
 8002a02:	4b8c      	ldr	r3, [pc, #560]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0308 	and.w	r3, r3, #8
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d004      	beq.n	8002a18 <HAL_RCC_OscConfig+0x7c>
 8002a0e:	4b89      	ldr	r3, [pc, #548]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a16:	e005      	b.n	8002a24 <HAL_RCC_OscConfig+0x88>
 8002a18:	4b86      	ldr	r3, [pc, #536]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d223      	bcs.n	8002a70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a1b      	ldr	r3, [r3, #32]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f000 fd15 	bl	800345c <RCC_SetFlashLatencyFromMSIRange>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e38d      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a3c:	4b7d      	ldr	r3, [pc, #500]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a7c      	ldr	r2, [pc, #496]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a42:	f043 0308 	orr.w	r3, r3, #8
 8002a46:	6013      	str	r3, [r2, #0]
 8002a48:	4b7a      	ldr	r3, [pc, #488]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a1b      	ldr	r3, [r3, #32]
 8002a54:	4977      	ldr	r1, [pc, #476]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a5a:	4b76      	ldr	r3, [pc, #472]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	69db      	ldr	r3, [r3, #28]
 8002a66:	021b      	lsls	r3, r3, #8
 8002a68:	4972      	ldr	r1, [pc, #456]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	604b      	str	r3, [r1, #4]
 8002a6e:	e025      	b.n	8002abc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a70:	4b70      	ldr	r3, [pc, #448]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a6f      	ldr	r2, [pc, #444]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a76:	f043 0308 	orr.w	r3, r3, #8
 8002a7a:	6013      	str	r3, [r2, #0]
 8002a7c:	4b6d      	ldr	r3, [pc, #436]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6a1b      	ldr	r3, [r3, #32]
 8002a88:	496a      	ldr	r1, [pc, #424]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a8e:	4b69      	ldr	r3, [pc, #420]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69db      	ldr	r3, [r3, #28]
 8002a9a:	021b      	lsls	r3, r3, #8
 8002a9c:	4965      	ldr	r1, [pc, #404]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d109      	bne.n	8002abc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f000 fcd5 	bl	800345c <RCC_SetFlashLatencyFromMSIRange>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d001      	beq.n	8002abc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e34d      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002abc:	f000 fc36 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	4b5c      	ldr	r3, [pc, #368]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	091b      	lsrs	r3, r3, #4
 8002ac8:	f003 030f 	and.w	r3, r3, #15
 8002acc:	495a      	ldr	r1, [pc, #360]	; (8002c38 <HAL_RCC_OscConfig+0x29c>)
 8002ace:	5ccb      	ldrb	r3, [r1, r3]
 8002ad0:	f003 031f 	and.w	r3, r3, #31
 8002ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad8:	4a58      	ldr	r2, [pc, #352]	; (8002c3c <HAL_RCC_OscConfig+0x2a0>)
 8002ada:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002adc:	4b58      	ldr	r3, [pc, #352]	; (8002c40 <HAL_RCC_OscConfig+0x2a4>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fe fa89 	bl	8000ff8 <HAL_InitTick>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d052      	beq.n	8002b96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002af0:	7bfb      	ldrb	r3, [r7, #15]
 8002af2:	e331      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	699b      	ldr	r3, [r3, #24]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d032      	beq.n	8002b62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002afc:	4b4d      	ldr	r3, [pc, #308]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a4c      	ldr	r2, [pc, #304]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b02:	f043 0301 	orr.w	r3, r3, #1
 8002b06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b08:	f7fe fac6 	bl	8001098 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b10:	f7fe fac2 	bl	8001098 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e31a      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002b22:	4b44      	ldr	r3, [pc, #272]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d0f0      	beq.n	8002b10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b2e:	4b41      	ldr	r3, [pc, #260]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a40      	ldr	r2, [pc, #256]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b34:	f043 0308 	orr.w	r3, r3, #8
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	4b3e      	ldr	r3, [pc, #248]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6a1b      	ldr	r3, [r3, #32]
 8002b46:	493b      	ldr	r1, [pc, #236]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b4c:	4b39      	ldr	r3, [pc, #228]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	69db      	ldr	r3, [r3, #28]
 8002b58:	021b      	lsls	r3, r3, #8
 8002b5a:	4936      	ldr	r1, [pc, #216]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
 8002b60:	e01a      	b.n	8002b98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002b62:	4b34      	ldr	r3, [pc, #208]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a33      	ldr	r2, [pc, #204]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b68:	f023 0301 	bic.w	r3, r3, #1
 8002b6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002b6e:	f7fe fa93 	bl	8001098 <HAL_GetTick>
 8002b72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b74:	e008      	b.n	8002b88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b76:	f7fe fa8f 	bl	8001098 <HAL_GetTick>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d901      	bls.n	8002b88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002b84:	2303      	movs	r3, #3
 8002b86:	e2e7      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002b88:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0302 	and.w	r3, r3, #2
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d1f0      	bne.n	8002b76 <HAL_RCC_OscConfig+0x1da>
 8002b94:	e000      	b.n	8002b98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d074      	beq.n	8002c8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ba4:	69bb      	ldr	r3, [r7, #24]
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	d005      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x21a>
 8002baa:	69bb      	ldr	r3, [r7, #24]
 8002bac:	2b0c      	cmp	r3, #12
 8002bae:	d10e      	bne.n	8002bce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	2b03      	cmp	r3, #3
 8002bb4:	d10b      	bne.n	8002bce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb6:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d064      	beq.n	8002c8c <HAL_RCC_OscConfig+0x2f0>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d160      	bne.n	8002c8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e2c4      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bd6:	d106      	bne.n	8002be6 <HAL_RCC_OscConfig+0x24a>
 8002bd8:	4b16      	ldr	r3, [pc, #88]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a15      	ldr	r2, [pc, #84]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002bde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002be2:	6013      	str	r3, [r2, #0]
 8002be4:	e01d      	b.n	8002c22 <HAL_RCC_OscConfig+0x286>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002bee:	d10c      	bne.n	8002c0a <HAL_RCC_OscConfig+0x26e>
 8002bf0:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a0f      	ldr	r2, [pc, #60]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bfa:	6013      	str	r3, [r2, #0]
 8002bfc:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a0c      	ldr	r2, [pc, #48]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c06:	6013      	str	r3, [r2, #0]
 8002c08:	e00b      	b.n	8002c22 <HAL_RCC_OscConfig+0x286>
 8002c0a:	4b0a      	ldr	r3, [pc, #40]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a09      	ldr	r2, [pc, #36]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c14:	6013      	str	r3, [r2, #0]
 8002c16:	4b07      	ldr	r3, [pc, #28]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a06      	ldr	r2, [pc, #24]	; (8002c34 <HAL_RCC_OscConfig+0x298>)
 8002c1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c20:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d01c      	beq.n	8002c64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c2a:	f7fe fa35 	bl	8001098 <HAL_GetTick>
 8002c2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c30:	e011      	b.n	8002c56 <HAL_RCC_OscConfig+0x2ba>
 8002c32:	bf00      	nop
 8002c34:	40021000 	.word	0x40021000
 8002c38:	0800b1d4 	.word	0x0800b1d4
 8002c3c:	20000004 	.word	0x20000004
 8002c40:	20000008 	.word	0x20000008
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c44:	f7fe fa28 	bl	8001098 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b64      	cmp	r3, #100	; 0x64
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e280      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c56:	4baf      	ldr	r3, [pc, #700]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f0      	beq.n	8002c44 <HAL_RCC_OscConfig+0x2a8>
 8002c62:	e014      	b.n	8002c8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c64:	f7fe fa18 	bl	8001098 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c6c:	f7fe fa14 	bl	8001098 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b64      	cmp	r3, #100	; 0x64
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e26c      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c7e:	4ba5      	ldr	r3, [pc, #660]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f0      	bne.n	8002c6c <HAL_RCC_OscConfig+0x2d0>
 8002c8a:	e000      	b.n	8002c8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d060      	beq.n	8002d5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	2b04      	cmp	r3, #4
 8002c9e:	d005      	beq.n	8002cac <HAL_RCC_OscConfig+0x310>
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	2b0c      	cmp	r3, #12
 8002ca4:	d119      	bne.n	8002cda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d116      	bne.n	8002cda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cac:	4b99      	ldr	r3, [pc, #612]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d005      	beq.n	8002cc4 <HAL_RCC_OscConfig+0x328>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d101      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e249      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cc4:	4b93      	ldr	r3, [pc, #588]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	061b      	lsls	r3, r3, #24
 8002cd2:	4990      	ldr	r1, [pc, #576]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002cd8:	e040      	b.n	8002d5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d023      	beq.n	8002d2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ce2:	4b8c      	ldr	r3, [pc, #560]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a8b      	ldr	r2, [pc, #556]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cee:	f7fe f9d3 	bl	8001098 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf4:	e008      	b.n	8002d08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe f9cf 	bl	8001098 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d901      	bls.n	8002d08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e227      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d08:	4b82      	ldr	r3, [pc, #520]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d0f0      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d14:	4b7f      	ldr	r3, [pc, #508]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	691b      	ldr	r3, [r3, #16]
 8002d20:	061b      	lsls	r3, r3, #24
 8002d22:	497c      	ldr	r1, [pc, #496]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d24:	4313      	orrs	r3, r2
 8002d26:	604b      	str	r3, [r1, #4]
 8002d28:	e018      	b.n	8002d5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d2a:	4b7a      	ldr	r3, [pc, #488]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a79      	ldr	r2, [pc, #484]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d36:	f7fe f9af 	bl	8001098 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d3c:	e008      	b.n	8002d50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d3e:	f7fe f9ab 	bl	8001098 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d901      	bls.n	8002d50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e203      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d50:	4b70      	ldr	r3, [pc, #448]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1f0      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0308 	and.w	r3, r3, #8
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d03c      	beq.n	8002de2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	695b      	ldr	r3, [r3, #20]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d01c      	beq.n	8002daa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d70:	4b68      	ldr	r3, [pc, #416]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002d76:	4a67      	ldr	r2, [pc, #412]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d80:	f7fe f98a 	bl	8001098 <HAL_GetTick>
 8002d84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d86:	e008      	b.n	8002d9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d88:	f7fe f986 	bl	8001098 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d901      	bls.n	8002d9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002d96:	2303      	movs	r3, #3
 8002d98:	e1de      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d9a:	4b5e      	ldr	r3, [pc, #376]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002d9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002da0:	f003 0302 	and.w	r3, r3, #2
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d0ef      	beq.n	8002d88 <HAL_RCC_OscConfig+0x3ec>
 8002da8:	e01b      	b.n	8002de2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002daa:	4b5a      	ldr	r3, [pc, #360]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002db0:	4a58      	ldr	r2, [pc, #352]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dba:	f7fe f96d 	bl	8001098 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dc2:	f7fe f969 	bl	8001098 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e1c1      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002dd4:	4b4f      	ldr	r3, [pc, #316]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d1ef      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0304 	and.w	r3, r3, #4
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80a6 	beq.w	8002f3c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002df0:	2300      	movs	r3, #0
 8002df2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002df4:	4b47      	ldr	r3, [pc, #284]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10d      	bne.n	8002e1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e00:	4b44      	ldr	r3, [pc, #272]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e04:	4a43      	ldr	r2, [pc, #268]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e0a:	6593      	str	r3, [r2, #88]	; 0x58
 8002e0c:	4b41      	ldr	r3, [pc, #260]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e14:	60bb      	str	r3, [r7, #8]
 8002e16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e1c:	4b3e      	ldr	r3, [pc, #248]	; (8002f18 <HAL_RCC_OscConfig+0x57c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d118      	bne.n	8002e5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e28:	4b3b      	ldr	r3, [pc, #236]	; (8002f18 <HAL_RCC_OscConfig+0x57c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a3a      	ldr	r2, [pc, #232]	; (8002f18 <HAL_RCC_OscConfig+0x57c>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e34:	f7fe f930 	bl	8001098 <HAL_GetTick>
 8002e38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e3a:	e008      	b.n	8002e4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3c:	f7fe f92c 	bl	8001098 <HAL_GetTick>
 8002e40:	4602      	mov	r2, r0
 8002e42:	693b      	ldr	r3, [r7, #16]
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d901      	bls.n	8002e4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002e4a:	2303      	movs	r3, #3
 8002e4c:	e184      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e4e:	4b32      	ldr	r3, [pc, #200]	; (8002f18 <HAL_RCC_OscConfig+0x57c>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f0      	beq.n	8002e3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	2b01      	cmp	r3, #1
 8002e60:	d108      	bne.n	8002e74 <HAL_RCC_OscConfig+0x4d8>
 8002e62:	4b2c      	ldr	r3, [pc, #176]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e68:	4a2a      	ldr	r2, [pc, #168]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e6a:	f043 0301 	orr.w	r3, r3, #1
 8002e6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e72:	e024      	b.n	8002ebe <HAL_RCC_OscConfig+0x522>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	689b      	ldr	r3, [r3, #8]
 8002e78:	2b05      	cmp	r3, #5
 8002e7a:	d110      	bne.n	8002e9e <HAL_RCC_OscConfig+0x502>
 8002e7c:	4b25      	ldr	r3, [pc, #148]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e82:	4a24      	ldr	r2, [pc, #144]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e84:	f043 0304 	orr.w	r3, r3, #4
 8002e88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e8c:	4b21      	ldr	r3, [pc, #132]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e92:	4a20      	ldr	r2, [pc, #128]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002e9c:	e00f      	b.n	8002ebe <HAL_RCC_OscConfig+0x522>
 8002e9e:	4b1d      	ldr	r3, [pc, #116]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002ea0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ea4:	4a1b      	ldr	r2, [pc, #108]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002ea6:	f023 0301 	bic.w	r3, r3, #1
 8002eaa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002eae:	4b19      	ldr	r3, [pc, #100]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002eb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eb4:	4a17      	ldr	r2, [pc, #92]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002eb6:	f023 0304 	bic.w	r3, r3, #4
 8002eba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d016      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ec6:	f7fe f8e7 	bl	8001098 <HAL_GetTick>
 8002eca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ecc:	e00a      	b.n	8002ee4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ece:	f7fe f8e3 	bl	8001098 <HAL_GetTick>
 8002ed2:	4602      	mov	r2, r0
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	1ad3      	subs	r3, r2, r3
 8002ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d901      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	e139      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ee4:	4b0b      	ldr	r3, [pc, #44]	; (8002f14 <HAL_RCC_OscConfig+0x578>)
 8002ee6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002eea:	f003 0302 	and.w	r3, r3, #2
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d0ed      	beq.n	8002ece <HAL_RCC_OscConfig+0x532>
 8002ef2:	e01a      	b.n	8002f2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ef4:	f7fe f8d0 	bl	8001098 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002efa:	e00f      	b.n	8002f1c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002efc:	f7fe f8cc 	bl	8001098 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d906      	bls.n	8002f1c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	e122      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f1c:	4b90      	ldr	r3, [pc, #576]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d1e8      	bne.n	8002efc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002f2a:	7ffb      	ldrb	r3, [r7, #31]
 8002f2c:	2b01      	cmp	r3, #1
 8002f2e:	d105      	bne.n	8002f3c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f30:	4b8b      	ldr	r3, [pc, #556]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002f32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f34:	4a8a      	ldr	r2, [pc, #552]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002f36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f3a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	f000 8108 	beq.w	8003156 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	f040 80d0 	bne.w	80030f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002f50:	4b83      	ldr	r3, [pc, #524]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f003 0203 	and.w	r2, r3, #3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d130      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6e:	3b01      	subs	r3, #1
 8002f70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d127      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f80:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d11f      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f8c:	687a      	ldr	r2, [r7, #4]
 8002f8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f90:	2a07      	cmp	r2, #7
 8002f92:	bf14      	ite	ne
 8002f94:	2201      	movne	r2, #1
 8002f96:	2200      	moveq	r2, #0
 8002f98:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d113      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa8:	085b      	lsrs	r3, r3, #1
 8002faa:	3b01      	subs	r3, #1
 8002fac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d109      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbc:	085b      	lsrs	r3, r3, #1
 8002fbe:	3b01      	subs	r3, #1
 8002fc0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d06e      	beq.n	80030a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002fc6:	69bb      	ldr	r3, [r7, #24]
 8002fc8:	2b0c      	cmp	r3, #12
 8002fca:	d069      	beq.n	80030a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002fcc:	4b64      	ldr	r3, [pc, #400]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d105      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002fd8:	4b61      	ldr	r3, [pc, #388]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e0b7      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002fe8:	4b5d      	ldr	r3, [pc, #372]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a5c      	ldr	r2, [pc, #368]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8002fee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ff2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ff4:	f7fe f850 	bl	8001098 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ffc:	f7fe f84c 	bl	8001098 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e0a4      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800300e:	4b54      	ldr	r3, [pc, #336]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d1f0      	bne.n	8002ffc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800301a:	4b51      	ldr	r3, [pc, #324]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	4b51      	ldr	r3, [pc, #324]	; (8003164 <HAL_RCC_OscConfig+0x7c8>)
 8003020:	4013      	ands	r3, r2
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800302a:	3a01      	subs	r2, #1
 800302c:	0112      	lsls	r2, r2, #4
 800302e:	4311      	orrs	r1, r2
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003034:	0212      	lsls	r2, r2, #8
 8003036:	4311      	orrs	r1, r2
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800303c:	0852      	lsrs	r2, r2, #1
 800303e:	3a01      	subs	r2, #1
 8003040:	0552      	lsls	r2, r2, #21
 8003042:	4311      	orrs	r1, r2
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003048:	0852      	lsrs	r2, r2, #1
 800304a:	3a01      	subs	r2, #1
 800304c:	0652      	lsls	r2, r2, #25
 800304e:	4311      	orrs	r1, r2
 8003050:	687a      	ldr	r2, [r7, #4]
 8003052:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003054:	0912      	lsrs	r2, r2, #4
 8003056:	0452      	lsls	r2, r2, #17
 8003058:	430a      	orrs	r2, r1
 800305a:	4941      	ldr	r1, [pc, #260]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 800305c:	4313      	orrs	r3, r2
 800305e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003060:	4b3f      	ldr	r3, [pc, #252]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a3e      	ldr	r2, [pc, #248]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003066:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800306a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800306c:	4b3c      	ldr	r3, [pc, #240]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 800306e:	68db      	ldr	r3, [r3, #12]
 8003070:	4a3b      	ldr	r2, [pc, #236]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003072:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003076:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003078:	f7fe f80e 	bl	8001098 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003080:	f7fe f80a 	bl	8001098 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e062      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003092:	4b33      	ldr	r3, [pc, #204]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0f0      	beq.n	8003080 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800309e:	e05a      	b.n	8003156 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e059      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030a4:	4b2e      	ldr	r3, [pc, #184]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d152      	bne.n	8003156 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80030b0:	4b2b      	ldr	r3, [pc, #172]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a2a      	ldr	r2, [pc, #168]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80030bc:	4b28      	ldr	r3, [pc, #160]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	4a27      	ldr	r2, [pc, #156]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030c8:	f7fd ffe6 	bl	8001098 <HAL_GetTick>
 80030cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030d0:	f7fd ffe2 	bl	8001098 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b02      	cmp	r3, #2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e03a      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030e2:	4b1f      	ldr	r3, [pc, #124]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f0      	beq.n	80030d0 <HAL_RCC_OscConfig+0x734>
 80030ee:	e032      	b.n	8003156 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030f0:	69bb      	ldr	r3, [r7, #24]
 80030f2:	2b0c      	cmp	r3, #12
 80030f4:	d02d      	beq.n	8003152 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f6:	4b1a      	ldr	r3, [pc, #104]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a19      	ldr	r2, [pc, #100]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 80030fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003100:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003102:	4b17      	ldr	r3, [pc, #92]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d105      	bne.n	800311a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800310e:	4b14      	ldr	r3, [pc, #80]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003110:	68db      	ldr	r3, [r3, #12]
 8003112:	4a13      	ldr	r2, [pc, #76]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003114:	f023 0303 	bic.w	r3, r3, #3
 8003118:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800311a:	4b11      	ldr	r3, [pc, #68]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 800311c:	68db      	ldr	r3, [r3, #12]
 800311e:	4a10      	ldr	r2, [pc, #64]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003120:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003124:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003128:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800312a:	f7fd ffb5 	bl	8001098 <HAL_GetTick>
 800312e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003130:	e008      	b.n	8003144 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003132:	f7fd ffb1 	bl	8001098 <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e009      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003144:	4b06      	ldr	r3, [pc, #24]	; (8003160 <HAL_RCC_OscConfig+0x7c4>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d1f0      	bne.n	8003132 <HAL_RCC_OscConfig+0x796>
 8003150:	e001      	b.n	8003156 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003156:	2300      	movs	r3, #0
}
 8003158:	4618      	mov	r0, r3
 800315a:	3720      	adds	r7, #32
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}
 8003160:	40021000 	.word	0x40021000
 8003164:	f99d808c 	.word	0xf99d808c

08003168 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d101      	bne.n	800317c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e0c8      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800317c:	4b66      	ldr	r3, [pc, #408]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	683a      	ldr	r2, [r7, #0]
 8003186:	429a      	cmp	r2, r3
 8003188:	d910      	bls.n	80031ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318a:	4b63      	ldr	r3, [pc, #396]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 0207 	bic.w	r2, r3, #7
 8003192:	4961      	ldr	r1, [pc, #388]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	4313      	orrs	r3, r2
 8003198:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800319a:	4b5f      	ldr	r3, [pc, #380]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0307 	and.w	r3, r3, #7
 80031a2:	683a      	ldr	r2, [r7, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d001      	beq.n	80031ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e0b0      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0301 	and.w	r3, r3, #1
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d04c      	beq.n	8003252 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	2b03      	cmp	r3, #3
 80031be:	d107      	bne.n	80031d0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031c0:	4b56      	ldr	r3, [pc, #344]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d121      	bne.n	8003210 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e09e      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d107      	bne.n	80031e8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031d8:	4b50      	ldr	r3, [pc, #320]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d115      	bne.n	8003210 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e092      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d107      	bne.n	8003200 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80031f0:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d109      	bne.n	8003210 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e086      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003200:	4b46      	ldr	r3, [pc, #280]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e07e      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003210:	4b42      	ldr	r3, [pc, #264]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	f023 0203 	bic.w	r2, r3, #3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	493f      	ldr	r1, [pc, #252]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 800321e:	4313      	orrs	r3, r2
 8003220:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003222:	f7fd ff39 	bl	8001098 <HAL_GetTick>
 8003226:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003228:	e00a      	b.n	8003240 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800322a:	f7fd ff35 	bl	8001098 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	f241 3288 	movw	r2, #5000	; 0x1388
 8003238:	4293      	cmp	r3, r2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e066      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003240:	4b36      	ldr	r3, [pc, #216]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 8003242:	689b      	ldr	r3, [r3, #8]
 8003244:	f003 020c 	and.w	r2, r3, #12
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	429a      	cmp	r2, r3
 8003250:	d1eb      	bne.n	800322a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d008      	beq.n	8003270 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800325e:	4b2f      	ldr	r3, [pc, #188]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	492c      	ldr	r1, [pc, #176]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 800326c:	4313      	orrs	r3, r2
 800326e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003270:	4b29      	ldr	r3, [pc, #164]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0307 	and.w	r3, r3, #7
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	429a      	cmp	r2, r3
 800327c:	d210      	bcs.n	80032a0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800327e:	4b26      	ldr	r3, [pc, #152]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f023 0207 	bic.w	r2, r3, #7
 8003286:	4924      	ldr	r1, [pc, #144]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 8003288:	683b      	ldr	r3, [r7, #0]
 800328a:	4313      	orrs	r3, r2
 800328c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800328e:	4b22      	ldr	r3, [pc, #136]	; (8003318 <HAL_RCC_ClockConfig+0x1b0>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	683a      	ldr	r2, [r7, #0]
 8003298:	429a      	cmp	r2, r3
 800329a:	d001      	beq.n	80032a0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e036      	b.n	800330e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0304 	and.w	r3, r3, #4
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d008      	beq.n	80032be <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032ac:	4b1b      	ldr	r3, [pc, #108]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	4918      	ldr	r1, [pc, #96]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0308 	and.w	r3, r3, #8
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d009      	beq.n	80032de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ca:	4b14      	ldr	r3, [pc, #80]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4910      	ldr	r1, [pc, #64]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80032da:	4313      	orrs	r3, r2
 80032dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032de:	f000 f825 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032e2:	4602      	mov	r2, r0
 80032e4:	4b0d      	ldr	r3, [pc, #52]	; (800331c <HAL_RCC_ClockConfig+0x1b4>)
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	091b      	lsrs	r3, r3, #4
 80032ea:	f003 030f 	and.w	r3, r3, #15
 80032ee:	490c      	ldr	r1, [pc, #48]	; (8003320 <HAL_RCC_ClockConfig+0x1b8>)
 80032f0:	5ccb      	ldrb	r3, [r1, r3]
 80032f2:	f003 031f 	and.w	r3, r3, #31
 80032f6:	fa22 f303 	lsr.w	r3, r2, r3
 80032fa:	4a0a      	ldr	r2, [pc, #40]	; (8003324 <HAL_RCC_ClockConfig+0x1bc>)
 80032fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80032fe:	4b0a      	ldr	r3, [pc, #40]	; (8003328 <HAL_RCC_ClockConfig+0x1c0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f7fd fe78 	bl	8000ff8 <HAL_InitTick>
 8003308:	4603      	mov	r3, r0
 800330a:	72fb      	strb	r3, [r7, #11]

  return status;
 800330c:	7afb      	ldrb	r3, [r7, #11]
}
 800330e:	4618      	mov	r0, r3
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	40022000 	.word	0x40022000
 800331c:	40021000 	.word	0x40021000
 8003320:	0800b1d4 	.word	0x0800b1d4
 8003324:	20000004 	.word	0x20000004
 8003328:	20000008 	.word	0x20000008

0800332c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b480      	push	{r7}
 800332e:	b089      	sub	sp, #36	; 0x24
 8003330:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
 8003336:	2300      	movs	r3, #0
 8003338:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800333a:	4b3e      	ldr	r3, [pc, #248]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f003 030c 	and.w	r3, r3, #12
 8003342:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003344:	4b3b      	ldr	r3, [pc, #236]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 8003346:	68db      	ldr	r3, [r3, #12]
 8003348:	f003 0303 	and.w	r3, r3, #3
 800334c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d005      	beq.n	8003360 <HAL_RCC_GetSysClockFreq+0x34>
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2b0c      	cmp	r3, #12
 8003358:	d121      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d11e      	bne.n	800339e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003360:	4b34      	ldr	r3, [pc, #208]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b00      	cmp	r3, #0
 800336a:	d107      	bne.n	800337c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800336c:	4b31      	ldr	r3, [pc, #196]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800336e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003372:	0a1b      	lsrs	r3, r3, #8
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	e005      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800337c:	4b2d      	ldr	r3, [pc, #180]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003388:	4a2b      	ldr	r2, [pc, #172]	; (8003438 <HAL_RCC_GetSysClockFreq+0x10c>)
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003390:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d10d      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003398:	69fb      	ldr	r3, [r7, #28]
 800339a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800339c:	e00a      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	2b04      	cmp	r3, #4
 80033a2:	d102      	bne.n	80033aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80033a4:	4b25      	ldr	r3, [pc, #148]	; (800343c <HAL_RCC_GetSysClockFreq+0x110>)
 80033a6:	61bb      	str	r3, [r7, #24]
 80033a8:	e004      	b.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	2b08      	cmp	r3, #8
 80033ae:	d101      	bne.n	80033b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80033b0:	4b23      	ldr	r3, [pc, #140]	; (8003440 <HAL_RCC_GetSysClockFreq+0x114>)
 80033b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	2b0c      	cmp	r3, #12
 80033b8:	d134      	bne.n	8003424 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033ba:	4b1e      	ldr	r3, [pc, #120]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d003      	beq.n	80033d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b03      	cmp	r3, #3
 80033ce:	d003      	beq.n	80033d8 <HAL_RCC_GetSysClockFreq+0xac>
 80033d0:	e005      	b.n	80033de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80033d2:	4b1a      	ldr	r3, [pc, #104]	; (800343c <HAL_RCC_GetSysClockFreq+0x110>)
 80033d4:	617b      	str	r3, [r7, #20]
      break;
 80033d6:	e005      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80033d8:	4b19      	ldr	r3, [pc, #100]	; (8003440 <HAL_RCC_GetSysClockFreq+0x114>)
 80033da:	617b      	str	r3, [r7, #20]
      break;
 80033dc:	e002      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	617b      	str	r3, [r7, #20]
      break;
 80033e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033e4:	4b13      	ldr	r3, [pc, #76]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033e6:	68db      	ldr	r3, [r3, #12]
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	f003 0307 	and.w	r3, r3, #7
 80033ee:	3301      	adds	r3, #1
 80033f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80033f2:	4b10      	ldr	r3, [pc, #64]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	0a1b      	lsrs	r3, r3, #8
 80033f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033fc:	697a      	ldr	r2, [r7, #20]
 80033fe:	fb02 f203 	mul.w	r2, r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800340a:	4b0a      	ldr	r3, [pc, #40]	; (8003434 <HAL_RCC_GetSysClockFreq+0x108>)
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	0e5b      	lsrs	r3, r3, #25
 8003410:	f003 0303 	and.w	r3, r3, #3
 8003414:	3301      	adds	r3, #1
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003422:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003424:	69bb      	ldr	r3, [r7, #24]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3724      	adds	r7, #36	; 0x24
 800342a:	46bd      	mov	sp, r7
 800342c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003430:	4770      	bx	lr
 8003432:	bf00      	nop
 8003434:	40021000 	.word	0x40021000
 8003438:	0800b1e4 	.word	0x0800b1e4
 800343c:	00f42400 	.word	0x00f42400
 8003440:	02dc6c00 	.word	0x02dc6c00

08003444 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003448:	4b03      	ldr	r3, [pc, #12]	; (8003458 <HAL_RCC_GetHCLKFreq+0x14>)
 800344a:	681b      	ldr	r3, [r3, #0]
}
 800344c:	4618      	mov	r0, r3
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	20000004 	.word	0x20000004

0800345c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b086      	sub	sp, #24
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003464:	2300      	movs	r3, #0
 8003466:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003468:	4b2a      	ldr	r3, [pc, #168]	; (8003514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800346a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800346c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003474:	f7ff fa1e 	bl	80028b4 <HAL_PWREx_GetVoltageRange>
 8003478:	6178      	str	r0, [r7, #20]
 800347a:	e014      	b.n	80034a6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800347c:	4b25      	ldr	r3, [pc, #148]	; (8003514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800347e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003480:	4a24      	ldr	r2, [pc, #144]	; (8003514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003482:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003486:	6593      	str	r3, [r2, #88]	; 0x58
 8003488:	4b22      	ldr	r3, [pc, #136]	; (8003514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800348a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800348c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003494:	f7ff fa0e 	bl	80028b4 <HAL_PWREx_GetVoltageRange>
 8003498:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800349a:	4b1e      	ldr	r3, [pc, #120]	; (8003514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800349c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349e:	4a1d      	ldr	r2, [pc, #116]	; (8003514 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80034a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034a4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034ac:	d10b      	bne.n	80034c6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2b80      	cmp	r3, #128	; 0x80
 80034b2:	d919      	bls.n	80034e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2ba0      	cmp	r3, #160	; 0xa0
 80034b8:	d902      	bls.n	80034c0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034ba:	2302      	movs	r3, #2
 80034bc:	613b      	str	r3, [r7, #16]
 80034be:	e013      	b.n	80034e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034c0:	2301      	movs	r3, #1
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	e010      	b.n	80034e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2b80      	cmp	r3, #128	; 0x80
 80034ca:	d902      	bls.n	80034d2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80034cc:	2303      	movs	r3, #3
 80034ce:	613b      	str	r3, [r7, #16]
 80034d0:	e00a      	b.n	80034e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b80      	cmp	r3, #128	; 0x80
 80034d6:	d102      	bne.n	80034de <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80034d8:	2302      	movs	r3, #2
 80034da:	613b      	str	r3, [r7, #16]
 80034dc:	e004      	b.n	80034e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2b70      	cmp	r3, #112	; 0x70
 80034e2:	d101      	bne.n	80034e8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80034e4:	2301      	movs	r3, #1
 80034e6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80034e8:	4b0b      	ldr	r3, [pc, #44]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f023 0207 	bic.w	r2, r3, #7
 80034f0:	4909      	ldr	r1, [pc, #36]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80034f8:	4b07      	ldr	r3, [pc, #28]	; (8003518 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	693a      	ldr	r2, [r7, #16]
 8003502:	429a      	cmp	r2, r3
 8003504:	d001      	beq.n	800350a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e000      	b.n	800350c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40021000 	.word	0x40021000
 8003518:	40022000 	.word	0x40022000

0800351c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003524:	2300      	movs	r3, #0
 8003526:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003528:	2300      	movs	r3, #0
 800352a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003534:	2b00      	cmp	r3, #0
 8003536:	d041      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800353c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003540:	d02a      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003542:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003546:	d824      	bhi.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003548:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800354c:	d008      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800354e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003552:	d81e      	bhi.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003554:	2b00      	cmp	r3, #0
 8003556:	d00a      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003558:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800355c:	d010      	beq.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800355e:	e018      	b.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003560:	4b86      	ldr	r3, [pc, #536]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	4a85      	ldr	r2, [pc, #532]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003566:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800356a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800356c:	e015      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	3304      	adds	r3, #4
 8003572:	2100      	movs	r1, #0
 8003574:	4618      	mov	r0, r3
 8003576:	f000 fabb 	bl	8003af0 <RCCEx_PLLSAI1_Config>
 800357a:	4603      	mov	r3, r0
 800357c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800357e:	e00c      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3320      	adds	r3, #32
 8003584:	2100      	movs	r1, #0
 8003586:	4618      	mov	r0, r3
 8003588:	f000 fba6 	bl	8003cd8 <RCCEx_PLLSAI2_Config>
 800358c:	4603      	mov	r3, r0
 800358e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003590:	e003      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	74fb      	strb	r3, [r7, #19]
      break;
 8003596:	e000      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003598:	bf00      	nop
    }

    if(ret == HAL_OK)
 800359a:	7cfb      	ldrb	r3, [r7, #19]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10b      	bne.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035a0:	4b76      	ldr	r3, [pc, #472]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035ae:	4973      	ldr	r1, [pc, #460]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80035b6:	e001      	b.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b8:	7cfb      	ldrb	r3, [r7, #19]
 80035ba:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d041      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035cc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035d0:	d02a      	beq.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80035d2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80035d6:	d824      	bhi.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035dc:	d008      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80035e2:	d81e      	bhi.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80035e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035ec:	d010      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80035ee:	e018      	b.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80035f0:	4b62      	ldr	r3, [pc, #392]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	4a61      	ldr	r2, [pc, #388]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80035fc:	e015      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3304      	adds	r3, #4
 8003602:	2100      	movs	r1, #0
 8003604:	4618      	mov	r0, r3
 8003606:	f000 fa73 	bl	8003af0 <RCCEx_PLLSAI1_Config>
 800360a:	4603      	mov	r3, r0
 800360c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800360e:	e00c      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3320      	adds	r3, #32
 8003614:	2100      	movs	r1, #0
 8003616:	4618      	mov	r0, r3
 8003618:	f000 fb5e 	bl	8003cd8 <RCCEx_PLLSAI2_Config>
 800361c:	4603      	mov	r3, r0
 800361e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003620:	e003      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	74fb      	strb	r3, [r7, #19]
      break;
 8003626:	e000      	b.n	800362a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003628:	bf00      	nop
    }

    if(ret == HAL_OK)
 800362a:	7cfb      	ldrb	r3, [r7, #19]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d10b      	bne.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003630:	4b52      	ldr	r3, [pc, #328]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003636:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800363e:	494f      	ldr	r1, [pc, #316]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003640:	4313      	orrs	r3, r2
 8003642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003646:	e001      	b.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003648:	7cfb      	ldrb	r3, [r7, #19]
 800364a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 80a0 	beq.w	800379a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800365a:	2300      	movs	r3, #0
 800365c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800365e:	4b47      	ldr	r3, [pc, #284]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003660:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003662:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800366a:	2301      	movs	r3, #1
 800366c:	e000      	b.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800366e:	2300      	movs	r3, #0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00d      	beq.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003674:	4b41      	ldr	r3, [pc, #260]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003678:	4a40      	ldr	r2, [pc, #256]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800367a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800367e:	6593      	str	r3, [r2, #88]	; 0x58
 8003680:	4b3e      	ldr	r3, [pc, #248]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003688:	60bb      	str	r3, [r7, #8]
 800368a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800368c:	2301      	movs	r3, #1
 800368e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003690:	4b3b      	ldr	r3, [pc, #236]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a3a      	ldr	r2, [pc, #232]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003696:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800369a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800369c:	f7fd fcfc 	bl	8001098 <HAL_GetTick>
 80036a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036a2:	e009      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a4:	f7fd fcf8 	bl	8001098 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d902      	bls.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	74fb      	strb	r3, [r7, #19]
        break;
 80036b6:	e005      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80036b8:	4b31      	ldr	r3, [pc, #196]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d0ef      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80036c4:	7cfb      	ldrb	r3, [r7, #19]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d15c      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036ca:	4b2c      	ldr	r3, [pc, #176]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d01f      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x200>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d019      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036e8:	4b24      	ldr	r3, [pc, #144]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036f4:	4b21      	ldr	r3, [pc, #132]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036fa:	4a20      	ldr	r2, [pc, #128]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003700:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003704:	4b1d      	ldr	r3, [pc, #116]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003706:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800370a:	4a1c      	ldr	r2, [pc, #112]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800370c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003710:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003714:	4a19      	ldr	r2, [pc, #100]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800371c:	697b      	ldr	r3, [r7, #20]
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d016      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003726:	f7fd fcb7 	bl	8001098 <HAL_GetTick>
 800372a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800372c:	e00b      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372e:	f7fd fcb3 	bl	8001098 <HAL_GetTick>
 8003732:	4602      	mov	r2, r0
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	1ad3      	subs	r3, r2, r3
 8003738:	f241 3288 	movw	r2, #5000	; 0x1388
 800373c:	4293      	cmp	r3, r2
 800373e:	d902      	bls.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	74fb      	strb	r3, [r7, #19]
            break;
 8003744:	e006      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003746:	4b0d      	ldr	r3, [pc, #52]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003748:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800374c:	f003 0302 	and.w	r3, r3, #2
 8003750:	2b00      	cmp	r3, #0
 8003752:	d0ec      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003754:	7cfb      	ldrb	r3, [r7, #19]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d10c      	bne.n	8003774 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800375a:	4b08      	ldr	r3, [pc, #32]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800375c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003760:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800376a:	4904      	ldr	r1, [pc, #16]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800376c:	4313      	orrs	r3, r2
 800376e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003772:	e009      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003774:	7cfb      	ldrb	r3, [r7, #19]
 8003776:	74bb      	strb	r3, [r7, #18]
 8003778:	e006      	b.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800377a:	bf00      	nop
 800377c:	40021000 	.word	0x40021000
 8003780:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003784:	7cfb      	ldrb	r3, [r7, #19]
 8003786:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003788:	7c7b      	ldrb	r3, [r7, #17]
 800378a:	2b01      	cmp	r3, #1
 800378c:	d105      	bne.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378e:	4b9e      	ldr	r3, [pc, #632]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003792:	4a9d      	ldr	r2, [pc, #628]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003794:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003798:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f003 0301 	and.w	r3, r3, #1
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00a      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037a6:	4b98      	ldr	r3, [pc, #608]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ac:	f023 0203 	bic.w	r2, r3, #3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b4:	4994      	ldr	r1, [pc, #592]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b6:	4313      	orrs	r3, r2
 80037b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d00a      	beq.n	80037de <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037c8:	4b8f      	ldr	r3, [pc, #572]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ce:	f023 020c 	bic.w	r2, r3, #12
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d6:	498c      	ldr	r1, [pc, #560]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0304 	and.w	r3, r3, #4
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80037ea:	4b87      	ldr	r3, [pc, #540]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f8:	4983      	ldr	r1, [pc, #524]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0308 	and.w	r3, r3, #8
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00a      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800380c:	4b7e      	ldr	r3, [pc, #504]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800380e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003812:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	497b      	ldr	r1, [pc, #492]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800381c:	4313      	orrs	r3, r2
 800381e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b00      	cmp	r3, #0
 800382c:	d00a      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800382e:	4b76      	ldr	r3, [pc, #472]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003830:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003834:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800383c:	4972      	ldr	r1, [pc, #456]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383e:	4313      	orrs	r3, r2
 8003840:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0320 	and.w	r3, r3, #32
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00a      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003850:	4b6d      	ldr	r3, [pc, #436]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003856:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800385e:	496a      	ldr	r1, [pc, #424]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003860:	4313      	orrs	r3, r2
 8003862:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00a      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003872:	4b65      	ldr	r3, [pc, #404]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003874:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003878:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003880:	4961      	ldr	r1, [pc, #388]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003882:	4313      	orrs	r3, r2
 8003884:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003890:	2b00      	cmp	r3, #0
 8003892:	d00a      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003894:	4b5c      	ldr	r3, [pc, #368]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a2:	4959      	ldr	r1, [pc, #356]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d00a      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038b6:	4b54      	ldr	r3, [pc, #336]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038bc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c4:	4950      	ldr	r1, [pc, #320]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d00a      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038d8:	4b4b      	ldr	r3, [pc, #300]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038de:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e6:	4948      	ldr	r1, [pc, #288]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00a      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038fa:	4b43      	ldr	r3, [pc, #268]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003900:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003908:	493f      	ldr	r1, [pc, #252]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800390a:	4313      	orrs	r3, r2
 800390c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d028      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800391c:	4b3a      	ldr	r3, [pc, #232]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003922:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800392a:	4937      	ldr	r1, [pc, #220]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800392c:	4313      	orrs	r3, r2
 800392e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003936:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800393a:	d106      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800393c:	4b32      	ldr	r3, [pc, #200]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	4a31      	ldr	r2, [pc, #196]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003946:	60d3      	str	r3, [r2, #12]
 8003948:	e011      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800394e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003952:	d10c      	bne.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	3304      	adds	r3, #4
 8003958:	2101      	movs	r1, #1
 800395a:	4618      	mov	r0, r3
 800395c:	f000 f8c8 	bl	8003af0 <RCCEx_PLLSAI1_Config>
 8003960:	4603      	mov	r3, r0
 8003962:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003964:	7cfb      	ldrb	r3, [r7, #19]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800396a:	7cfb      	ldrb	r3, [r7, #19]
 800396c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d028      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800397a:	4b23      	ldr	r3, [pc, #140]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800397c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003980:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003988:	491f      	ldr	r1, [pc, #124]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800398a:	4313      	orrs	r3, r2
 800398c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003994:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003998:	d106      	bne.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800399a:	4b1b      	ldr	r3, [pc, #108]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	4a1a      	ldr	r2, [pc, #104]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80039a4:	60d3      	str	r3, [r2, #12]
 80039a6:	e011      	b.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039ac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039b0:	d10c      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2101      	movs	r1, #1
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 f899 	bl	8003af0 <RCCEx_PLLSAI1_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039c2:	7cfb      	ldrb	r3, [r7, #19]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d02b      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80039d8:	4b0b      	ldr	r3, [pc, #44]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039de:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039e6:	4908      	ldr	r1, [pc, #32]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039f2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039f6:	d109      	bne.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039f8:	4b03      	ldr	r3, [pc, #12]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	4a02      	ldr	r2, [pc, #8]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039fe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003a02:	60d3      	str	r3, [r2, #12]
 8003a04:	e014      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003a06:	bf00      	nop
 8003a08:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a10:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a14:	d10c      	bne.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	3304      	adds	r3, #4
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	f000 f867 	bl	8003af0 <RCCEx_PLLSAI1_Config>
 8003a22:	4603      	mov	r3, r0
 8003a24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a26:	7cfb      	ldrb	r3, [r7, #19]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d001      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003a2c:	7cfb      	ldrb	r3, [r7, #19]
 8003a2e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d02f      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a3c:	4b2b      	ldr	r3, [pc, #172]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a42:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a4a:	4928      	ldr	r1, [pc, #160]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a56:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003a5a:	d10d      	bne.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	3304      	adds	r3, #4
 8003a60:	2102      	movs	r1, #2
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 f844 	bl	8003af0 <RCCEx_PLLSAI1_Config>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a6c:	7cfb      	ldrb	r3, [r7, #19]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d014      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	74bb      	strb	r3, [r7, #18]
 8003a76:	e011      	b.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a80:	d10c      	bne.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	3320      	adds	r3, #32
 8003a86:	2102      	movs	r1, #2
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f000 f925 	bl	8003cd8 <RCCEx_PLLSAI2_Config>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003a92:	7cfb      	ldrb	r3, [r7, #19]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d001      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003a98:	7cfb      	ldrb	r3, [r7, #19]
 8003a9a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00a      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003aa8:	4b10      	ldr	r3, [pc, #64]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aae:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ab6:	490d      	ldr	r1, [pc, #52]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d00b      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003aca:	4b08      	ldr	r3, [pc, #32]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ada:	4904      	ldr	r1, [pc, #16]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ae2:	7cbb      	ldrb	r3, [r7, #18]
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3718      	adds	r7, #24
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}
 8003aec:	40021000 	.word	0x40021000

08003af0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
 8003af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003afa:	2300      	movs	r3, #0
 8003afc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003afe:	4b75      	ldr	r3, [pc, #468]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	f003 0303 	and.w	r3, r3, #3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d018      	beq.n	8003b3c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003b0a:	4b72      	ldr	r3, [pc, #456]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f003 0203 	and.w	r2, r3, #3
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d10d      	bne.n	8003b36 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
       ||
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d009      	beq.n	8003b36 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003b22:	4b6c      	ldr	r3, [pc, #432]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	f003 0307 	and.w	r3, r3, #7
 8003b2c:	1c5a      	adds	r2, r3, #1
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	685b      	ldr	r3, [r3, #4]
       ||
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d047      	beq.n	8003bc6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	73fb      	strb	r3, [r7, #15]
 8003b3a:	e044      	b.n	8003bc6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b03      	cmp	r3, #3
 8003b42:	d018      	beq.n	8003b76 <RCCEx_PLLSAI1_Config+0x86>
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d825      	bhi.n	8003b94 <RCCEx_PLLSAI1_Config+0xa4>
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d002      	beq.n	8003b52 <RCCEx_PLLSAI1_Config+0x62>
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d009      	beq.n	8003b64 <RCCEx_PLLSAI1_Config+0x74>
 8003b50:	e020      	b.n	8003b94 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003b52:	4b60      	ldr	r3, [pc, #384]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d11d      	bne.n	8003b9a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b62:	e01a      	b.n	8003b9a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003b64:	4b5b      	ldr	r3, [pc, #364]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d116      	bne.n	8003b9e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b74:	e013      	b.n	8003b9e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003b76:	4b57      	ldr	r3, [pc, #348]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10f      	bne.n	8003ba2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003b82:	4b54      	ldr	r3, [pc, #336]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d109      	bne.n	8003ba2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003b92:	e006      	b.n	8003ba2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	73fb      	strb	r3, [r7, #15]
      break;
 8003b98:	e004      	b.n	8003ba4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b9a:	bf00      	nop
 8003b9c:	e002      	b.n	8003ba4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b9e:	bf00      	nop
 8003ba0:	e000      	b.n	8003ba4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ba2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10d      	bne.n	8003bc6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003baa:	4b4a      	ldr	r3, [pc, #296]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bac:	68db      	ldr	r3, [r3, #12]
 8003bae:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6819      	ldr	r1, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	3b01      	subs	r3, #1
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	430b      	orrs	r3, r1
 8003bc0:	4944      	ldr	r1, [pc, #272]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003bc6:	7bfb      	ldrb	r3, [r7, #15]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d17d      	bne.n	8003cc8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003bcc:	4b41      	ldr	r3, [pc, #260]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a40      	ldr	r2, [pc, #256]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bd2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003bd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bd8:	f7fd fa5e 	bl	8001098 <HAL_GetTick>
 8003bdc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bde:	e009      	b.n	8003bf4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003be0:	f7fd fa5a 	bl	8001098 <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d902      	bls.n	8003bf4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	73fb      	strb	r3, [r7, #15]
        break;
 8003bf2:	e005      	b.n	8003c00 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003bf4:	4b37      	ldr	r3, [pc, #220]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1ef      	bne.n	8003be0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d160      	bne.n	8003cc8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d111      	bne.n	8003c30 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c0c:	4b31      	ldr	r3, [pc, #196]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003c14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	6892      	ldr	r2, [r2, #8]
 8003c1c:	0211      	lsls	r1, r2, #8
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	68d2      	ldr	r2, [r2, #12]
 8003c22:	0912      	lsrs	r2, r2, #4
 8003c24:	0452      	lsls	r2, r2, #17
 8003c26:	430a      	orrs	r2, r1
 8003c28:	492a      	ldr	r1, [pc, #168]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	610b      	str	r3, [r1, #16]
 8003c2e:	e027      	b.n	8003c80 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d112      	bne.n	8003c5c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c36:	4b27      	ldr	r3, [pc, #156]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c38:	691b      	ldr	r3, [r3, #16]
 8003c3a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c3e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	6892      	ldr	r2, [r2, #8]
 8003c46:	0211      	lsls	r1, r2, #8
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	6912      	ldr	r2, [r2, #16]
 8003c4c:	0852      	lsrs	r2, r2, #1
 8003c4e:	3a01      	subs	r2, #1
 8003c50:	0552      	lsls	r2, r2, #21
 8003c52:	430a      	orrs	r2, r1
 8003c54:	491f      	ldr	r1, [pc, #124]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	610b      	str	r3, [r1, #16]
 8003c5a:	e011      	b.n	8003c80 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003c5c:	4b1d      	ldr	r3, [pc, #116]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003c64:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	6892      	ldr	r2, [r2, #8]
 8003c6c:	0211      	lsls	r1, r2, #8
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	6952      	ldr	r2, [r2, #20]
 8003c72:	0852      	lsrs	r2, r2, #1
 8003c74:	3a01      	subs	r2, #1
 8003c76:	0652      	lsls	r2, r2, #25
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	4916      	ldr	r1, [pc, #88]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003c80:	4b14      	ldr	r3, [pc, #80]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a13      	ldr	r2, [pc, #76]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c86:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003c8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8c:	f7fd fa04 	bl	8001098 <HAL_GetTick>
 8003c90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c92:	e009      	b.n	8003ca8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003c94:	f7fd fa00 	bl	8001098 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d902      	bls.n	8003ca8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	73fb      	strb	r3, [r7, #15]
          break;
 8003ca6:	e005      	b.n	8003cb4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ca8:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0ef      	beq.n	8003c94 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003cb4:	7bfb      	ldrb	r3, [r7, #15]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d106      	bne.n	8003cc8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003cba:	4b06      	ldr	r3, [pc, #24]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cbc:	691a      	ldr	r2, [r3, #16]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	4904      	ldr	r1, [pc, #16]	; (8003cd4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	40021000 	.word	0x40021000

08003cd8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003ce6:	4b6a      	ldr	r3, [pc, #424]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ce8:	68db      	ldr	r3, [r3, #12]
 8003cea:	f003 0303 	and.w	r3, r3, #3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d018      	beq.n	8003d24 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003cf2:	4b67      	ldr	r3, [pc, #412]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f003 0203 	and.w	r2, r3, #3
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d10d      	bne.n	8003d1e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
       ||
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d009      	beq.n	8003d1e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003d0a:	4b61      	ldr	r3, [pc, #388]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	091b      	lsrs	r3, r3, #4
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	1c5a      	adds	r2, r3, #1
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685b      	ldr	r3, [r3, #4]
       ||
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d047      	beq.n	8003dae <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	73fb      	strb	r3, [r7, #15]
 8003d22:	e044      	b.n	8003dae <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b03      	cmp	r3, #3
 8003d2a:	d018      	beq.n	8003d5e <RCCEx_PLLSAI2_Config+0x86>
 8003d2c:	2b03      	cmp	r3, #3
 8003d2e:	d825      	bhi.n	8003d7c <RCCEx_PLLSAI2_Config+0xa4>
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d002      	beq.n	8003d3a <RCCEx_PLLSAI2_Config+0x62>
 8003d34:	2b02      	cmp	r3, #2
 8003d36:	d009      	beq.n	8003d4c <RCCEx_PLLSAI2_Config+0x74>
 8003d38:	e020      	b.n	8003d7c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d3a:	4b55      	ldr	r3, [pc, #340]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d11d      	bne.n	8003d82 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d4a:	e01a      	b.n	8003d82 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d4c:	4b50      	ldr	r3, [pc, #320]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d116      	bne.n	8003d86 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d5c:	e013      	b.n	8003d86 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d5e:	4b4c      	ldr	r3, [pc, #304]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10f      	bne.n	8003d8a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d6a:	4b49      	ldr	r3, [pc, #292]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d109      	bne.n	8003d8a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d7a:	e006      	b.n	8003d8a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d80:	e004      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d82:	bf00      	nop
 8003d84:	e002      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d86:	bf00      	nop
 8003d88:	e000      	b.n	8003d8c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003d8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d10d      	bne.n	8003dae <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d92:	4b3f      	ldr	r3, [pc, #252]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6819      	ldr	r1, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	430b      	orrs	r3, r1
 8003da8:	4939      	ldr	r1, [pc, #228]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dae:	7bfb      	ldrb	r3, [r7, #15]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d167      	bne.n	8003e84 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003db4:	4b36      	ldr	r3, [pc, #216]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a35      	ldr	r2, [pc, #212]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dbe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dc0:	f7fd f96a 	bl	8001098 <HAL_GetTick>
 8003dc4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003dc6:	e009      	b.n	8003ddc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003dc8:	f7fd f966 	bl	8001098 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d902      	bls.n	8003ddc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003dd6:	2303      	movs	r3, #3
 8003dd8:	73fb      	strb	r3, [r7, #15]
        break;
 8003dda:	e005      	b.n	8003de8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003ddc:	4b2c      	ldr	r3, [pc, #176]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1ef      	bne.n	8003dc8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003de8:	7bfb      	ldrb	r3, [r7, #15]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d14a      	bne.n	8003e84 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d111      	bne.n	8003e18 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003df4:	4b26      	ldr	r3, [pc, #152]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003df6:	695b      	ldr	r3, [r3, #20]
 8003df8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003dfc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	6892      	ldr	r2, [r2, #8]
 8003e04:	0211      	lsls	r1, r2, #8
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	68d2      	ldr	r2, [r2, #12]
 8003e0a:	0912      	lsrs	r2, r2, #4
 8003e0c:	0452      	lsls	r2, r2, #17
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	491f      	ldr	r1, [pc, #124]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	614b      	str	r3, [r1, #20]
 8003e16:	e011      	b.n	8003e3c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003e18:	4b1d      	ldr	r3, [pc, #116]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003e20:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e24:	687a      	ldr	r2, [r7, #4]
 8003e26:	6892      	ldr	r2, [r2, #8]
 8003e28:	0211      	lsls	r1, r2, #8
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	6912      	ldr	r2, [r2, #16]
 8003e2e:	0852      	lsrs	r2, r2, #1
 8003e30:	3a01      	subs	r2, #1
 8003e32:	0652      	lsls	r2, r2, #25
 8003e34:	430a      	orrs	r2, r1
 8003e36:	4916      	ldr	r1, [pc, #88]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003e3c:	4b14      	ldr	r3, [pc, #80]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a13      	ldr	r2, [pc, #76]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e46:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e48:	f7fd f926 	bl	8001098 <HAL_GetTick>
 8003e4c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e4e:	e009      	b.n	8003e64 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003e50:	f7fd f922 	bl	8001098 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d902      	bls.n	8003e64 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	73fb      	strb	r3, [r7, #15]
          break;
 8003e62:	e005      	b.n	8003e70 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003e64:	4b0a      	ldr	r3, [pc, #40]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0ef      	beq.n	8003e50 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d106      	bne.n	8003e84 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003e76:	4b06      	ldr	r3, [pc, #24]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e78:	695a      	ldr	r2, [r3, #20]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	4904      	ldr	r1, [pc, #16]	; (8003e90 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40021000 	.word	0x40021000

08003e94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e049      	b.n	8003f3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eac:	b2db      	uxtb	r3, r3
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d106      	bne.n	8003ec0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7fc fe34 	bl	8000b28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	3304      	adds	r3, #4
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	4610      	mov	r0, r2
 8003ed4:	f000 fbe8 	bl	80046a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3708      	adds	r7, #8
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
	...

08003f44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d001      	beq.n	8003f5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	e04f      	b.n	8003ffc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68da      	ldr	r2, [r3, #12]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f042 0201 	orr.w	r2, r2, #1
 8003f72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a23      	ldr	r2, [pc, #140]	; (8004008 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d01d      	beq.n	8003fba <HAL_TIM_Base_Start_IT+0x76>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f86:	d018      	beq.n	8003fba <HAL_TIM_Base_Start_IT+0x76>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a1f      	ldr	r2, [pc, #124]	; (800400c <HAL_TIM_Base_Start_IT+0xc8>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d013      	beq.n	8003fba <HAL_TIM_Base_Start_IT+0x76>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a1e      	ldr	r2, [pc, #120]	; (8004010 <HAL_TIM_Base_Start_IT+0xcc>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d00e      	beq.n	8003fba <HAL_TIM_Base_Start_IT+0x76>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a1c      	ldr	r2, [pc, #112]	; (8004014 <HAL_TIM_Base_Start_IT+0xd0>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d009      	beq.n	8003fba <HAL_TIM_Base_Start_IT+0x76>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a1b      	ldr	r2, [pc, #108]	; (8004018 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d004      	beq.n	8003fba <HAL_TIM_Base_Start_IT+0x76>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a19      	ldr	r2, [pc, #100]	; (800401c <HAL_TIM_Base_Start_IT+0xd8>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d115      	bne.n	8003fe6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	4b17      	ldr	r3, [pc, #92]	; (8004020 <HAL_TIM_Base_Start_IT+0xdc>)
 8003fc2:	4013      	ands	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2b06      	cmp	r3, #6
 8003fca:	d015      	beq.n	8003ff8 <HAL_TIM_Base_Start_IT+0xb4>
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003fd2:	d011      	beq.n	8003ff8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0201 	orr.w	r2, r2, #1
 8003fe2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe4:	e008      	b.n	8003ff8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0201 	orr.w	r2, r2, #1
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	e000      	b.n	8003ffa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3714      	adds	r7, #20
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	40012c00 	.word	0x40012c00
 800400c:	40000400 	.word	0x40000400
 8004010:	40000800 	.word	0x40000800
 8004014:	40000c00 	.word	0x40000c00
 8004018:	40013400 	.word	0x40013400
 800401c:	40014000 	.word	0x40014000
 8004020:	00010007 	.word	0x00010007

08004024 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d101      	bne.n	8004038 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e097      	b.n	8004168 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403e:	b2db      	uxtb	r3, r3
 8004040:	2b00      	cmp	r3, #0
 8004042:	d106      	bne.n	8004052 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7fc fdbb 	bl	8000bc8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2202      	movs	r2, #2
 8004056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	689b      	ldr	r3, [r3, #8]
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	6812      	ldr	r2, [r2, #0]
 8004064:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8004068:	f023 0307 	bic.w	r3, r3, #7
 800406c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	3304      	adds	r3, #4
 8004076:	4619      	mov	r1, r3
 8004078:	4610      	mov	r0, r2
 800407a:	f000 fb15 	bl	80046a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6a1b      	ldr	r3, [r3, #32]
 8004094:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	697a      	ldr	r2, [r7, #20]
 800409c:	4313      	orrs	r3, r2
 800409e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a6:	f023 0303 	bic.w	r3, r3, #3
 80040aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	689a      	ldr	r2, [r3, #8]
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	021b      	lsls	r3, r3, #8
 80040b6:	4313      	orrs	r3, r2
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80040c4:	f023 030c 	bic.w	r3, r3, #12
 80040c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	68da      	ldr	r2, [r3, #12]
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	69db      	ldr	r3, [r3, #28]
 80040de:	021b      	lsls	r3, r3, #8
 80040e0:	4313      	orrs	r3, r2
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	691b      	ldr	r3, [r3, #16]
 80040ec:	011a      	lsls	r2, r3, #4
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	031b      	lsls	r3, r3, #12
 80040f4:	4313      	orrs	r3, r2
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004102:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800410a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685a      	ldr	r2, [r3, #4]
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	011b      	lsls	r3, r3, #4
 8004116:	4313      	orrs	r3, r2
 8004118:	68fa      	ldr	r2, [r7, #12]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	693a      	ldr	r2, [r7, #16]
 800412c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	68fa      	ldr	r2, [r7, #12]
 8004134:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2201      	movs	r2, #1
 800415a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004180:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004188:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004190:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004198:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d110      	bne.n	80041c2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041a0:	7bfb      	ldrb	r3, [r7, #15]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d102      	bne.n	80041ac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80041a6:	7b7b      	ldrb	r3, [r7, #13]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d001      	beq.n	80041b0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e069      	b.n	8004284 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041c0:	e031      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b04      	cmp	r3, #4
 80041c6:	d110      	bne.n	80041ea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c8:	7bbb      	ldrb	r3, [r7, #14]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d102      	bne.n	80041d4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041ce:	7b3b      	ldrb	r3, [r7, #12]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d001      	beq.n	80041d8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e055      	b.n	8004284 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2202      	movs	r2, #2
 80041dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2202      	movs	r2, #2
 80041e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041e8:	e01d      	b.n	8004226 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d108      	bne.n	8004202 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041f0:	7bbb      	ldrb	r3, [r7, #14]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d105      	bne.n	8004202 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041f6:	7b7b      	ldrb	r3, [r7, #13]
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d102      	bne.n	8004202 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041fc:	7b3b      	ldrb	r3, [r7, #12]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d001      	beq.n	8004206 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e03e      	b.n	8004284 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2202      	movs	r2, #2
 800420a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2202      	movs	r2, #2
 8004212:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2202      	movs	r2, #2
 800421a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2202      	movs	r2, #2
 8004222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d003      	beq.n	8004234 <HAL_TIM_Encoder_Start+0xc4>
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	2b04      	cmp	r3, #4
 8004230:	d008      	beq.n	8004244 <HAL_TIM_Encoder_Start+0xd4>
 8004232:	e00f      	b.n	8004254 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2201      	movs	r2, #1
 800423a:	2100      	movs	r1, #0
 800423c:	4618      	mov	r0, r3
 800423e:	f000 fb67 	bl	8004910 <TIM_CCxChannelCmd>
      break;
 8004242:	e016      	b.n	8004272 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2201      	movs	r2, #1
 800424a:	2104      	movs	r1, #4
 800424c:	4618      	mov	r0, r3
 800424e:	f000 fb5f 	bl	8004910 <TIM_CCxChannelCmd>
      break;
 8004252:	e00e      	b.n	8004272 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	2201      	movs	r2, #1
 800425a:	2100      	movs	r1, #0
 800425c:	4618      	mov	r0, r3
 800425e:	f000 fb57 	bl	8004910 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	2201      	movs	r2, #1
 8004268:	2104      	movs	r1, #4
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fb50 	bl	8004910 <TIM_CCxChannelCmd>
      break;
 8004270:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 0201 	orr.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004282:	2300      	movs	r3, #0
}
 8004284:	4618      	mov	r0, r3
 8004286:	3710      	adds	r7, #16
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d122      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	f003 0302 	and.w	r3, r3, #2
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d11b      	bne.n	80042e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f06f 0202 	mvn.w	r2, #2
 80042b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2201      	movs	r2, #1
 80042be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f000 f9cb 	bl	800466a <HAL_TIM_IC_CaptureCallback>
 80042d4:	e005      	b.n	80042e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f000 f9bd 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042dc:	6878      	ldr	r0, [r7, #4]
 80042de:	f000 f9ce 	bl	800467e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	f003 0304 	and.w	r3, r3, #4
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d122      	bne.n	800433c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	f003 0304 	and.w	r3, r3, #4
 8004300:	2b04      	cmp	r3, #4
 8004302:	d11b      	bne.n	800433c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f06f 0204 	mvn.w	r2, #4
 800430c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800431e:	2b00      	cmp	r3, #0
 8004320:	d003      	beq.n	800432a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 f9a1 	bl	800466a <HAL_TIM_IC_CaptureCallback>
 8004328:	e005      	b.n	8004336 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f993 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 f9a4 	bl	800467e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0308 	and.w	r3, r3, #8
 8004346:	2b08      	cmp	r3, #8
 8004348:	d122      	bne.n	8004390 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f003 0308 	and.w	r3, r3, #8
 8004354:	2b08      	cmp	r3, #8
 8004356:	d11b      	bne.n	8004390 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0208 	mvn.w	r2, #8
 8004360:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2204      	movs	r2, #4
 8004366:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f977 	bl	800466a <HAL_TIM_IC_CaptureCallback>
 800437c:	e005      	b.n	800438a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f969 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f97a 	bl	800467e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	691b      	ldr	r3, [r3, #16]
 8004396:	f003 0310 	and.w	r3, r3, #16
 800439a:	2b10      	cmp	r3, #16
 800439c:	d122      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f003 0310 	and.w	r3, r3, #16
 80043a8:	2b10      	cmp	r3, #16
 80043aa:	d11b      	bne.n	80043e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f06f 0210 	mvn.w	r2, #16
 80043b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2208      	movs	r2, #8
 80043ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f000 f94d 	bl	800466a <HAL_TIM_IC_CaptureCallback>
 80043d0:	e005      	b.n	80043de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f000 f93f 	bl	8004656 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d8:	6878      	ldr	r0, [r7, #4]
 80043da:	f000 f950 	bl	800467e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d10e      	bne.n	8004410 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d107      	bne.n	8004410 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f06f 0201 	mvn.w	r2, #1
 8004408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7fc fa30 	bl	8000870 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	691b      	ldr	r3, [r3, #16]
 8004416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800441a:	2b80      	cmp	r3, #128	; 0x80
 800441c:	d10e      	bne.n	800443c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004428:	2b80      	cmp	r3, #128	; 0x80
 800442a:	d107      	bne.n	800443c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004434:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004436:	6878      	ldr	r0, [r7, #4]
 8004438:	f000 fb22 	bl	8004a80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004446:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800444a:	d10e      	bne.n	800446a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004456:	2b80      	cmp	r3, #128	; 0x80
 8004458:	d107      	bne.n	800446a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004464:	6878      	ldr	r0, [r7, #4]
 8004466:	f000 fb15 	bl	8004a94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004474:	2b40      	cmp	r3, #64	; 0x40
 8004476:	d10e      	bne.n	8004496 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004482:	2b40      	cmp	r3, #64	; 0x40
 8004484:	d107      	bne.n	8004496 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800448e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f000 f8fe 	bl	8004692 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b20      	cmp	r3, #32
 80044a2:	d10e      	bne.n	80044c2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	68db      	ldr	r3, [r3, #12]
 80044aa:	f003 0320 	and.w	r3, r3, #32
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	d107      	bne.n	80044c2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f06f 0220 	mvn.w	r2, #32
 80044ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 fad5 	bl	8004a6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044c2:	bf00      	nop
 80044c4:	3708      	adds	r7, #8
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b084      	sub	sp, #16
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
 80044d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d101      	bne.n	80044e2 <HAL_TIM_ConfigClockSource+0x18>
 80044de:	2302      	movs	r3, #2
 80044e0:	e0b5      	b.n	800464e <HAL_TIM_ConfigClockSource+0x184>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2202      	movs	r2, #2
 80044ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004500:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004504:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800450c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68fa      	ldr	r2, [r7, #12]
 8004514:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800451e:	d03e      	beq.n	800459e <HAL_TIM_ConfigClockSource+0xd4>
 8004520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004524:	f200 8087 	bhi.w	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 8004528:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800452c:	f000 8085 	beq.w	800463a <HAL_TIM_ConfigClockSource+0x170>
 8004530:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004534:	d87f      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 8004536:	2b70      	cmp	r3, #112	; 0x70
 8004538:	d01a      	beq.n	8004570 <HAL_TIM_ConfigClockSource+0xa6>
 800453a:	2b70      	cmp	r3, #112	; 0x70
 800453c:	d87b      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 800453e:	2b60      	cmp	r3, #96	; 0x60
 8004540:	d050      	beq.n	80045e4 <HAL_TIM_ConfigClockSource+0x11a>
 8004542:	2b60      	cmp	r3, #96	; 0x60
 8004544:	d877      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 8004546:	2b50      	cmp	r3, #80	; 0x50
 8004548:	d03c      	beq.n	80045c4 <HAL_TIM_ConfigClockSource+0xfa>
 800454a:	2b50      	cmp	r3, #80	; 0x50
 800454c:	d873      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 800454e:	2b40      	cmp	r3, #64	; 0x40
 8004550:	d058      	beq.n	8004604 <HAL_TIM_ConfigClockSource+0x13a>
 8004552:	2b40      	cmp	r3, #64	; 0x40
 8004554:	d86f      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 8004556:	2b30      	cmp	r3, #48	; 0x30
 8004558:	d064      	beq.n	8004624 <HAL_TIM_ConfigClockSource+0x15a>
 800455a:	2b30      	cmp	r3, #48	; 0x30
 800455c:	d86b      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 800455e:	2b20      	cmp	r3, #32
 8004560:	d060      	beq.n	8004624 <HAL_TIM_ConfigClockSource+0x15a>
 8004562:	2b20      	cmp	r3, #32
 8004564:	d867      	bhi.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
 8004566:	2b00      	cmp	r3, #0
 8004568:	d05c      	beq.n	8004624 <HAL_TIM_ConfigClockSource+0x15a>
 800456a:	2b10      	cmp	r3, #16
 800456c:	d05a      	beq.n	8004624 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800456e:	e062      	b.n	8004636 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6818      	ldr	r0, [r3, #0]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6899      	ldr	r1, [r3, #8]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f000 f9a6 	bl	80048d0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004592:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	609a      	str	r2, [r3, #8]
      break;
 800459c:	e04e      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6818      	ldr	r0, [r3, #0]
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	6899      	ldr	r1, [r3, #8]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685a      	ldr	r2, [r3, #4]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	68db      	ldr	r3, [r3, #12]
 80045ae:	f000 f98f 	bl	80048d0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689a      	ldr	r2, [r3, #8]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045c0:	609a      	str	r2, [r3, #8]
      break;
 80045c2:	e03b      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6818      	ldr	r0, [r3, #0]
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	6859      	ldr	r1, [r3, #4]
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	461a      	mov	r2, r3
 80045d2:	f000 f903 	bl	80047dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2150      	movs	r1, #80	; 0x50
 80045dc:	4618      	mov	r0, r3
 80045de:	f000 f95c 	bl	800489a <TIM_ITRx_SetConfig>
      break;
 80045e2:	e02b      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	6859      	ldr	r1, [r3, #4]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	461a      	mov	r2, r3
 80045f2:	f000 f922 	bl	800483a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	2160      	movs	r1, #96	; 0x60
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 f94c 	bl	800489a <TIM_ITRx_SetConfig>
      break;
 8004602:	e01b      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6818      	ldr	r0, [r3, #0]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	6859      	ldr	r1, [r3, #4]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	461a      	mov	r2, r3
 8004612:	f000 f8e3 	bl	80047dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2140      	movs	r1, #64	; 0x40
 800461c:	4618      	mov	r0, r3
 800461e:	f000 f93c 	bl	800489a <TIM_ITRx_SetConfig>
      break;
 8004622:	e00b      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4619      	mov	r1, r3
 800462e:	4610      	mov	r0, r2
 8004630:	f000 f933 	bl	800489a <TIM_ITRx_SetConfig>
        break;
 8004634:	e002      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004636:	bf00      	nop
 8004638:	e000      	b.n	800463c <HAL_TIM_ConfigClockSource+0x172>
      break;
 800463a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004656:	b480      	push	{r7}
 8004658:	b083      	sub	sp, #12
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800465e:	bf00      	nop
 8004660:	370c      	adds	r7, #12
 8004662:	46bd      	mov	sp, r7
 8004664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004668:	4770      	bx	lr

0800466a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800466a:	b480      	push	{r7}
 800466c:	b083      	sub	sp, #12
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004672:	bf00      	nop
 8004674:	370c      	adds	r7, #12
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr

0800467e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800467e:	b480      	push	{r7}
 8004680:	b083      	sub	sp, #12
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004686:	bf00      	nop
 8004688:	370c      	adds	r7, #12
 800468a:	46bd      	mov	sp, r7
 800468c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004690:	4770      	bx	lr

08004692 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004692:	b480      	push	{r7}
 8004694:	b083      	sub	sp, #12
 8004696:	af00      	add	r7, sp, #0
 8004698:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
	...

080046a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a40      	ldr	r2, [pc, #256]	; (80047bc <TIM_Base_SetConfig+0x114>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d013      	beq.n	80046e8 <TIM_Base_SetConfig+0x40>
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c6:	d00f      	beq.n	80046e8 <TIM_Base_SetConfig+0x40>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	4a3d      	ldr	r2, [pc, #244]	; (80047c0 <TIM_Base_SetConfig+0x118>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d00b      	beq.n	80046e8 <TIM_Base_SetConfig+0x40>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a3c      	ldr	r2, [pc, #240]	; (80047c4 <TIM_Base_SetConfig+0x11c>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d007      	beq.n	80046e8 <TIM_Base_SetConfig+0x40>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a3b      	ldr	r2, [pc, #236]	; (80047c8 <TIM_Base_SetConfig+0x120>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d003      	beq.n	80046e8 <TIM_Base_SetConfig+0x40>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a3a      	ldr	r2, [pc, #232]	; (80047cc <TIM_Base_SetConfig+0x124>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d108      	bne.n	80046fa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	685b      	ldr	r3, [r3, #4]
 80046f4:	68fa      	ldr	r2, [r7, #12]
 80046f6:	4313      	orrs	r3, r2
 80046f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a2f      	ldr	r2, [pc, #188]	; (80047bc <TIM_Base_SetConfig+0x114>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d01f      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004708:	d01b      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a2c      	ldr	r2, [pc, #176]	; (80047c0 <TIM_Base_SetConfig+0x118>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d017      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a2b      	ldr	r2, [pc, #172]	; (80047c4 <TIM_Base_SetConfig+0x11c>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d013      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a2a      	ldr	r2, [pc, #168]	; (80047c8 <TIM_Base_SetConfig+0x120>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d00f      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a29      	ldr	r2, [pc, #164]	; (80047cc <TIM_Base_SetConfig+0x124>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d00b      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a28      	ldr	r2, [pc, #160]	; (80047d0 <TIM_Base_SetConfig+0x128>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d007      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a27      	ldr	r2, [pc, #156]	; (80047d4 <TIM_Base_SetConfig+0x12c>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d003      	beq.n	8004742 <TIM_Base_SetConfig+0x9a>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	4a26      	ldr	r2, [pc, #152]	; (80047d8 <TIM_Base_SetConfig+0x130>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d108      	bne.n	8004754 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004748:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	4313      	orrs	r3, r2
 8004752:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	695b      	ldr	r3, [r3, #20]
 800475e:	4313      	orrs	r3, r2
 8004760:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	68fa      	ldr	r2, [r7, #12]
 8004766:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a10      	ldr	r2, [pc, #64]	; (80047bc <TIM_Base_SetConfig+0x114>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d00f      	beq.n	80047a0 <TIM_Base_SetConfig+0xf8>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4a12      	ldr	r2, [pc, #72]	; (80047cc <TIM_Base_SetConfig+0x124>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d00b      	beq.n	80047a0 <TIM_Base_SetConfig+0xf8>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a11      	ldr	r2, [pc, #68]	; (80047d0 <TIM_Base_SetConfig+0x128>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d007      	beq.n	80047a0 <TIM_Base_SetConfig+0xf8>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	4a10      	ldr	r2, [pc, #64]	; (80047d4 <TIM_Base_SetConfig+0x12c>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d003      	beq.n	80047a0 <TIM_Base_SetConfig+0xf8>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	4a0f      	ldr	r2, [pc, #60]	; (80047d8 <TIM_Base_SetConfig+0x130>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d103      	bne.n	80047a8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	691a      	ldr	r2, [r3, #16]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	615a      	str	r2, [r3, #20]
}
 80047ae:	bf00      	nop
 80047b0:	3714      	adds	r7, #20
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr
 80047ba:	bf00      	nop
 80047bc:	40012c00 	.word	0x40012c00
 80047c0:	40000400 	.word	0x40000400
 80047c4:	40000800 	.word	0x40000800
 80047c8:	40000c00 	.word	0x40000c00
 80047cc:	40013400 	.word	0x40013400
 80047d0:	40014000 	.word	0x40014000
 80047d4:	40014400 	.word	0x40014400
 80047d8:	40014800 	.word	0x40014800

080047dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047dc:	b480      	push	{r7}
 80047de:	b087      	sub	sp, #28
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	60f8      	str	r0, [r7, #12]
 80047e4:	60b9      	str	r1, [r7, #8]
 80047e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	6a1b      	ldr	r3, [r3, #32]
 80047ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
 80047f2:	f023 0201 	bic.w	r2, r3, #1
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	699b      	ldr	r3, [r3, #24]
 80047fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004806:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	011b      	lsls	r3, r3, #4
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	4313      	orrs	r3, r2
 8004810:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f023 030a 	bic.w	r3, r3, #10
 8004818:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	4313      	orrs	r3, r2
 8004820:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	693a      	ldr	r2, [r7, #16]
 8004826:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	697a      	ldr	r2, [r7, #20]
 800482c:	621a      	str	r2, [r3, #32]
}
 800482e:	bf00      	nop
 8004830:	371c      	adds	r7, #28
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr

0800483a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800483a:	b480      	push	{r7}
 800483c:	b087      	sub	sp, #28
 800483e:	af00      	add	r7, sp, #0
 8004840:	60f8      	str	r0, [r7, #12]
 8004842:	60b9      	str	r1, [r7, #8]
 8004844:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	f023 0210 	bic.w	r2, r3, #16
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6a1b      	ldr	r3, [r3, #32]
 800485c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004864:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	031b      	lsls	r3, r3, #12
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	4313      	orrs	r3, r2
 800486e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004876:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	011b      	lsls	r3, r3, #4
 800487c:	693a      	ldr	r2, [r7, #16]
 800487e:	4313      	orrs	r3, r2
 8004880:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	693a      	ldr	r2, [r7, #16]
 800488c:	621a      	str	r2, [r3, #32]
}
 800488e:	bf00      	nop
 8004890:	371c      	adds	r7, #28
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800489a:	b480      	push	{r7}
 800489c:	b085      	sub	sp, #20
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
 80048a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	4313      	orrs	r3, r2
 80048b8:	f043 0307 	orr.w	r3, r3, #7
 80048bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	609a      	str	r2, [r3, #8]
}
 80048c4:	bf00      	nop
 80048c6:	3714      	adds	r7, #20
 80048c8:	46bd      	mov	sp, r7
 80048ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ce:	4770      	bx	lr

080048d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b087      	sub	sp, #28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	689b      	ldr	r3, [r3, #8]
 80048e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	021a      	lsls	r2, r3, #8
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	431a      	orrs	r2, r3
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	697a      	ldr	r2, [r7, #20]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	609a      	str	r2, [r3, #8]
}
 8004904:	bf00      	nop
 8004906:	371c      	adds	r7, #28
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr

08004910 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800491c:	68bb      	ldr	r3, [r7, #8]
 800491e:	f003 031f 	and.w	r3, r3, #31
 8004922:	2201      	movs	r2, #1
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a1a      	ldr	r2, [r3, #32]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	43db      	mvns	r3, r3
 8004932:	401a      	ands	r2, r3
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6a1a      	ldr	r2, [r3, #32]
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	f003 031f 	and.w	r3, r3, #31
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	fa01 f303 	lsl.w	r3, r1, r3
 8004948:	431a      	orrs	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	621a      	str	r2, [r3, #32]
}
 800494e:	bf00      	nop
 8004950:	371c      	adds	r7, #28
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
	...

0800495c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004970:	2302      	movs	r3, #2
 8004972:	e068      	b.n	8004a46 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2202      	movs	r2, #2
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a2e      	ldr	r2, [pc, #184]	; (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d004      	beq.n	80049a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a2d      	ldr	r2, [pc, #180]	; (8004a58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d108      	bne.n	80049ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80049ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	68fa      	ldr	r2, [r7, #12]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68fa      	ldr	r2, [r7, #12]
 80049d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a1e      	ldr	r2, [pc, #120]	; (8004a54 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d01d      	beq.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e6:	d018      	beq.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a1b      	ldr	r2, [pc, #108]	; (8004a5c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d013      	beq.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a1a      	ldr	r2, [pc, #104]	; (8004a60 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d00e      	beq.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a18      	ldr	r2, [pc, #96]	; (8004a64 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d009      	beq.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4a13      	ldr	r2, [pc, #76]	; (8004a58 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d004      	beq.n	8004a1a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a14      	ldr	r2, [pc, #80]	; (8004a68 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d10c      	bne.n	8004a34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	68ba      	ldr	r2, [r7, #8]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2201      	movs	r2, #1
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a44:	2300      	movs	r3, #0
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3714      	adds	r7, #20
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	40012c00 	.word	0x40012c00
 8004a58:	40013400 	.word	0x40013400
 8004a5c:	40000400 	.word	0x40000400
 8004a60:	40000800 	.word	0x40000800
 8004a64:	40000c00 	.word	0x40000c00
 8004a68:	40014000 	.word	0x40014000

08004a6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a80:	b480      	push	{r7}
 8004a82:	b083      	sub	sp, #12
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a88:	bf00      	nop
 8004a8a:	370c      	adds	r7, #12
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr

08004a94 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a9c:	bf00      	nop
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004aa8:	b084      	sub	sp, #16
 8004aaa:	b580      	push	{r7, lr}
 8004aac:	b084      	sub	sp, #16
 8004aae:	af00      	add	r7, sp, #0
 8004ab0:	6078      	str	r0, [r7, #4]
 8004ab2:	f107 001c 	add.w	r0, r7, #28
 8004ab6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	68db      	ldr	r3, [r3, #12]
 8004abe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f001 f9ce 	bl	8005e68 <USB_CoreReset>
 8004acc:	4603      	mov	r3, r0
 8004ace:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004ad0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ada:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	639a      	str	r2, [r3, #56]	; 0x38
 8004ae2:	e005      	b.n	8004af0 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8004af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3710      	adds	r7, #16
 8004af6:	46bd      	mov	sp, r7
 8004af8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004afc:	b004      	add	sp, #16
 8004afe:	4770      	bx	lr

08004b00 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b087      	sub	sp, #28
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	60f8      	str	r0, [r7, #12]
 8004b08:	60b9      	str	r1, [r7, #8]
 8004b0a:	4613      	mov	r3, r2
 8004b0c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004b0e:	79fb      	ldrb	r3, [r7, #7]
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d165      	bne.n	8004be0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	4a3e      	ldr	r2, [pc, #248]	; (8004c10 <USB_SetTurnaroundTime+0x110>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d906      	bls.n	8004b2a <USB_SetTurnaroundTime+0x2a>
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	4a3d      	ldr	r2, [pc, #244]	; (8004c14 <USB_SetTurnaroundTime+0x114>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d202      	bcs.n	8004b2a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004b24:	230f      	movs	r3, #15
 8004b26:	617b      	str	r3, [r7, #20]
 8004b28:	e05c      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	4a39      	ldr	r2, [pc, #228]	; (8004c14 <USB_SetTurnaroundTime+0x114>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d306      	bcc.n	8004b40 <USB_SetTurnaroundTime+0x40>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	4a38      	ldr	r2, [pc, #224]	; (8004c18 <USB_SetTurnaroundTime+0x118>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d202      	bcs.n	8004b40 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004b3a:	230e      	movs	r3, #14
 8004b3c:	617b      	str	r3, [r7, #20]
 8004b3e:	e051      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	4a35      	ldr	r2, [pc, #212]	; (8004c18 <USB_SetTurnaroundTime+0x118>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d306      	bcc.n	8004b56 <USB_SetTurnaroundTime+0x56>
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	4a34      	ldr	r2, [pc, #208]	; (8004c1c <USB_SetTurnaroundTime+0x11c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d202      	bcs.n	8004b56 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004b50:	230d      	movs	r3, #13
 8004b52:	617b      	str	r3, [r7, #20]
 8004b54:	e046      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	4a30      	ldr	r2, [pc, #192]	; (8004c1c <USB_SetTurnaroundTime+0x11c>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d306      	bcc.n	8004b6c <USB_SetTurnaroundTime+0x6c>
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	4a2f      	ldr	r2, [pc, #188]	; (8004c20 <USB_SetTurnaroundTime+0x120>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d802      	bhi.n	8004b6c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004b66:	230c      	movs	r3, #12
 8004b68:	617b      	str	r3, [r7, #20]
 8004b6a:	e03b      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	4a2c      	ldr	r2, [pc, #176]	; (8004c20 <USB_SetTurnaroundTime+0x120>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d906      	bls.n	8004b82 <USB_SetTurnaroundTime+0x82>
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	4a2b      	ldr	r2, [pc, #172]	; (8004c24 <USB_SetTurnaroundTime+0x124>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d802      	bhi.n	8004b82 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004b7c:	230b      	movs	r3, #11
 8004b7e:	617b      	str	r3, [r7, #20]
 8004b80:	e030      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	4a27      	ldr	r2, [pc, #156]	; (8004c24 <USB_SetTurnaroundTime+0x124>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d906      	bls.n	8004b98 <USB_SetTurnaroundTime+0x98>
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	4a26      	ldr	r2, [pc, #152]	; (8004c28 <USB_SetTurnaroundTime+0x128>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d802      	bhi.n	8004b98 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004b92:	230a      	movs	r3, #10
 8004b94:	617b      	str	r3, [r7, #20]
 8004b96:	e025      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	4a23      	ldr	r2, [pc, #140]	; (8004c28 <USB_SetTurnaroundTime+0x128>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d906      	bls.n	8004bae <USB_SetTurnaroundTime+0xae>
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	4a22      	ldr	r2, [pc, #136]	; (8004c2c <USB_SetTurnaroundTime+0x12c>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d202      	bcs.n	8004bae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004ba8:	2309      	movs	r3, #9
 8004baa:	617b      	str	r3, [r7, #20]
 8004bac:	e01a      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	4a1e      	ldr	r2, [pc, #120]	; (8004c2c <USB_SetTurnaroundTime+0x12c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d306      	bcc.n	8004bc4 <USB_SetTurnaroundTime+0xc4>
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	4a1d      	ldr	r2, [pc, #116]	; (8004c30 <USB_SetTurnaroundTime+0x130>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d802      	bhi.n	8004bc4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004bbe:	2308      	movs	r3, #8
 8004bc0:	617b      	str	r3, [r7, #20]
 8004bc2:	e00f      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	4a1a      	ldr	r2, [pc, #104]	; (8004c30 <USB_SetTurnaroundTime+0x130>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d906      	bls.n	8004bda <USB_SetTurnaroundTime+0xda>
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	4a19      	ldr	r2, [pc, #100]	; (8004c34 <USB_SetTurnaroundTime+0x134>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d202      	bcs.n	8004bda <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004bd4:	2307      	movs	r3, #7
 8004bd6:	617b      	str	r3, [r7, #20]
 8004bd8:	e004      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004bda:	2306      	movs	r3, #6
 8004bdc:	617b      	str	r3, [r7, #20]
 8004bde:	e001      	b.n	8004be4 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004be0:	2309      	movs	r3, #9
 8004be2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	68da      	ldr	r2, [r3, #12]
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	029b      	lsls	r3, r3, #10
 8004bf8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c02:	2300      	movs	r3, #0
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	371c      	adds	r7, #28
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0e:	4770      	bx	lr
 8004c10:	00d8acbf 	.word	0x00d8acbf
 8004c14:	00e4e1c0 	.word	0x00e4e1c0
 8004c18:	00f42400 	.word	0x00f42400
 8004c1c:	01067380 	.word	0x01067380
 8004c20:	011a499f 	.word	0x011a499f
 8004c24:	01312cff 	.word	0x01312cff
 8004c28:	014ca43f 	.word	0x014ca43f
 8004c2c:	016e3600 	.word	0x016e3600
 8004c30:	01a6ab1f 	.word	0x01a6ab1f
 8004c34:	01e84800 	.word	0x01e84800

08004c38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	f043 0201 	orr.w	r2, r3, #1
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	370c      	adds	r7, #12
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr

08004c5a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004c5a:	b480      	push	{r7}
 8004c5c:	b083      	sub	sp, #12
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	689b      	ldr	r3, [r3, #8]
 8004c66:	f023 0201 	bic.w	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004c6e:	2300      	movs	r3, #0
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7a:	4770      	bx	lr

08004c7c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b082      	sub	sp, #8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	460b      	mov	r3, r1
 8004c86:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	68db      	ldr	r3, [r3, #12]
 8004c8c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d106      	bne.n	8004ca8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	60da      	str	r2, [r3, #12]
 8004ca6:	e00b      	b.n	8004cc0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004ca8:	78fb      	ldrb	r3, [r7, #3]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d106      	bne.n	8004cbc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	60da      	str	r2, [r3, #12]
 8004cba:	e001      	b.n	8004cc0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e003      	b.n	8004cc8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004cc0:	2032      	movs	r0, #50	; 0x32
 8004cc2:	f7fc f9f5 	bl	80010b0 <HAL_Delay>

  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}

08004cd0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b086      	sub	sp, #24
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
 8004cda:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004cde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004cea:	2300      	movs	r3, #0
 8004cec:	613b      	str	r3, [r7, #16]
 8004cee:	e009      	b.n	8004d04 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	3340      	adds	r3, #64	; 0x40
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	4413      	add	r3, r2
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	3301      	adds	r3, #1
 8004d02:	613b      	str	r3, [r7, #16]
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	2b0e      	cmp	r3, #14
 8004d08:	d9f2      	bls.n	8004cf0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004d0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d11c      	bne.n	8004d4a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	68fa      	ldr	r2, [r7, #12]
 8004d1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d1e:	f043 0302 	orr.w	r3, r3, #2
 8004d22:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d28:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	601a      	str	r2, [r3, #0]
 8004d48:	e005      	b.n	8004d56 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	2300      	movs	r3, #0
 8004d60:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d68:	4619      	mov	r1, r3
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d70:	461a      	mov	r2, r3
 8004d72:	680b      	ldr	r3, [r1, #0]
 8004d74:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004d76:	2103      	movs	r1, #3
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f000 f93d 	bl	8004ff8 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d7e:	2110      	movs	r1, #16
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f8f1 	bl	8004f68 <USB_FlushTxFifo>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d001      	beq.n	8004d90 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f90f 	bl	8004fb4 <USB_FlushRxFifo>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da6:	461a      	mov	r2, r3
 8004da8:	2300      	movs	r3, #0
 8004daa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004db2:	461a      	mov	r2, r3
 8004db4:	2300      	movs	r3, #0
 8004db6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dbe:	461a      	mov	r2, r3
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	613b      	str	r3, [r7, #16]
 8004dc8:	e043      	b.n	8004e52 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004de0:	d118      	bne.n	8004e14 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8004de2:	693b      	ldr	r3, [r7, #16]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d10a      	bne.n	8004dfe <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	015a      	lsls	r2, r3, #5
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	4413      	add	r3, r2
 8004df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004df4:	461a      	mov	r2, r3
 8004df6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004dfa:	6013      	str	r3, [r2, #0]
 8004dfc:	e013      	b.n	8004e26 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004dfe:	693b      	ldr	r3, [r7, #16]
 8004e00:	015a      	lsls	r2, r3, #5
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	4413      	add	r3, r2
 8004e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004e10:	6013      	str	r3, [r2, #0]
 8004e12:	e008      	b.n	8004e26 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004e14:	693b      	ldr	r3, [r7, #16]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e20:	461a      	mov	r2, r3
 8004e22:	2300      	movs	r3, #0
 8004e24:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	015a      	lsls	r2, r3, #5
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e32:	461a      	mov	r2, r3
 8004e34:	2300      	movs	r3, #0
 8004e36:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004e38:	693b      	ldr	r3, [r7, #16]
 8004e3a:	015a      	lsls	r2, r3, #5
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4413      	add	r3, r2
 8004e40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e44:	461a      	mov	r2, r3
 8004e46:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004e4a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	3301      	adds	r3, #1
 8004e50:	613b      	str	r3, [r7, #16]
 8004e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d3b7      	bcc.n	8004dca <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	613b      	str	r3, [r7, #16]
 8004e5e:	e043      	b.n	8004ee8 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	015a      	lsls	r2, r3, #5
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e76:	d118      	bne.n	8004eaa <USB_DevInit+0x1da>
    {
      if (i == 0U)
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d10a      	bne.n	8004e94 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	015a      	lsls	r2, r3, #5
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4413      	add	r3, r2
 8004e86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004e90:	6013      	str	r3, [r2, #0]
 8004e92:	e013      	b.n	8004ebc <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	015a      	lsls	r2, r3, #5
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	4413      	add	r3, r2
 8004e9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ea0:	461a      	mov	r2, r3
 8004ea2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004ea6:	6013      	str	r3, [r2, #0]
 8004ea8:	e008      	b.n	8004ebc <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	015a      	lsls	r2, r3, #5
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb6:	461a      	mov	r2, r3
 8004eb8:	2300      	movs	r3, #0
 8004eba:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	015a      	lsls	r2, r3, #5
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ec8:	461a      	mov	r2, r3
 8004eca:	2300      	movs	r3, #0
 8004ecc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	015a      	lsls	r2, r3, #5
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eda:	461a      	mov	r2, r3
 8004edc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ee0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ee2:	693b      	ldr	r3, [r7, #16]
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	613b      	str	r3, [r7, #16]
 8004ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d3b7      	bcc.n	8004e60 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ef6:	691b      	ldr	r3, [r3, #16]
 8004ef8:	68fa      	ldr	r2, [r7, #12]
 8004efa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004efe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f02:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004f10:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	f043 0210 	orr.w	r2, r3, #16
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	699a      	ldr	r2, [r3, #24]
 8004f22:	4b10      	ldr	r3, [pc, #64]	; (8004f64 <USB_DevInit+0x294>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004f2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d005      	beq.n	8004f3c <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	f043 0208 	orr.w	r2, r3, #8
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004f3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d107      	bne.n	8004f52 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	699b      	ldr	r3, [r3, #24]
 8004f46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004f4a:	f043 0304 	orr.w	r3, r3, #4
 8004f4e:	687a      	ldr	r2, [r7, #4]
 8004f50:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3718      	adds	r7, #24
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f5e:	b004      	add	sp, #16
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	803c3800 	.word	0x803c3800

08004f68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	019b      	lsls	r3, r3, #6
 8004f7a:	f043 0220 	orr.w	r2, r3, #32
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	3301      	adds	r3, #1
 8004f86:	60fb      	str	r3, [r7, #12]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	4a09      	ldr	r2, [pc, #36]	; (8004fb0 <USB_FlushTxFifo+0x48>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d901      	bls.n	8004f94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004f90:	2303      	movs	r3, #3
 8004f92:	e006      	b.n	8004fa2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	f003 0320 	and.w	r3, r3, #32
 8004f9c:	2b20      	cmp	r3, #32
 8004f9e:	d0f0      	beq.n	8004f82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004fa0:	2300      	movs	r3, #0
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3714      	adds	r7, #20
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	00030d40 	.word	0x00030d40

08004fb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b085      	sub	sp, #20
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2210      	movs	r2, #16
 8004fc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	60fb      	str	r3, [r7, #12]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	4a09      	ldr	r2, [pc, #36]	; (8004ff4 <USB_FlushRxFifo+0x40>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d901      	bls.n	8004fd8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e006      	b.n	8004fe6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	f003 0310 	and.w	r3, r3, #16
 8004fe0:	2b10      	cmp	r3, #16
 8004fe2:	d0f0      	beq.n	8004fc6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	00030d40 	.word	0x00030d40

08004ff8 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	78fb      	ldrb	r3, [r7, #3]
 8005012:	68f9      	ldr	r1, [r7, #12]
 8005014:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005018:	4313      	orrs	r3, r2
 800501a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr

0800502a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800502a:	b480      	push	{r7}
 800502c:	b087      	sub	sp, #28
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f003 0306 	and.w	r3, r3, #6
 8005042:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2b02      	cmp	r3, #2
 8005048:	d002      	beq.n	8005050 <USB_GetDevSpeed+0x26>
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2b06      	cmp	r3, #6
 800504e:	d102      	bne.n	8005056 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005050:	2302      	movs	r3, #2
 8005052:	75fb      	strb	r3, [r7, #23]
 8005054:	e001      	b.n	800505a <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8005056:	230f      	movs	r3, #15
 8005058:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800505a:	7dfb      	ldrb	r3, [r7, #23]
}
 800505c:	4618      	mov	r0, r3
 800505e:	371c      	adds	r7, #28
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr

08005068 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005068:	b480      	push	{r7}
 800506a:	b085      	sub	sp, #20
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	781b      	ldrb	r3, [r3, #0]
 800507a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	785b      	ldrb	r3, [r3, #1]
 8005080:	2b01      	cmp	r3, #1
 8005082:	d13a      	bne.n	80050fa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800508a:	69da      	ldr	r2, [r3, #28]
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	f003 030f 	and.w	r3, r3, #15
 8005094:	2101      	movs	r1, #1
 8005096:	fa01 f303 	lsl.w	r3, r1, r3
 800509a:	b29b      	uxth	r3, r3
 800509c:	68f9      	ldr	r1, [r7, #12]
 800509e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80050a2:	4313      	orrs	r3, r2
 80050a4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	015a      	lsls	r2, r3, #5
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	4413      	add	r3, r2
 80050ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d155      	bne.n	8005168 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	015a      	lsls	r2, r3, #5
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4413      	add	r3, r2
 80050c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	78db      	ldrb	r3, [r3, #3]
 80050d6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050d8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	059b      	lsls	r3, r3, #22
 80050de:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80050e0:	4313      	orrs	r3, r2
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	0151      	lsls	r1, r2, #5
 80050e6:	68fa      	ldr	r2, [r7, #12]
 80050e8:	440a      	add	r2, r1
 80050ea:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80050ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050f6:	6013      	str	r3, [r2, #0]
 80050f8:	e036      	b.n	8005168 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005100:	69da      	ldr	r2, [r3, #28]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	781b      	ldrb	r3, [r3, #0]
 8005106:	f003 030f 	and.w	r3, r3, #15
 800510a:	2101      	movs	r1, #1
 800510c:	fa01 f303 	lsl.w	r3, r1, r3
 8005110:	041b      	lsls	r3, r3, #16
 8005112:	68f9      	ldr	r1, [r7, #12]
 8005114:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005118:	4313      	orrs	r3, r2
 800511a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	015a      	lsls	r2, r3, #5
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4413      	add	r3, r2
 8005124:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d11a      	bne.n	8005168 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	015a      	lsls	r2, r3, #5
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	4413      	add	r3, r2
 800513a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	78db      	ldrb	r3, [r3, #3]
 800514c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800514e:	430b      	orrs	r3, r1
 8005150:	4313      	orrs	r3, r2
 8005152:	68ba      	ldr	r2, [r7, #8]
 8005154:	0151      	lsls	r1, r2, #5
 8005156:	68fa      	ldr	r2, [r7, #12]
 8005158:	440a      	add	r2, r1
 800515a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800515e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005162:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005166:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
	...

08005178 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005178:	b480      	push	{r7}
 800517a:	b085      	sub	sp, #20
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
 8005180:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	785b      	ldrb	r3, [r3, #1]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d161      	bne.n	8005258 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	015a      	lsls	r2, r3, #5
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	4413      	add	r3, r2
 800519c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051aa:	d11f      	bne.n	80051ec <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	015a      	lsls	r2, r3, #5
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	4413      	add	r3, r2
 80051b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	0151      	lsls	r1, r2, #5
 80051be:	68fa      	ldr	r2, [r7, #12]
 80051c0:	440a      	add	r2, r1
 80051c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051c6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80051ca:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	015a      	lsls	r2, r3, #5
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68ba      	ldr	r2, [r7, #8]
 80051dc:	0151      	lsls	r1, r2, #5
 80051de:	68fa      	ldr	r2, [r7, #12]
 80051e0:	440a      	add	r2, r1
 80051e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80051e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051ea:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	f003 030f 	and.w	r3, r3, #15
 80051fc:	2101      	movs	r1, #1
 80051fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005202:	b29b      	uxth	r3, r3
 8005204:	43db      	mvns	r3, r3
 8005206:	68f9      	ldr	r1, [r7, #12]
 8005208:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800520c:	4013      	ands	r3, r2
 800520e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005216:	69da      	ldr	r2, [r3, #28]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	781b      	ldrb	r3, [r3, #0]
 800521c:	f003 030f 	and.w	r3, r3, #15
 8005220:	2101      	movs	r1, #1
 8005222:	fa01 f303 	lsl.w	r3, r1, r3
 8005226:	b29b      	uxth	r3, r3
 8005228:	43db      	mvns	r3, r3
 800522a:	68f9      	ldr	r1, [r7, #12]
 800522c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005230:	4013      	ands	r3, r2
 8005232:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005234:	68bb      	ldr	r3, [r7, #8]
 8005236:	015a      	lsls	r2, r3, #5
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	4413      	add	r3, r2
 800523c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	0159      	lsls	r1, r3, #5
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	440b      	add	r3, r1
 800524a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800524e:	4619      	mov	r1, r3
 8005250:	4b35      	ldr	r3, [pc, #212]	; (8005328 <USB_DeactivateEndpoint+0x1b0>)
 8005252:	4013      	ands	r3, r2
 8005254:	600b      	str	r3, [r1, #0]
 8005256:	e060      	b.n	800531a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	4413      	add	r3, r2
 8005260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800526a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800526e:	d11f      	bne.n	80052b0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	015a      	lsls	r2, r3, #5
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	4413      	add	r3, r2
 8005278:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	68ba      	ldr	r2, [r7, #8]
 8005280:	0151      	lsls	r1, r2, #5
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	440a      	add	r2, r1
 8005286:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800528a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800528e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	015a      	lsls	r2, r3, #5
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	4413      	add	r3, r2
 8005298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68ba      	ldr	r2, [r7, #8]
 80052a0:	0151      	lsls	r1, r2, #5
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	440a      	add	r2, r1
 80052a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80052aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052ae:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	f003 030f 	and.w	r3, r3, #15
 80052c0:	2101      	movs	r1, #1
 80052c2:	fa01 f303 	lsl.w	r3, r1, r3
 80052c6:	041b      	lsls	r3, r3, #16
 80052c8:	43db      	mvns	r3, r3
 80052ca:	68f9      	ldr	r1, [r7, #12]
 80052cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80052d0:	4013      	ands	r3, r2
 80052d2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80052da:	69da      	ldr	r2, [r3, #28]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	f003 030f 	and.w	r3, r3, #15
 80052e4:	2101      	movs	r1, #1
 80052e6:	fa01 f303 	lsl.w	r3, r1, r3
 80052ea:	041b      	lsls	r3, r3, #16
 80052ec:	43db      	mvns	r3, r3
 80052ee:	68f9      	ldr	r1, [r7, #12]
 80052f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80052f4:	4013      	ands	r3, r2
 80052f6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	015a      	lsls	r2, r3, #5
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	4413      	add	r3, r2
 8005300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	0159      	lsls	r1, r3, #5
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	440b      	add	r3, r1
 800530e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005312:	4619      	mov	r1, r3
 8005314:	4b05      	ldr	r3, [pc, #20]	; (800532c <USB_DeactivateEndpoint+0x1b4>)
 8005316:	4013      	ands	r3, r2
 8005318:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3714      	adds	r7, #20
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	ec337800 	.word	0xec337800
 800532c:	eff37800 	.word	0xeff37800

08005330 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b086      	sub	sp, #24
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	785b      	ldrb	r3, [r3, #1]
 8005348:	2b01      	cmp	r3, #1
 800534a:	f040 810a 	bne.w	8005562 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d132      	bne.n	80053bc <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	015a      	lsls	r2, r3, #5
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	4413      	add	r3, r2
 800535e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	0151      	lsls	r1, r2, #5
 8005368:	697a      	ldr	r2, [r7, #20]
 800536a:	440a      	add	r2, r1
 800536c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005370:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005374:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005378:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	4413      	add	r3, r2
 8005382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	0151      	lsls	r1, r2, #5
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	440a      	add	r2, r1
 8005390:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005394:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005398:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	015a      	lsls	r2, r3, #5
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	4413      	add	r3, r2
 80053a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053a6:	691b      	ldr	r3, [r3, #16]
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	0151      	lsls	r1, r2, #5
 80053ac:	697a      	ldr	r2, [r7, #20]
 80053ae:	440a      	add	r2, r1
 80053b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053b4:	0cdb      	lsrs	r3, r3, #19
 80053b6:	04db      	lsls	r3, r3, #19
 80053b8:	6113      	str	r3, [r2, #16]
 80053ba:	e074      	b.n	80054a6 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	015a      	lsls	r2, r3, #5
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	4413      	add	r3, r2
 80053c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	693a      	ldr	r2, [r7, #16]
 80053cc:	0151      	lsls	r1, r2, #5
 80053ce:	697a      	ldr	r2, [r7, #20]
 80053d0:	440a      	add	r2, r1
 80053d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053d6:	0cdb      	lsrs	r3, r3, #19
 80053d8:	04db      	lsls	r3, r3, #19
 80053da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	015a      	lsls	r2, r3, #5
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	4413      	add	r3, r2
 80053e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	0151      	lsls	r1, r2, #5
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	440a      	add	r2, r1
 80053f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80053f6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80053fa:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80053fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	015a      	lsls	r2, r3, #5
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	4413      	add	r3, r2
 8005408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800540c:	691a      	ldr	r2, [r3, #16]
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6959      	ldr	r1, [r3, #20]
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	440b      	add	r3, r1
 8005418:	1e59      	subs	r1, r3, #1
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005422:	04d9      	lsls	r1, r3, #19
 8005424:	4baf      	ldr	r3, [pc, #700]	; (80056e4 <USB_EPStartXfer+0x3b4>)
 8005426:	400b      	ands	r3, r1
 8005428:	6939      	ldr	r1, [r7, #16]
 800542a:	0148      	lsls	r0, r1, #5
 800542c:	6979      	ldr	r1, [r7, #20]
 800542e:	4401      	add	r1, r0
 8005430:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005434:	4313      	orrs	r3, r2
 8005436:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	4413      	add	r3, r2
 8005440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	695b      	ldr	r3, [r3, #20]
 800544a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800544e:	6939      	ldr	r1, [r7, #16]
 8005450:	0148      	lsls	r0, r1, #5
 8005452:	6979      	ldr	r1, [r7, #20]
 8005454:	4401      	add	r1, r0
 8005456:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800545a:	4313      	orrs	r3, r2
 800545c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	78db      	ldrb	r3, [r3, #3]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d11f      	bne.n	80054a6 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	015a      	lsls	r2, r3, #5
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	4413      	add	r3, r2
 800546e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005472:	691b      	ldr	r3, [r3, #16]
 8005474:	693a      	ldr	r2, [r7, #16]
 8005476:	0151      	lsls	r1, r2, #5
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	440a      	add	r2, r1
 800547c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005480:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005484:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	015a      	lsls	r2, r3, #5
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	4413      	add	r3, r2
 800548e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005492:	691b      	ldr	r3, [r3, #16]
 8005494:	693a      	ldr	r2, [r7, #16]
 8005496:	0151      	lsls	r1, r2, #5
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	440a      	add	r2, r1
 800549c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054a0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80054a4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	015a      	lsls	r2, r3, #5
 80054aa:	697b      	ldr	r3, [r7, #20]
 80054ac:	4413      	add	r3, r2
 80054ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	0151      	lsls	r1, r2, #5
 80054b8:	697a      	ldr	r2, [r7, #20]
 80054ba:	440a      	add	r2, r1
 80054bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80054c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80054c4:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80054c6:	683b      	ldr	r3, [r7, #0]
 80054c8:	78db      	ldrb	r3, [r3, #3]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d015      	beq.n	80054fa <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	695b      	ldr	r3, [r3, #20]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f000 8100 	beq.w	80056d8 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	f003 030f 	and.w	r3, r3, #15
 80054e8:	2101      	movs	r1, #1
 80054ea:	fa01 f303 	lsl.w	r3, r1, r3
 80054ee:	6979      	ldr	r1, [r7, #20]
 80054f0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80054f4:	4313      	orrs	r3, r2
 80054f6:	634b      	str	r3, [r1, #52]	; 0x34
 80054f8:	e0ee      	b.n	80056d8 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005506:	2b00      	cmp	r3, #0
 8005508:	d110      	bne.n	800552c <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	015a      	lsls	r2, r3, #5
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	4413      	add	r3, r2
 8005512:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	693a      	ldr	r2, [r7, #16]
 800551a:	0151      	lsls	r1, r2, #5
 800551c:	697a      	ldr	r2, [r7, #20]
 800551e:	440a      	add	r2, r1
 8005520:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005524:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005528:	6013      	str	r3, [r2, #0]
 800552a:	e00f      	b.n	800554c <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	015a      	lsls	r2, r3, #5
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	4413      	add	r3, r2
 8005534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	693a      	ldr	r2, [r7, #16]
 800553c:	0151      	lsls	r1, r2, #5
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	440a      	add	r2, r1
 8005542:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800554a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	68d9      	ldr	r1, [r3, #12]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	781a      	ldrb	r2, [r3, #0]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	695b      	ldr	r3, [r3, #20]
 8005558:	b29b      	uxth	r3, r3
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f9e2 	bl	8005924 <USB_WritePacket>
 8005560:	e0ba      	b.n	80056d8 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	015a      	lsls	r2, r3, #5
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	4413      	add	r3, r2
 800556a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	693a      	ldr	r2, [r7, #16]
 8005572:	0151      	lsls	r1, r2, #5
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	440a      	add	r2, r1
 8005578:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800557c:	0cdb      	lsrs	r3, r3, #19
 800557e:	04db      	lsls	r3, r3, #19
 8005580:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	015a      	lsls	r2, r3, #5
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	4413      	add	r3, r2
 800558a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800558e:	691b      	ldr	r3, [r3, #16]
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	0151      	lsls	r1, r2, #5
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	440a      	add	r2, r1
 8005598:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800559c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80055a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80055a4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d123      	bne.n	80055f6 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80055ae:	693b      	ldr	r3, [r7, #16]
 80055b0:	015a      	lsls	r2, r3, #5
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	4413      	add	r3, r2
 80055b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055ba:	691a      	ldr	r2, [r3, #16]
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055c4:	6939      	ldr	r1, [r7, #16]
 80055c6:	0148      	lsls	r0, r1, #5
 80055c8:	6979      	ldr	r1, [r7, #20]
 80055ca:	4401      	add	r1, r0
 80055cc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80055d0:	4313      	orrs	r3, r2
 80055d2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	015a      	lsls	r2, r3, #5
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	4413      	add	r3, r2
 80055dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	693a      	ldr	r2, [r7, #16]
 80055e4:	0151      	lsls	r1, r2, #5
 80055e6:	697a      	ldr	r2, [r7, #20]
 80055e8:	440a      	add	r2, r1
 80055ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80055ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80055f2:	6113      	str	r3, [r2, #16]
 80055f4:	e033      	b.n	800565e <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	695a      	ldr	r2, [r3, #20]
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	4413      	add	r3, r2
 8005600:	1e5a      	subs	r2, r3, #1
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	fbb2 f3f3 	udiv	r3, r2, r3
 800560a:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	4413      	add	r3, r2
 8005614:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	89fb      	ldrh	r3, [r7, #14]
 800561c:	04d9      	lsls	r1, r3, #19
 800561e:	4b31      	ldr	r3, [pc, #196]	; (80056e4 <USB_EPStartXfer+0x3b4>)
 8005620:	400b      	ands	r3, r1
 8005622:	6939      	ldr	r1, [r7, #16]
 8005624:	0148      	lsls	r0, r1, #5
 8005626:	6979      	ldr	r1, [r7, #20]
 8005628:	4401      	add	r1, r0
 800562a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800562e:	4313      	orrs	r3, r2
 8005630:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	015a      	lsls	r2, r3, #5
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	4413      	add	r3, r2
 800563a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800563e:	691a      	ldr	r2, [r3, #16]
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	89f9      	ldrh	r1, [r7, #14]
 8005646:	fb01 f303 	mul.w	r3, r1, r3
 800564a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800564e:	6939      	ldr	r1, [r7, #16]
 8005650:	0148      	lsls	r0, r1, #5
 8005652:	6979      	ldr	r1, [r7, #20]
 8005654:	4401      	add	r1, r0
 8005656:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800565a:	4313      	orrs	r3, r2
 800565c:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	78db      	ldrb	r3, [r3, #3]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d128      	bne.n	80056b8 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800566c:	689b      	ldr	r3, [r3, #8]
 800566e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005672:	2b00      	cmp	r3, #0
 8005674:	d110      	bne.n	8005698 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	015a      	lsls	r2, r3, #5
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	4413      	add	r3, r2
 800567e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	0151      	lsls	r1, r2, #5
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	440a      	add	r2, r1
 800568c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005690:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005694:	6013      	str	r3, [r2, #0]
 8005696:	e00f      	b.n	80056b8 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	015a      	lsls	r2, r3, #5
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	4413      	add	r3, r2
 80056a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	0151      	lsls	r1, r2, #5
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	440a      	add	r2, r1
 80056ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056b6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	0151      	lsls	r1, r2, #5
 80056ca:	697a      	ldr	r2, [r7, #20]
 80056cc:	440a      	add	r2, r1
 80056ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056d2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80056d6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80056d8:	2300      	movs	r3, #0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	1ff80000 	.word	0x1ff80000

080056e8 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	785b      	ldrb	r3, [r3, #1]
 8005700:	2b01      	cmp	r3, #1
 8005702:	f040 80ab 	bne.w	800585c <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d132      	bne.n	8005774 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	015a      	lsls	r2, r3, #5
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	4413      	add	r3, r2
 8005716:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	68ba      	ldr	r2, [r7, #8]
 800571e:	0151      	lsls	r1, r2, #5
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	440a      	add	r2, r1
 8005724:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005728:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800572c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005730:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	015a      	lsls	r2, r3, #5
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	4413      	add	r3, r2
 800573a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	68ba      	ldr	r2, [r7, #8]
 8005742:	0151      	lsls	r1, r2, #5
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	440a      	add	r2, r1
 8005748:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800574c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005750:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	015a      	lsls	r2, r3, #5
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	4413      	add	r3, r2
 800575a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	68ba      	ldr	r2, [r7, #8]
 8005762:	0151      	lsls	r1, r2, #5
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	440a      	add	r2, r1
 8005768:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800576c:	0cdb      	lsrs	r3, r3, #19
 800576e:	04db      	lsls	r3, r3, #19
 8005770:	6113      	str	r3, [r2, #16]
 8005772:	e04e      	b.n	8005812 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	015a      	lsls	r2, r3, #5
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	4413      	add	r3, r2
 800577c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	0151      	lsls	r1, r2, #5
 8005786:	68fa      	ldr	r2, [r7, #12]
 8005788:	440a      	add	r2, r1
 800578a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800578e:	0cdb      	lsrs	r3, r3, #19
 8005790:	04db      	lsls	r3, r3, #19
 8005792:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	0151      	lsls	r1, r2, #5
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	440a      	add	r2, r1
 80057aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057ae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80057b2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80057b6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	695a      	ldr	r2, [r3, #20]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d903      	bls.n	80057cc <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	015a      	lsls	r2, r3, #5
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	4413      	add	r3, r2
 80057d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057d8:	691b      	ldr	r3, [r3, #16]
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	0151      	lsls	r1, r2, #5
 80057de:	68fa      	ldr	r2, [r7, #12]
 80057e0:	440a      	add	r2, r1
 80057e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80057e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80057ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057f8:	691a      	ldr	r2, [r3, #16]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	695b      	ldr	r3, [r3, #20]
 80057fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005802:	68b9      	ldr	r1, [r7, #8]
 8005804:	0148      	lsls	r0, r1, #5
 8005806:	68f9      	ldr	r1, [r7, #12]
 8005808:	4401      	add	r1, r0
 800580a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800580e:	4313      	orrs	r3, r2
 8005810:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	015a      	lsls	r2, r3, #5
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	4413      	add	r3, r2
 800581a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	68ba      	ldr	r2, [r7, #8]
 8005822:	0151      	lsls	r1, r2, #5
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	440a      	add	r2, r1
 8005828:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800582c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005830:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	695b      	ldr	r3, [r3, #20]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d06d      	beq.n	8005916 <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	f003 030f 	and.w	r3, r3, #15
 800584a:	2101      	movs	r1, #1
 800584c:	fa01 f303 	lsl.w	r3, r1, r3
 8005850:	68f9      	ldr	r1, [r7, #12]
 8005852:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005856:	4313      	orrs	r3, r2
 8005858:	634b      	str	r3, [r1, #52]	; 0x34
 800585a:	e05c      	b.n	8005916 <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	015a      	lsls	r2, r3, #5
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	4413      	add	r3, r2
 8005864:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005868:	691b      	ldr	r3, [r3, #16]
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	0151      	lsls	r1, r2, #5
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	440a      	add	r2, r1
 8005872:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005876:	0cdb      	lsrs	r3, r3, #19
 8005878:	04db      	lsls	r3, r3, #19
 800587a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	015a      	lsls	r2, r3, #5
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4413      	add	r3, r2
 8005884:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	68ba      	ldr	r2, [r7, #8]
 800588c:	0151      	lsls	r1, r2, #5
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	440a      	add	r2, r1
 8005892:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005896:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800589a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800589e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	695b      	ldr	r3, [r3, #20]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	015a      	lsls	r2, r3, #5
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	68ba      	ldr	r2, [r7, #8]
 80058c0:	0151      	lsls	r1, r2, #5
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	440a      	add	r2, r1
 80058c6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80058ca:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80058ce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	015a      	lsls	r2, r3, #5
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	4413      	add	r3, r2
 80058d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058dc:	691a      	ldr	r2, [r3, #16]
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	689b      	ldr	r3, [r3, #8]
 80058e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e6:	68b9      	ldr	r1, [r7, #8]
 80058e8:	0148      	lsls	r0, r1, #5
 80058ea:	68f9      	ldr	r1, [r7, #12]
 80058ec:	4401      	add	r1, r0
 80058ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80058f2:	4313      	orrs	r3, r2
 80058f4:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	015a      	lsls	r2, r3, #5
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	4413      	add	r3, r2
 80058fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	68ba      	ldr	r2, [r7, #8]
 8005906:	0151      	lsls	r1, r2, #5
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	440a      	add	r2, r1
 800590c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005910:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005914:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr

08005924 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8005924:	b480      	push	{r7}
 8005926:	b089      	sub	sp, #36	; 0x24
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	4611      	mov	r1, r2
 8005930:	461a      	mov	r2, r3
 8005932:	460b      	mov	r3, r1
 8005934:	71fb      	strb	r3, [r7, #7]
 8005936:	4613      	mov	r3, r2
 8005938:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8005942:	88bb      	ldrh	r3, [r7, #4]
 8005944:	3303      	adds	r3, #3
 8005946:	089b      	lsrs	r3, r3, #2
 8005948:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800594a:	2300      	movs	r3, #0
 800594c:	61bb      	str	r3, [r7, #24]
 800594e:	e00f      	b.n	8005970 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005950:	79fb      	ldrb	r3, [r7, #7]
 8005952:	031a      	lsls	r2, r3, #12
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	4413      	add	r3, r2
 8005958:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800595c:	461a      	mov	r2, r3
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6013      	str	r3, [r2, #0]
    pSrc++;
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	3304      	adds	r3, #4
 8005968:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	3301      	adds	r3, #1
 800596e:	61bb      	str	r3, [r7, #24]
 8005970:	69ba      	ldr	r2, [r7, #24]
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	429a      	cmp	r2, r3
 8005976:	d3eb      	bcc.n	8005950 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3724      	adds	r7, #36	; 0x24
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005986:	b480      	push	{r7}
 8005988:	b089      	sub	sp, #36	; 0x24
 800598a:	af00      	add	r7, sp, #0
 800598c:	60f8      	str	r0, [r7, #12]
 800598e:	60b9      	str	r1, [r7, #8]
 8005990:	4613      	mov	r3, r2
 8005992:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800599c:	88fb      	ldrh	r3, [r7, #6]
 800599e:	3303      	adds	r3, #3
 80059a0:	089b      	lsrs	r3, r3, #2
 80059a2:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80059a4:	2300      	movs	r3, #0
 80059a6:	61bb      	str	r3, [r7, #24]
 80059a8:	e00b      	b.n	80059c2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	601a      	str	r2, [r3, #0]
    pDest++;
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	3304      	adds	r3, #4
 80059ba:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	3301      	adds	r3, #1
 80059c0:	61bb      	str	r3, [r7, #24]
 80059c2:	69ba      	ldr	r2, [r7, #24]
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d3ef      	bcc.n	80059aa <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80059ca:	69fb      	ldr	r3, [r7, #28]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	3724      	adds	r7, #36	; 0x24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	781b      	ldrb	r3, [r3, #0]
 80059ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	785b      	ldrb	r3, [r3, #1]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d12c      	bne.n	8005a4e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	015a      	lsls	r2, r3, #5
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	4413      	add	r3, r2
 80059fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	db12      	blt.n	8005a2c <USB_EPSetStall+0x54>
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00f      	beq.n	8005a2c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005a0c:	68bb      	ldr	r3, [r7, #8]
 8005a0e:	015a      	lsls	r2, r3, #5
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	4413      	add	r3, r2
 8005a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	0151      	lsls	r1, r2, #5
 8005a1e:	68fa      	ldr	r2, [r7, #12]
 8005a20:	440a      	add	r2, r1
 8005a22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a26:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a2a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	0151      	lsls	r1, r2, #5
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	440a      	add	r2, r1
 8005a42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005a4a:	6013      	str	r3, [r2, #0]
 8005a4c:	e02b      	b.n	8005aa6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	db12      	blt.n	8005a86 <USB_EPSetStall+0xae>
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d00f      	beq.n	8005a86 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	015a      	lsls	r2, r3, #5
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	0151      	lsls	r1, r2, #5
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	440a      	add	r2, r1
 8005a7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005a80:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a84:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68ba      	ldr	r2, [r7, #8]
 8005a96:	0151      	lsls	r1, r2, #5
 8005a98:	68fa      	ldr	r2, [r7, #12]
 8005a9a:	440a      	add	r2, r1
 8005a9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005aa0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005aa4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3714      	adds	r7, #20
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b085      	sub	sp, #20
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
 8005abc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ac2:	683b      	ldr	r3, [r7, #0]
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	785b      	ldrb	r3, [r3, #1]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d128      	bne.n	8005b22 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	015a      	lsls	r2, r3, #5
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	0151      	lsls	r1, r2, #5
 8005ae2:	68fa      	ldr	r2, [r7, #12]
 8005ae4:	440a      	add	r2, r1
 8005ae6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005aea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aee:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	78db      	ldrb	r3, [r3, #3]
 8005af4:	2b03      	cmp	r3, #3
 8005af6:	d003      	beq.n	8005b00 <USB_EPClearStall+0x4c>
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	78db      	ldrb	r3, [r3, #3]
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d138      	bne.n	8005b72 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	015a      	lsls	r2, r3, #5
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4413      	add	r3, r2
 8005b08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	0151      	lsls	r1, r2, #5
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	440a      	add	r2, r1
 8005b16:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b1e:	6013      	str	r3, [r2, #0]
 8005b20:	e027      	b.n	8005b72 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	015a      	lsls	r2, r3, #5
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4413      	add	r3, r2
 8005b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	0151      	lsls	r1, r2, #5
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	440a      	add	r2, r1
 8005b38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b3c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b40:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	78db      	ldrb	r3, [r3, #3]
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	d003      	beq.n	8005b52 <USB_EPClearStall+0x9e>
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	78db      	ldrb	r3, [r3, #3]
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d10f      	bne.n	8005b72 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	68ba      	ldr	r2, [r7, #8]
 8005b62:	0151      	lsls	r1, r2, #5
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	440a      	add	r2, r1
 8005b68:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b70:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3714      	adds	r7, #20
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b085      	sub	sp, #20
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	460b      	mov	r3, r1
 8005b8a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b9e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005ba2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	78fb      	ldrb	r3, [r7, #3]
 8005bae:	011b      	lsls	r3, r3, #4
 8005bb0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8005bb4:	68f9      	ldr	r1, [r7, #12]
 8005bb6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bca:	4770      	bx	lr

08005bcc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b085      	sub	sp, #20
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	68fa      	ldr	r2, [r7, #12]
 8005be2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005be6:	f023 0303 	bic.w	r3, r3, #3
 8005bea:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bfa:	f023 0302 	bic.w	r3, r3, #2
 8005bfe:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3714      	adds	r7, #20
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr

08005c0e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005c0e:	b480      	push	{r7}
 8005c10:	b085      	sub	sp, #20
 8005c12:	af00      	add	r7, sp, #0
 8005c14:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005c28:	f023 0303 	bic.w	r3, r3, #3
 8005c2c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c34:	685b      	ldr	r3, [r3, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c3c:	f043 0302 	orr.w	r3, r3, #2
 8005c40:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	3714      	adds	r7, #20
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b085      	sub	sp, #20
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	695b      	ldr	r3, [r3, #20]
 8005c5c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	699b      	ldr	r3, [r3, #24]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	4013      	ands	r3, r2
 8005c66:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005c68:	68fb      	ldr	r3, [r7, #12]
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c92:	69db      	ldr	r3, [r3, #28]
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	4013      	ands	r3, r2
 8005c98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	0c1b      	lsrs	r3, r3, #16
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	3714      	adds	r7, #20
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b085      	sub	sp, #20
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cbc:	699b      	ldr	r3, [r3, #24]
 8005cbe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cc6:	69db      	ldr	r3, [r3, #28]
 8005cc8:	68ba      	ldr	r2, [r7, #8]
 8005cca:	4013      	ands	r3, r2
 8005ccc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	b29b      	uxth	r3, r3
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3714      	adds	r7, #20
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cdc:	4770      	bx	lr

08005cde <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005cde:	b480      	push	{r7}
 8005ce0:	b085      	sub	sp, #20
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
 8005ce6:	460b      	mov	r3, r1
 8005ce8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005cee:	78fb      	ldrb	r3, [r7, #3]
 8005cf0:	015a      	lsls	r2, r3, #5
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	68ba      	ldr	r2, [r7, #8]
 8005d08:	4013      	ands	r3, r2
 8005d0a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d0c:	68bb      	ldr	r3, [r7, #8]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr

08005d1a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005d1a:	b480      	push	{r7}
 8005d1c:	b087      	sub	sp, #28
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	6078      	str	r0, [r7, #4]
 8005d22:	460b      	mov	r3, r1
 8005d24:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d30:	691b      	ldr	r3, [r3, #16]
 8005d32:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d3c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005d3e:	78fb      	ldrb	r3, [r7, #3]
 8005d40:	f003 030f 	and.w	r3, r3, #15
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	fa22 f303 	lsr.w	r3, r2, r3
 8005d4a:	01db      	lsls	r3, r3, #7
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005d54:	78fb      	ldrb	r3, [r7, #3]
 8005d56:	015a      	lsls	r2, r3, #5
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	4013      	ands	r3, r2
 8005d66:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005d68:	68bb      	ldr	r3, [r7, #8]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	371c      	adds	r7, #28
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b083      	sub	sp, #12
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	f003 0301 	and.w	r3, r3, #1
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b085      	sub	sp, #20
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	68fa      	ldr	r2, [r7, #12]
 8005da8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005dac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005db0:	f023 0307 	bic.w	r3, r3, #7
 8005db4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005dc8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005dca:	2300      	movs	r3, #0
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3714      	adds	r7, #20
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd6:	4770      	bx	lr

08005dd8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	b085      	sub	sp, #20
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
 8005de0:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	333c      	adds	r3, #60	; 0x3c
 8005dea:	3304      	adds	r3, #4
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	4a1c      	ldr	r2, [pc, #112]	; (8005e64 <USB_EP0_OutStart+0x8c>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d90a      	bls.n	8005e0e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e08:	d101      	bne.n	8005e0e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	e024      	b.n	8005e58 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e14:	461a      	mov	r2, r3
 8005e16:	2300      	movs	r3, #0
 8005e18:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	68fa      	ldr	r2, [r7, #12]
 8005e24:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e28:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005e2c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e34:	691b      	ldr	r3, [r3, #16]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e3c:	f043 0318 	orr.w	r3, r3, #24
 8005e40:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	68fa      	ldr	r2, [r7, #12]
 8005e4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005e50:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8005e54:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8005e56:	2300      	movs	r3, #0
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	4f54300a 	.word	0x4f54300a

08005e68 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	3301      	adds	r3, #1
 8005e78:	60fb      	str	r3, [r7, #12]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	4a13      	ldr	r2, [pc, #76]	; (8005ecc <USB_CoreReset+0x64>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d901      	bls.n	8005e86 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005e82:	2303      	movs	r3, #3
 8005e84:	e01b      	b.n	8005ebe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	daf2      	bge.n	8005e74 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	691b      	ldr	r3, [r3, #16]
 8005e96:	f043 0201 	orr.w	r2, r3, #1
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	60fb      	str	r3, [r7, #12]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	4a09      	ldr	r2, [pc, #36]	; (8005ecc <USB_CoreReset+0x64>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d901      	bls.n	8005eb0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e006      	b.n	8005ebe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	f003 0301 	and.w	r3, r3, #1
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d0f0      	beq.n	8005e9e <USB_CoreReset+0x36>

  return HAL_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3714      	adds	r7, #20
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	00030d40 	.word	0x00030d40

08005ed0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b084      	sub	sp, #16
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	460b      	mov	r3, r1
 8005eda:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005edc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005ee0:	f005 f89c 	bl	800b01c <USBD_static_malloc>
 8005ee4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d105      	bne.n	8005ef8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8005ef4:	2302      	movs	r3, #2
 8005ef6:	e066      	b.n	8005fc6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68fa      	ldr	r2, [r7, #12]
 8005efc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	7c1b      	ldrb	r3, [r3, #16]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d119      	bne.n	8005f3c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f0c:	2202      	movs	r2, #2
 8005f0e:	2181      	movs	r1, #129	; 0x81
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f004 fe6f 	bl	800abf4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f20:	2202      	movs	r2, #2
 8005f22:	2101      	movs	r1, #1
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f004 fe65 	bl	800abf4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2210      	movs	r2, #16
 8005f36:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8005f3a:	e016      	b.n	8005f6a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005f3c:	2340      	movs	r3, #64	; 0x40
 8005f3e:	2202      	movs	r2, #2
 8005f40:	2181      	movs	r1, #129	; 0x81
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f004 fe56 	bl	800abf4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005f4e:	2340      	movs	r3, #64	; 0x40
 8005f50:	2202      	movs	r2, #2
 8005f52:	2101      	movs	r1, #1
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f004 fe4d 	bl	800abf4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2210      	movs	r2, #16
 8005f66:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005f6a:	2308      	movs	r3, #8
 8005f6c:	2203      	movs	r2, #3
 8005f6e:	2182      	movs	r1, #130	; 0x82
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f004 fe3f 	bl	800abf4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	7c1b      	ldrb	r3, [r3, #16]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d109      	bne.n	8005fb4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005fa6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005faa:	2101      	movs	r1, #1
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f004 ff9b 	bl	800aee8 <USBD_LL_PrepareReceive>
 8005fb2:	e007      	b.n	8005fc4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005fba:	2340      	movs	r3, #64	; 0x40
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f004 ff92 	bl	800aee8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005fc4:	2300      	movs	r3, #0
}
 8005fc6:	4618      	mov	r0, r3
 8005fc8:	3710      	adds	r7, #16
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}

08005fce <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005fce:	b580      	push	{r7, lr}
 8005fd0:	b082      	sub	sp, #8
 8005fd2:	af00      	add	r7, sp, #0
 8005fd4:	6078      	str	r0, [r7, #4]
 8005fd6:	460b      	mov	r3, r1
 8005fd8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005fda:	2181      	movs	r1, #129	; 0x81
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f004 fe47 	bl	800ac70 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005fe8:	2101      	movs	r1, #1
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f004 fe40 	bl	800ac70 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005ff8:	2182      	movs	r1, #130	; 0x82
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f004 fe38 	bl	800ac70 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00e      	beq.n	8006038 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800602a:	4618      	mov	r0, r3
 800602c:	f005 f804 	bl	800b038 <USBD_static_free>
    pdev->pClassData = NULL;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}
	...

08006044 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b086      	sub	sp, #24
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
 800604c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006054:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006056:	2300      	movs	r3, #0
 8006058:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800605a:	2300      	movs	r3, #0
 800605c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d101      	bne.n	800606c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8006068:	2303      	movs	r3, #3
 800606a:	e0af      	b.n	80061cc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	781b      	ldrb	r3, [r3, #0]
 8006070:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006074:	2b00      	cmp	r3, #0
 8006076:	d03f      	beq.n	80060f8 <USBD_CDC_Setup+0xb4>
 8006078:	2b20      	cmp	r3, #32
 800607a:	f040 809f 	bne.w	80061bc <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	88db      	ldrh	r3, [r3, #6]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d02e      	beq.n	80060e4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	781b      	ldrb	r3, [r3, #0]
 800608a:	b25b      	sxtb	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	da16      	bge.n	80060be <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006096:	689b      	ldr	r3, [r3, #8]
 8006098:	683a      	ldr	r2, [r7, #0]
 800609a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800609c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	88d2      	ldrh	r2, [r2, #6]
 80060a2:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	88db      	ldrh	r3, [r3, #6]
 80060a8:	2b07      	cmp	r3, #7
 80060aa:	bf28      	it	cs
 80060ac:	2307      	movcs	r3, #7
 80060ae:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	89fa      	ldrh	r2, [r7, #14]
 80060b4:	4619      	mov	r1, r3
 80060b6:	6878      	ldr	r0, [r7, #4]
 80060b8:	f001 fb43 	bl	8007742 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80060bc:	e085      	b.n	80061ca <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	785a      	ldrb	r2, [r3, #1]
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	88db      	ldrh	r3, [r3, #6]
 80060cc:	b2da      	uxtb	r2, r3
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80060d4:	6939      	ldr	r1, [r7, #16]
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	88db      	ldrh	r3, [r3, #6]
 80060da:	461a      	mov	r2, r3
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f001 fb5c 	bl	800779a <USBD_CtlPrepareRx>
      break;
 80060e2:	e072      	b.n	80061ca <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	7850      	ldrb	r0, [r2, #1]
 80060f0:	2200      	movs	r2, #0
 80060f2:	6839      	ldr	r1, [r7, #0]
 80060f4:	4798      	blx	r3
      break;
 80060f6:	e068      	b.n	80061ca <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	785b      	ldrb	r3, [r3, #1]
 80060fc:	2b0b      	cmp	r3, #11
 80060fe:	d852      	bhi.n	80061a6 <USBD_CDC_Setup+0x162>
 8006100:	a201      	add	r2, pc, #4	; (adr r2, 8006108 <USBD_CDC_Setup+0xc4>)
 8006102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006106:	bf00      	nop
 8006108:	08006139 	.word	0x08006139
 800610c:	080061b5 	.word	0x080061b5
 8006110:	080061a7 	.word	0x080061a7
 8006114:	080061a7 	.word	0x080061a7
 8006118:	080061a7 	.word	0x080061a7
 800611c:	080061a7 	.word	0x080061a7
 8006120:	080061a7 	.word	0x080061a7
 8006124:	080061a7 	.word	0x080061a7
 8006128:	080061a7 	.word	0x080061a7
 800612c:	080061a7 	.word	0x080061a7
 8006130:	08006163 	.word	0x08006163
 8006134:	0800618d 	.word	0x0800618d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800613e:	b2db      	uxtb	r3, r3
 8006140:	2b03      	cmp	r3, #3
 8006142:	d107      	bne.n	8006154 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006144:	f107 030a 	add.w	r3, r7, #10
 8006148:	2202      	movs	r2, #2
 800614a:	4619      	mov	r1, r3
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f001 faf8 	bl	8007742 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006152:	e032      	b.n	80061ba <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8006154:	6839      	ldr	r1, [r7, #0]
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f001 fa82 	bl	8007660 <USBD_CtlError>
            ret = USBD_FAIL;
 800615c:	2303      	movs	r3, #3
 800615e:	75fb      	strb	r3, [r7, #23]
          break;
 8006160:	e02b      	b.n	80061ba <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b03      	cmp	r3, #3
 800616c:	d107      	bne.n	800617e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800616e:	f107 030d 	add.w	r3, r7, #13
 8006172:	2201      	movs	r2, #1
 8006174:	4619      	mov	r1, r3
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f001 fae3 	bl	8007742 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800617c:	e01d      	b.n	80061ba <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800617e:	6839      	ldr	r1, [r7, #0]
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f001 fa6d 	bl	8007660 <USBD_CtlError>
            ret = USBD_FAIL;
 8006186:	2303      	movs	r3, #3
 8006188:	75fb      	strb	r3, [r7, #23]
          break;
 800618a:	e016      	b.n	80061ba <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006192:	b2db      	uxtb	r3, r3
 8006194:	2b03      	cmp	r3, #3
 8006196:	d00f      	beq.n	80061b8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8006198:	6839      	ldr	r1, [r7, #0]
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f001 fa60 	bl	8007660 <USBD_CtlError>
            ret = USBD_FAIL;
 80061a0:	2303      	movs	r3, #3
 80061a2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80061a4:	e008      	b.n	80061b8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80061a6:	6839      	ldr	r1, [r7, #0]
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f001 fa59 	bl	8007660 <USBD_CtlError>
          ret = USBD_FAIL;
 80061ae:	2303      	movs	r3, #3
 80061b0:	75fb      	strb	r3, [r7, #23]
          break;
 80061b2:	e002      	b.n	80061ba <USBD_CDC_Setup+0x176>
          break;
 80061b4:	bf00      	nop
 80061b6:	e008      	b.n	80061ca <USBD_CDC_Setup+0x186>
          break;
 80061b8:	bf00      	nop
      }
      break;
 80061ba:	e006      	b.n	80061ca <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f001 fa4e 	bl	8007660 <USBD_CtlError>
      ret = USBD_FAIL;
 80061c4:	2303      	movs	r3, #3
 80061c6:	75fb      	strb	r3, [r7, #23]
      break;
 80061c8:	bf00      	nop
  }

  return (uint8_t)ret;
 80061ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80061cc:	4618      	mov	r0, r3
 80061ce:	3718      	adds	r7, #24
 80061d0:	46bd      	mov	sp, r7
 80061d2:	bd80      	pop	{r7, pc}

080061d4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b084      	sub	sp, #16
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	460b      	mov	r3, r1
 80061de:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80061e6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d101      	bne.n	80061f6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80061f2:	2303      	movs	r3, #3
 80061f4:	e04f      	b.n	8006296 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80061fc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80061fe:	78fa      	ldrb	r2, [r7, #3]
 8006200:	6879      	ldr	r1, [r7, #4]
 8006202:	4613      	mov	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	440b      	add	r3, r1
 800620c:	3318      	adds	r3, #24
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d029      	beq.n	8006268 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006214:	78fa      	ldrb	r2, [r7, #3]
 8006216:	6879      	ldr	r1, [r7, #4]
 8006218:	4613      	mov	r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	4413      	add	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	440b      	add	r3, r1
 8006222:	3318      	adds	r3, #24
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	78f9      	ldrb	r1, [r7, #3]
 8006228:	68f8      	ldr	r0, [r7, #12]
 800622a:	460b      	mov	r3, r1
 800622c:	00db      	lsls	r3, r3, #3
 800622e:	1a5b      	subs	r3, r3, r1
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	4403      	add	r3, r0
 8006234:	3344      	adds	r3, #68	; 0x44
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	fbb2 f1f3 	udiv	r1, r2, r3
 800623c:	fb03 f301 	mul.w	r3, r3, r1
 8006240:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8006242:	2b00      	cmp	r3, #0
 8006244:	d110      	bne.n	8006268 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8006246:	78fa      	ldrb	r2, [r7, #3]
 8006248:	6879      	ldr	r1, [r7, #4]
 800624a:	4613      	mov	r3, r2
 800624c:	009b      	lsls	r3, r3, #2
 800624e:	4413      	add	r3, r2
 8006250:	009b      	lsls	r3, r3, #2
 8006252:	440b      	add	r3, r1
 8006254:	3318      	adds	r3, #24
 8006256:	2200      	movs	r2, #0
 8006258:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800625a:	78f9      	ldrb	r1, [r7, #3]
 800625c:	2300      	movs	r3, #0
 800625e:	2200      	movs	r2, #0
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f004 fe09 	bl	800ae78 <USBD_LL_Transmit>
 8006266:	e015      	b.n	8006294 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	2200      	movs	r2, #0
 800626c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006276:	691b      	ldr	r3, [r3, #16]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d00b      	beq.n	8006294 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006282:	691b      	ldr	r3, [r3, #16]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800628a:	68ba      	ldr	r2, [r7, #8]
 800628c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8006290:	78fa      	ldrb	r2, [r7, #3]
 8006292:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3710      	adds	r7, #16
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b084      	sub	sp, #16
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]
 80062a6:	460b      	mov	r3, r1
 80062a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062b0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80062bc:	2303      	movs	r3, #3
 80062be:	e015      	b.n	80062ec <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80062c0:	78fb      	ldrb	r3, [r7, #3]
 80062c2:	4619      	mov	r1, r3
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f004 fe47 	bl	800af58 <USBD_LL_GetRxDataSize>
 80062ca:	4602      	mov	r2, r0
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	68fa      	ldr	r2, [r7, #12]
 80062dc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80062e6:	4611      	mov	r1, r2
 80062e8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006302:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800630a:	2303      	movs	r3, #3
 800630c:	e01b      	b.n	8006346 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d015      	beq.n	8006344 <USBD_CDC_EP0_RxReady+0x50>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800631e:	2bff      	cmp	r3, #255	; 0xff
 8006320:	d010      	beq.n	8006344 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	68fa      	ldr	r2, [r7, #12]
 800632c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006330:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006338:	b292      	uxth	r2, r2
 800633a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	22ff      	movs	r2, #255	; 0xff
 8006340:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8006344:	2300      	movs	r3, #0
}
 8006346:	4618      	mov	r0, r3
 8006348:	3710      	adds	r7, #16
 800634a:	46bd      	mov	sp, r7
 800634c:	bd80      	pop	{r7, pc}
	...

08006350 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2243      	movs	r2, #67	; 0x43
 800635c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800635e:	4b03      	ldr	r3, [pc, #12]	; (800636c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8006360:	4618      	mov	r0, r3
 8006362:	370c      	adds	r7, #12
 8006364:	46bd      	mov	sp, r7
 8006366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636a:	4770      	bx	lr
 800636c:	20000098 	.word	0x20000098

08006370 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2243      	movs	r2, #67	; 0x43
 800637c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800637e:	4b03      	ldr	r3, [pc, #12]	; (800638c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8006380:	4618      	mov	r0, r3
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr
 800638c:	20000054 	.word	0x20000054

08006390 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006390:	b480      	push	{r7}
 8006392:	b083      	sub	sp, #12
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2243      	movs	r2, #67	; 0x43
 800639c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800639e:	4b03      	ldr	r3, [pc, #12]	; (80063ac <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80063a0:	4618      	mov	r0, r3
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr
 80063ac:	200000dc 	.word	0x200000dc

080063b0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	220a      	movs	r2, #10
 80063bc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80063be:	4b03      	ldr	r3, [pc, #12]	; (80063cc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	370c      	adds	r7, #12
 80063c4:	46bd      	mov	sp, r7
 80063c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ca:	4770      	bx	lr
 80063cc:	20000010 	.word	0x20000010

080063d0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d101      	bne.n	80063e4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e004      	b.n	80063ee <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	370c      	adds	r7, #12
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr

080063fa <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80063fa:	b480      	push	{r7}
 80063fc:	b087      	sub	sp, #28
 80063fe:	af00      	add	r7, sp, #0
 8006400:	60f8      	str	r0, [r7, #12]
 8006402:	60b9      	str	r1, [r7, #8]
 8006404:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800640c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8006414:	2303      	movs	r3, #3
 8006416:	e008      	b.n	800642a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	68ba      	ldr	r2, [r7, #8]
 800641c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	371c      	adds	r7, #28
 800642e:	46bd      	mov	sp, r7
 8006430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006434:	4770      	bx	lr

08006436 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006436:	b480      	push	{r7}
 8006438:	b085      	sub	sp, #20
 800643a:	af00      	add	r7, sp, #0
 800643c:	6078      	str	r0, [r7, #4]
 800643e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006446:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800644e:	2303      	movs	r3, #3
 8006450:	e004      	b.n	800645c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	683a      	ldr	r2, [r7, #0]
 8006456:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800645a:	2300      	movs	r3, #0
}
 800645c:	4618      	mov	r0, r3
 800645e:	3714      	adds	r7, #20
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006476:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8006478:	2301      	movs	r3, #1
 800647a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006482:	2b00      	cmp	r3, #0
 8006484:	d101      	bne.n	800648a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006486:	2303      	movs	r3, #3
 8006488:	e01a      	b.n	80064c0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006490:	2b00      	cmp	r3, #0
 8006492:	d114      	bne.n	80064be <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2201      	movs	r2, #1
 8006498:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80064b2:	2181      	movs	r1, #129	; 0x81
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f004 fcdf 	bl	800ae78 <USBD_LL_Transmit>

    ret = USBD_OK;
 80064ba:	2300      	movs	r3, #0
 80064bc:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80064be:	7bfb      	ldrb	r3, [r7, #15]
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3710      	adds	r7, #16
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b084      	sub	sp, #16
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80064d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e016      	b.n	8006514 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	7c1b      	ldrb	r3, [r3, #16]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d109      	bne.n	8006502 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80064f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80064f8:	2101      	movs	r1, #1
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f004 fcf4 	bl	800aee8 <USBD_LL_PrepareReceive>
 8006500:	e007      	b.n	8006512 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006508:	2340      	movs	r3, #64	; 0x40
 800650a:	2101      	movs	r1, #1
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f004 fceb 	bl	800aee8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006512:	2300      	movs	r3, #0
}
 8006514:	4618      	mov	r0, r3
 8006516:	3710      	adds	r7, #16
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d101      	bne.n	8006534 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006530:	2303      	movs	r3, #3
 8006532:	e01f      	b.n	8006574 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2200      	movs	r2, #0
 8006538:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2200      	movs	r2, #0
 8006548:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	68ba      	ldr	r2, [r7, #8]
 8006556:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2201      	movs	r2, #1
 800655e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	79fa      	ldrb	r2, [r7, #7]
 8006566:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f004 fac5 	bl	800aaf8 <USBD_LL_Init>
 800656e:	4603      	mov	r3, r0
 8006570:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006572:	7dfb      	ldrb	r3, [r7, #23]
}
 8006574:	4618      	mov	r0, r3
 8006576:	3718      	adds	r7, #24
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b084      	sub	sp, #16
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006586:	2300      	movs	r3, #0
 8006588:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d101      	bne.n	8006594 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006590:	2303      	movs	r3, #3
 8006592:	e016      	b.n	80065c2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00b      	beq.n	80065c0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80065ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065b0:	f107 020e 	add.w	r2, r7, #14
 80065b4:	4610      	mov	r0, r2
 80065b6:	4798      	blx	r3
 80065b8:	4602      	mov	r2, r0
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80065c0:	2300      	movs	r3, #0
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3710      	adds	r7, #16
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b082      	sub	sp, #8
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f004 fadc 	bl	800ab90 <USBD_LL_Start>
 80065d8:	4603      	mov	r3, r0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3708      	adds	r7, #8
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b083      	sub	sp, #12
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	370c      	adds	r7, #12
 80065f0:	46bd      	mov	sp, r7
 80065f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f6:	4770      	bx	lr

080065f8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	460b      	mov	r3, r1
 8006602:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006604:	2303      	movs	r3, #3
 8006606:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800660e:	2b00      	cmp	r3, #0
 8006610:	d009      	beq.n	8006626 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	78fa      	ldrb	r2, [r7, #3]
 800661c:	4611      	mov	r1, r2
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	4798      	blx	r3
 8006622:	4603      	mov	r3, r0
 8006624:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006626:	7bfb      	ldrb	r3, [r7, #15]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006642:	2b00      	cmp	r3, #0
 8006644:	d007      	beq.n	8006656 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	78fa      	ldrb	r2, [r7, #3]
 8006650:	4611      	mov	r1, r2
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	4798      	blx	r3
  }

  return USBD_OK;
 8006656:	2300      	movs	r3, #0
}
 8006658:	4618      	mov	r0, r3
 800665a:	3708      	adds	r7, #8
 800665c:	46bd      	mov	sp, r7
 800665e:	bd80      	pop	{r7, pc}

08006660 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006670:	6839      	ldr	r1, [r7, #0]
 8006672:	4618      	mov	r0, r3
 8006674:	f000 ffba 	bl	80075ec <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	2201      	movs	r2, #1
 800667c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006686:	461a      	mov	r2, r3
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006694:	f003 031f 	and.w	r3, r3, #31
 8006698:	2b02      	cmp	r3, #2
 800669a:	d01a      	beq.n	80066d2 <USBD_LL_SetupStage+0x72>
 800669c:	2b02      	cmp	r3, #2
 800669e:	d822      	bhi.n	80066e6 <USBD_LL_SetupStage+0x86>
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d002      	beq.n	80066aa <USBD_LL_SetupStage+0x4a>
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d00a      	beq.n	80066be <USBD_LL_SetupStage+0x5e>
 80066a8:	e01d      	b.n	80066e6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80066b0:	4619      	mov	r1, r3
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f000 fa62 	bl	8006b7c <USBD_StdDevReq>
 80066b8:	4603      	mov	r3, r0
 80066ba:	73fb      	strb	r3, [r7, #15]
      break;
 80066bc:	e020      	b.n	8006700 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80066c4:	4619      	mov	r1, r3
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 fac6 	bl	8006c58 <USBD_StdItfReq>
 80066cc:	4603      	mov	r3, r0
 80066ce:	73fb      	strb	r3, [r7, #15]
      break;
 80066d0:	e016      	b.n	8006700 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80066d8:	4619      	mov	r1, r3
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f000 fb05 	bl	8006cea <USBD_StdEPReq>
 80066e0:	4603      	mov	r3, r0
 80066e2:	73fb      	strb	r3, [r7, #15]
      break;
 80066e4:	e00c      	b.n	8006700 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80066ec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80066f0:	b2db      	uxtb	r3, r3
 80066f2:	4619      	mov	r1, r3
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f004 faf1 	bl	800acdc <USBD_LL_StallEP>
 80066fa:	4603      	mov	r3, r0
 80066fc:	73fb      	strb	r3, [r7, #15]
      break;
 80066fe:	bf00      	nop
  }

  return ret;
 8006700:	7bfb      	ldrb	r3, [r7, #15]
}
 8006702:	4618      	mov	r0, r3
 8006704:	3710      	adds	r7, #16
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}

0800670a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800670a:	b580      	push	{r7, lr}
 800670c:	b086      	sub	sp, #24
 800670e:	af00      	add	r7, sp, #0
 8006710:	60f8      	str	r0, [r7, #12]
 8006712:	460b      	mov	r3, r1
 8006714:	607a      	str	r2, [r7, #4]
 8006716:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006718:	7afb      	ldrb	r3, [r7, #11]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d138      	bne.n	8006790 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006724:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800672c:	2b03      	cmp	r3, #3
 800672e:	d14a      	bne.n	80067c6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	689a      	ldr	r2, [r3, #8]
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	429a      	cmp	r2, r3
 800673a:	d913      	bls.n	8006764 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800673c:	693b      	ldr	r3, [r7, #16]
 800673e:	689a      	ldr	r2, [r3, #8]
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	1ad2      	subs	r2, r2, r3
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	68da      	ldr	r2, [r3, #12]
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	4293      	cmp	r3, r2
 8006754:	bf28      	it	cs
 8006756:	4613      	movcs	r3, r2
 8006758:	461a      	mov	r2, r3
 800675a:	6879      	ldr	r1, [r7, #4]
 800675c:	68f8      	ldr	r0, [r7, #12]
 800675e:	f001 f839 	bl	80077d4 <USBD_CtlContinueRx>
 8006762:	e030      	b.n	80067c6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b03      	cmp	r3, #3
 800676e:	d10b      	bne.n	8006788 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	2b00      	cmp	r3, #0
 800677a:	d005      	beq.n	8006788 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	68f8      	ldr	r0, [r7, #12]
 8006786:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f001 f834 	bl	80077f6 <USBD_CtlSendStatus>
 800678e:	e01a      	b.n	80067c6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b03      	cmp	r3, #3
 800679a:	d114      	bne.n	80067c6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00e      	beq.n	80067c6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	7afa      	ldrb	r2, [r7, #11]
 80067b2:	4611      	mov	r1, r2
 80067b4:	68f8      	ldr	r0, [r7, #12]
 80067b6:	4798      	blx	r3
 80067b8:	4603      	mov	r3, r0
 80067ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80067bc:	7dfb      	ldrb	r3, [r7, #23]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80067c2:	7dfb      	ldrb	r3, [r7, #23]
 80067c4:	e000      	b.n	80067c8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3718      	adds	r7, #24
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b086      	sub	sp, #24
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	460b      	mov	r3, r1
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80067de:	7afb      	ldrb	r3, [r7, #11]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d16b      	bne.n	80068bc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	3314      	adds	r3, #20
 80067e8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d156      	bne.n	80068a2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80067f4:	693b      	ldr	r3, [r7, #16]
 80067f6:	689a      	ldr	r2, [r3, #8]
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	68db      	ldr	r3, [r3, #12]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d914      	bls.n	800682a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	689a      	ldr	r2, [r3, #8]
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	1ad2      	subs	r2, r2, r3
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	689b      	ldr	r3, [r3, #8]
 8006812:	461a      	mov	r2, r3
 8006814:	6879      	ldr	r1, [r7, #4]
 8006816:	68f8      	ldr	r0, [r7, #12]
 8006818:	f000 ffae 	bl	8007778 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800681c:	2300      	movs	r3, #0
 800681e:	2200      	movs	r2, #0
 8006820:	2100      	movs	r1, #0
 8006822:	68f8      	ldr	r0, [r7, #12]
 8006824:	f004 fb60 	bl	800aee8 <USBD_LL_PrepareReceive>
 8006828:	e03b      	b.n	80068a2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	693b      	ldr	r3, [r7, #16]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	429a      	cmp	r2, r3
 8006834:	d11c      	bne.n	8006870 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	685a      	ldr	r2, [r3, #4]
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800683e:	429a      	cmp	r2, r3
 8006840:	d316      	bcc.n	8006870 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800684c:	429a      	cmp	r2, r3
 800684e:	d20f      	bcs.n	8006870 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006850:	2200      	movs	r2, #0
 8006852:	2100      	movs	r1, #0
 8006854:	68f8      	ldr	r0, [r7, #12]
 8006856:	f000 ff8f 	bl	8007778 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006862:	2300      	movs	r3, #0
 8006864:	2200      	movs	r2, #0
 8006866:	2100      	movs	r1, #0
 8006868:	68f8      	ldr	r0, [r7, #12]
 800686a:	f004 fb3d 	bl	800aee8 <USBD_LL_PrepareReceive>
 800686e:	e018      	b.n	80068a2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b03      	cmp	r3, #3
 800687a:	d10b      	bne.n	8006894 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	68f8      	ldr	r0, [r7, #12]
 8006892:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006894:	2180      	movs	r1, #128	; 0x80
 8006896:	68f8      	ldr	r0, [r7, #12]
 8006898:	f004 fa20 	bl	800acdc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f000 ffbd 	bl	800781c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d122      	bne.n	80068f2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80068ac:	68f8      	ldr	r0, [r7, #12]
 80068ae:	f7ff fe98 	bl	80065e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80068ba:	e01a      	b.n	80068f2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b03      	cmp	r3, #3
 80068c6:	d114      	bne.n	80068f2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068ce:	695b      	ldr	r3, [r3, #20]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00e      	beq.n	80068f2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	7afa      	ldrb	r2, [r7, #11]
 80068de:	4611      	mov	r1, r2
 80068e0:	68f8      	ldr	r0, [r7, #12]
 80068e2:	4798      	blx	r3
 80068e4:	4603      	mov	r3, r0
 80068e6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80068e8:	7dfb      	ldrb	r3, [r7, #23]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d001      	beq.n	80068f2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80068ee:	7dfb      	ldrb	r3, [r7, #23]
 80068f0:	e000      	b.n	80068f4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80068f2:	2300      	movs	r3, #0
}
 80068f4:	4618      	mov	r0, r3
 80068f6:	3718      	adds	r7, #24
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b082      	sub	sp, #8
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006928:	2b00      	cmp	r3, #0
 800692a:	d101      	bne.n	8006930 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800692c:	2303      	movs	r3, #3
 800692e:	e02f      	b.n	8006990 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00f      	beq.n	800695a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d009      	beq.n	800695a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	687a      	ldr	r2, [r7, #4]
 8006950:	6852      	ldr	r2, [r2, #4]
 8006952:	b2d2      	uxtb	r2, r2
 8006954:	4611      	mov	r1, r2
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800695a:	2340      	movs	r3, #64	; 0x40
 800695c:	2200      	movs	r2, #0
 800695e:	2100      	movs	r1, #0
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f004 f947 	bl	800abf4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2201      	movs	r2, #1
 800696a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2240      	movs	r2, #64	; 0x40
 8006972:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006976:	2340      	movs	r3, #64	; 0x40
 8006978:	2200      	movs	r2, #0
 800697a:	2180      	movs	r1, #128	; 0x80
 800697c:	6878      	ldr	r0, [r7, #4]
 800697e:	f004 f939 	bl	800abf4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2201      	movs	r2, #1
 8006986:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2240      	movs	r2, #64	; 0x40
 800698c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3708      	adds	r7, #8
 8006994:	46bd      	mov	sp, r7
 8006996:	bd80      	pop	{r7, pc}

08006998 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	460b      	mov	r3, r1
 80069a2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	78fa      	ldrb	r2, [r7, #3]
 80069a8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2204      	movs	r2, #4
 80069d2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b04      	cmp	r3, #4
 80069f6:	d106      	bne.n	8006a06 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80069fe:	b2da      	uxtb	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8006a06:	2300      	movs	r3, #0
}
 8006a08:	4618      	mov	r0, r3
 8006a0a:	370c      	adds	r7, #12
 8006a0c:	46bd      	mov	sp, r7
 8006a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a12:	4770      	bx	lr

08006a14 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b082      	sub	sp, #8
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d101      	bne.n	8006a2a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e012      	b.n	8006a50 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	2b03      	cmp	r3, #3
 8006a34:	d10b      	bne.n	8006a4e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a3c:	69db      	ldr	r3, [r3, #28]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d005      	beq.n	8006a4e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a48:	69db      	ldr	r3, [r3, #28]
 8006a4a:	6878      	ldr	r0, [r7, #4]
 8006a4c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a4e:	2300      	movs	r3, #0
}
 8006a50:	4618      	mov	r0, r3
 8006a52:	3708      	adds	r7, #8
 8006a54:	46bd      	mov	sp, r7
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b082      	sub	sp, #8
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
 8006a60:	460b      	mov	r3, r1
 8006a62:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d101      	bne.n	8006a72 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e014      	b.n	8006a9c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a78:	b2db      	uxtb	r3, r3
 8006a7a:	2b03      	cmp	r3, #3
 8006a7c:	d10d      	bne.n	8006a9a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d007      	beq.n	8006a9a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006a90:	6a1b      	ldr	r3, [r3, #32]
 8006a92:	78fa      	ldrb	r2, [r7, #3]
 8006a94:	4611      	mov	r1, r2
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b082      	sub	sp, #8
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	460b      	mov	r3, r1
 8006aae:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e014      	b.n	8006ae8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b03      	cmp	r3, #3
 8006ac8:	d10d      	bne.n	8006ae6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d007      	beq.n	8006ae6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ade:	78fa      	ldrb	r2, [r7, #3]
 8006ae0:	4611      	mov	r1, r2
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006ae6:	2300      	movs	r3, #0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3708      	adds	r7, #8
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b083      	sub	sp, #12
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr

08006b06 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b082      	sub	sp, #8
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2201      	movs	r2, #1
 8006b12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d009      	beq.n	8006b34 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	6852      	ldr	r2, [r2, #4]
 8006b2c:	b2d2      	uxtb	r2, r2
 8006b2e:	4611      	mov	r1, r2
 8006b30:	6878      	ldr	r0, [r7, #4]
 8006b32:	4798      	blx	r3
  }

  return USBD_OK;
 8006b34:	2300      	movs	r3, #0
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3708      	adds	r7, #8
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd80      	pop	{r7, pc}

08006b3e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b087      	sub	sp, #28
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	781b      	ldrb	r3, [r3, #0]
 8006b4e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	3301      	adds	r3, #1
 8006b54:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	781b      	ldrb	r3, [r3, #0]
 8006b5a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006b5c:	8a3b      	ldrh	r3, [r7, #16]
 8006b5e:	021b      	lsls	r3, r3, #8
 8006b60:	b21a      	sxth	r2, r3
 8006b62:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	b21b      	sxth	r3, r3
 8006b6a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006b6c:	89fb      	ldrh	r3, [r7, #14]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	371c      	adds	r7, #28
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b86:	2300      	movs	r3, #0
 8006b88:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006b92:	2b40      	cmp	r3, #64	; 0x40
 8006b94:	d005      	beq.n	8006ba2 <USBD_StdDevReq+0x26>
 8006b96:	2b40      	cmp	r3, #64	; 0x40
 8006b98:	d853      	bhi.n	8006c42 <USBD_StdDevReq+0xc6>
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d00b      	beq.n	8006bb6 <USBD_StdDevReq+0x3a>
 8006b9e:	2b20      	cmp	r3, #32
 8006ba0:	d14f      	bne.n	8006c42 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	6839      	ldr	r1, [r7, #0]
 8006bac:	6878      	ldr	r0, [r7, #4]
 8006bae:	4798      	blx	r3
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8006bb4:	e04a      	b.n	8006c4c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	785b      	ldrb	r3, [r3, #1]
 8006bba:	2b09      	cmp	r3, #9
 8006bbc:	d83b      	bhi.n	8006c36 <USBD_StdDevReq+0xba>
 8006bbe:	a201      	add	r2, pc, #4	; (adr r2, 8006bc4 <USBD_StdDevReq+0x48>)
 8006bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bc4:	08006c19 	.word	0x08006c19
 8006bc8:	08006c2d 	.word	0x08006c2d
 8006bcc:	08006c37 	.word	0x08006c37
 8006bd0:	08006c23 	.word	0x08006c23
 8006bd4:	08006c37 	.word	0x08006c37
 8006bd8:	08006bf7 	.word	0x08006bf7
 8006bdc:	08006bed 	.word	0x08006bed
 8006be0:	08006c37 	.word	0x08006c37
 8006be4:	08006c0f 	.word	0x08006c0f
 8006be8:	08006c01 	.word	0x08006c01
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006bec:	6839      	ldr	r1, [r7, #0]
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f9de 	bl	8006fb0 <USBD_GetDescriptor>
          break;
 8006bf4:	e024      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006bf6:	6839      	ldr	r1, [r7, #0]
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fb6d 	bl	80072d8 <USBD_SetAddress>
          break;
 8006bfe:	e01f      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006c00:	6839      	ldr	r1, [r7, #0]
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 fbac 	bl	8007360 <USBD_SetConfig>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	73fb      	strb	r3, [r7, #15]
          break;
 8006c0c:	e018      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006c0e:	6839      	ldr	r1, [r7, #0]
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 fc4b 	bl	80074ac <USBD_GetConfig>
          break;
 8006c16:	e013      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006c18:	6839      	ldr	r1, [r7, #0]
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 fc7c 	bl	8007518 <USBD_GetStatus>
          break;
 8006c20:	e00e      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006c22:	6839      	ldr	r1, [r7, #0]
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 fcab 	bl	8007580 <USBD_SetFeature>
          break;
 8006c2a:	e009      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006c2c:	6839      	ldr	r1, [r7, #0]
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	f000 fcba 	bl	80075a8 <USBD_ClrFeature>
          break;
 8006c34:	e004      	b.n	8006c40 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8006c36:	6839      	ldr	r1, [r7, #0]
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f000 fd11 	bl	8007660 <USBD_CtlError>
          break;
 8006c3e:	bf00      	nop
      }
      break;
 8006c40:	e004      	b.n	8006c4c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8006c42:	6839      	ldr	r1, [r7, #0]
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 fd0b 	bl	8007660 <USBD_CtlError>
      break;
 8006c4a:	bf00      	nop
  }

  return ret;
 8006c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3710      	adds	r7, #16
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop

08006c58 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b084      	sub	sp, #16
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006c62:	2300      	movs	r3, #0
 8006c64:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	781b      	ldrb	r3, [r3, #0]
 8006c6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006c6e:	2b40      	cmp	r3, #64	; 0x40
 8006c70:	d005      	beq.n	8006c7e <USBD_StdItfReq+0x26>
 8006c72:	2b40      	cmp	r3, #64	; 0x40
 8006c74:	d82f      	bhi.n	8006cd6 <USBD_StdItfReq+0x7e>
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d001      	beq.n	8006c7e <USBD_StdItfReq+0x26>
 8006c7a:	2b20      	cmp	r3, #32
 8006c7c:	d12b      	bne.n	8006cd6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	3b01      	subs	r3, #1
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d81d      	bhi.n	8006cc8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	889b      	ldrh	r3, [r3, #4]
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d813      	bhi.n	8006cbe <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	6839      	ldr	r1, [r7, #0]
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	4798      	blx	r3
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	88db      	ldrh	r3, [r3, #6]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d110      	bne.n	8006cd2 <USBD_StdItfReq+0x7a>
 8006cb0:	7bfb      	ldrb	r3, [r7, #15]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10d      	bne.n	8006cd2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f000 fd9d 	bl	80077f6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006cbc:	e009      	b.n	8006cd2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8006cbe:	6839      	ldr	r1, [r7, #0]
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f000 fccd 	bl	8007660 <USBD_CtlError>
          break;
 8006cc6:	e004      	b.n	8006cd2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8006cc8:	6839      	ldr	r1, [r7, #0]
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 fcc8 	bl	8007660 <USBD_CtlError>
          break;
 8006cd0:	e000      	b.n	8006cd4 <USBD_StdItfReq+0x7c>
          break;
 8006cd2:	bf00      	nop
      }
      break;
 8006cd4:	e004      	b.n	8006ce0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8006cd6:	6839      	ldr	r1, [r7, #0]
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	f000 fcc1 	bl	8007660 <USBD_CtlError>
      break;
 8006cde:	bf00      	nop
  }

  return ret;
 8006ce0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3710      	adds	r7, #16
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}

08006cea <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cea:	b580      	push	{r7, lr}
 8006cec:	b084      	sub	sp, #16
 8006cee:	af00      	add	r7, sp, #0
 8006cf0:	6078      	str	r0, [r7, #4]
 8006cf2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	889b      	ldrh	r3, [r3, #4]
 8006cfc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006d06:	2b40      	cmp	r3, #64	; 0x40
 8006d08:	d007      	beq.n	8006d1a <USBD_StdEPReq+0x30>
 8006d0a:	2b40      	cmp	r3, #64	; 0x40
 8006d0c:	f200 8145 	bhi.w	8006f9a <USBD_StdEPReq+0x2b0>
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d00c      	beq.n	8006d2e <USBD_StdEPReq+0x44>
 8006d14:	2b20      	cmp	r3, #32
 8006d16:	f040 8140 	bne.w	8006f9a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d20:	689b      	ldr	r3, [r3, #8]
 8006d22:	6839      	ldr	r1, [r7, #0]
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	4798      	blx	r3
 8006d28:	4603      	mov	r3, r0
 8006d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d2c:	e13a      	b.n	8006fa4 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	785b      	ldrb	r3, [r3, #1]
 8006d32:	2b03      	cmp	r3, #3
 8006d34:	d007      	beq.n	8006d46 <USBD_StdEPReq+0x5c>
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	f300 8129 	bgt.w	8006f8e <USBD_StdEPReq+0x2a4>
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d07f      	beq.n	8006e40 <USBD_StdEPReq+0x156>
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d03c      	beq.n	8006dbe <USBD_StdEPReq+0xd4>
 8006d44:	e123      	b.n	8006f8e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d002      	beq.n	8006d58 <USBD_StdEPReq+0x6e>
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d016      	beq.n	8006d84 <USBD_StdEPReq+0x9a>
 8006d56:	e02c      	b.n	8006db2 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d58:	7bbb      	ldrb	r3, [r7, #14]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00d      	beq.n	8006d7a <USBD_StdEPReq+0x90>
 8006d5e:	7bbb      	ldrb	r3, [r7, #14]
 8006d60:	2b80      	cmp	r3, #128	; 0x80
 8006d62:	d00a      	beq.n	8006d7a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d64:	7bbb      	ldrb	r3, [r7, #14]
 8006d66:	4619      	mov	r1, r3
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f003 ffb7 	bl	800acdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d6e:	2180      	movs	r1, #128	; 0x80
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f003 ffb3 	bl	800acdc <USBD_LL_StallEP>
 8006d76:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006d78:	e020      	b.n	8006dbc <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8006d7a:	6839      	ldr	r1, [r7, #0]
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	f000 fc6f 	bl	8007660 <USBD_CtlError>
              break;
 8006d82:	e01b      	b.n	8006dbc <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	885b      	ldrh	r3, [r3, #2]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d10e      	bne.n	8006daa <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006d8c:	7bbb      	ldrb	r3, [r7, #14]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00b      	beq.n	8006daa <USBD_StdEPReq+0xc0>
 8006d92:	7bbb      	ldrb	r3, [r7, #14]
 8006d94:	2b80      	cmp	r3, #128	; 0x80
 8006d96:	d008      	beq.n	8006daa <USBD_StdEPReq+0xc0>
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	88db      	ldrh	r3, [r3, #6]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d104      	bne.n	8006daa <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006da0:	7bbb      	ldrb	r3, [r7, #14]
 8006da2:	4619      	mov	r1, r3
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f003 ff99 	bl	800acdc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 fd23 	bl	80077f6 <USBD_CtlSendStatus>

              break;
 8006db0:	e004      	b.n	8006dbc <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8006db2:	6839      	ldr	r1, [r7, #0]
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f000 fc53 	bl	8007660 <USBD_CtlError>
              break;
 8006dba:	bf00      	nop
          }
          break;
 8006dbc:	e0ec      	b.n	8006f98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d002      	beq.n	8006dd0 <USBD_StdEPReq+0xe6>
 8006dca:	2b03      	cmp	r3, #3
 8006dcc:	d016      	beq.n	8006dfc <USBD_StdEPReq+0x112>
 8006dce:	e030      	b.n	8006e32 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006dd0:	7bbb      	ldrb	r3, [r7, #14]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00d      	beq.n	8006df2 <USBD_StdEPReq+0x108>
 8006dd6:	7bbb      	ldrb	r3, [r7, #14]
 8006dd8:	2b80      	cmp	r3, #128	; 0x80
 8006dda:	d00a      	beq.n	8006df2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ddc:	7bbb      	ldrb	r3, [r7, #14]
 8006dde:	4619      	mov	r1, r3
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f003 ff7b 	bl	800acdc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006de6:	2180      	movs	r1, #128	; 0x80
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f003 ff77 	bl	800acdc <USBD_LL_StallEP>
 8006dee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006df0:	e025      	b.n	8006e3e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8006df2:	6839      	ldr	r1, [r7, #0]
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fc33 	bl	8007660 <USBD_CtlError>
              break;
 8006dfa:	e020      	b.n	8006e3e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	885b      	ldrh	r3, [r3, #2]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d11b      	bne.n	8006e3c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006e04:	7bbb      	ldrb	r3, [r7, #14]
 8006e06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d004      	beq.n	8006e18 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006e0e:	7bbb      	ldrb	r3, [r7, #14]
 8006e10:	4619      	mov	r1, r3
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f003 ff98 	bl	800ad48 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 fcec 	bl	80077f6 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	6839      	ldr	r1, [r7, #0]
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	4798      	blx	r3
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8006e30:	e004      	b.n	8006e3c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8006e32:	6839      	ldr	r1, [r7, #0]
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 fc13 	bl	8007660 <USBD_CtlError>
              break;
 8006e3a:	e000      	b.n	8006e3e <USBD_StdEPReq+0x154>
              break;
 8006e3c:	bf00      	nop
          }
          break;
 8006e3e:	e0ab      	b.n	8006f98 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	2b02      	cmp	r3, #2
 8006e4a:	d002      	beq.n	8006e52 <USBD_StdEPReq+0x168>
 8006e4c:	2b03      	cmp	r3, #3
 8006e4e:	d032      	beq.n	8006eb6 <USBD_StdEPReq+0x1cc>
 8006e50:	e097      	b.n	8006f82 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006e52:	7bbb      	ldrb	r3, [r7, #14]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d007      	beq.n	8006e68 <USBD_StdEPReq+0x17e>
 8006e58:	7bbb      	ldrb	r3, [r7, #14]
 8006e5a:	2b80      	cmp	r3, #128	; 0x80
 8006e5c:	d004      	beq.n	8006e68 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8006e5e:	6839      	ldr	r1, [r7, #0]
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fbfd 	bl	8007660 <USBD_CtlError>
                break;
 8006e66:	e091      	b.n	8006f8c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	da0b      	bge.n	8006e88 <USBD_StdEPReq+0x19e>
 8006e70:	7bbb      	ldrb	r3, [r7, #14]
 8006e72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006e76:	4613      	mov	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	3310      	adds	r3, #16
 8006e80:	687a      	ldr	r2, [r7, #4]
 8006e82:	4413      	add	r3, r2
 8006e84:	3304      	adds	r3, #4
 8006e86:	e00b      	b.n	8006ea0 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e88:	7bbb      	ldrb	r3, [r7, #14]
 8006e8a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e8e:	4613      	mov	r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	4413      	add	r3, r2
 8006e9e:	3304      	adds	r3, #4
 8006ea0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	4619      	mov	r1, r3
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 fc47 	bl	8007742 <USBD_CtlSendData>
              break;
 8006eb4:	e06a      	b.n	8006f8c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006eb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	da11      	bge.n	8006ee2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006ebe:	7bbb      	ldrb	r3, [r7, #14]
 8006ec0:	f003 020f 	and.w	r2, r3, #15
 8006ec4:	6879      	ldr	r1, [r7, #4]
 8006ec6:	4613      	mov	r3, r2
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4413      	add	r3, r2
 8006ecc:	009b      	lsls	r3, r3, #2
 8006ece:	440b      	add	r3, r1
 8006ed0:	3324      	adds	r3, #36	; 0x24
 8006ed2:	881b      	ldrh	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d117      	bne.n	8006f08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006ed8:	6839      	ldr	r1, [r7, #0]
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 fbc0 	bl	8007660 <USBD_CtlError>
                  break;
 8006ee0:	e054      	b.n	8006f8c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006ee2:	7bbb      	ldrb	r3, [r7, #14]
 8006ee4:	f003 020f 	and.w	r2, r3, #15
 8006ee8:	6879      	ldr	r1, [r7, #4]
 8006eea:	4613      	mov	r3, r2
 8006eec:	009b      	lsls	r3, r3, #2
 8006eee:	4413      	add	r3, r2
 8006ef0:	009b      	lsls	r3, r3, #2
 8006ef2:	440b      	add	r3, r1
 8006ef4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006ef8:	881b      	ldrh	r3, [r3, #0]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d104      	bne.n	8006f08 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8006efe:	6839      	ldr	r1, [r7, #0]
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 fbad 	bl	8007660 <USBD_CtlError>
                  break;
 8006f06:	e041      	b.n	8006f8c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	da0b      	bge.n	8006f28 <USBD_StdEPReq+0x23e>
 8006f10:	7bbb      	ldrb	r3, [r7, #14]
 8006f12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006f16:	4613      	mov	r3, r2
 8006f18:	009b      	lsls	r3, r3, #2
 8006f1a:	4413      	add	r3, r2
 8006f1c:	009b      	lsls	r3, r3, #2
 8006f1e:	3310      	adds	r3, #16
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	4413      	add	r3, r2
 8006f24:	3304      	adds	r3, #4
 8006f26:	e00b      	b.n	8006f40 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006f28:	7bbb      	ldrb	r3, [r7, #14]
 8006f2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006f2e:	4613      	mov	r3, r2
 8006f30:	009b      	lsls	r3, r3, #2
 8006f32:	4413      	add	r3, r2
 8006f34:	009b      	lsls	r3, r3, #2
 8006f36:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006f3a:	687a      	ldr	r2, [r7, #4]
 8006f3c:	4413      	add	r3, r2
 8006f3e:	3304      	adds	r3, #4
 8006f40:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006f42:	7bbb      	ldrb	r3, [r7, #14]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d002      	beq.n	8006f4e <USBD_StdEPReq+0x264>
 8006f48:	7bbb      	ldrb	r3, [r7, #14]
 8006f4a:	2b80      	cmp	r3, #128	; 0x80
 8006f4c:	d103      	bne.n	8006f56 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	2200      	movs	r2, #0
 8006f52:	601a      	str	r2, [r3, #0]
 8006f54:	e00e      	b.n	8006f74 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006f56:	7bbb      	ldrb	r3, [r7, #14]
 8006f58:	4619      	mov	r1, r3
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f003 ff2a 	bl	800adb4 <USBD_LL_IsStallEP>
 8006f60:	4603      	mov	r3, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d003      	beq.n	8006f6e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	2201      	movs	r2, #1
 8006f6a:	601a      	str	r2, [r3, #0]
 8006f6c:	e002      	b.n	8006f74 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	2200      	movs	r2, #0
 8006f72:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2202      	movs	r2, #2
 8006f78:	4619      	mov	r1, r3
 8006f7a:	6878      	ldr	r0, [r7, #4]
 8006f7c:	f000 fbe1 	bl	8007742 <USBD_CtlSendData>
              break;
 8006f80:	e004      	b.n	8006f8c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8006f82:	6839      	ldr	r1, [r7, #0]
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fb6b 	bl	8007660 <USBD_CtlError>
              break;
 8006f8a:	bf00      	nop
          }
          break;
 8006f8c:	e004      	b.n	8006f98 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8006f8e:	6839      	ldr	r1, [r7, #0]
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	f000 fb65 	bl	8007660 <USBD_CtlError>
          break;
 8006f96:	bf00      	nop
      }
      break;
 8006f98:	e004      	b.n	8006fa4 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8006f9a:	6839      	ldr	r1, [r7, #0]
 8006f9c:	6878      	ldr	r0, [r7, #4]
 8006f9e:	f000 fb5f 	bl	8007660 <USBD_CtlError>
      break;
 8006fa2:	bf00      	nop
  }

  return ret;
 8006fa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	3710      	adds	r7, #16
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
	...

08006fb0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
 8006fb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006fba:	2300      	movs	r3, #0
 8006fbc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006fc2:	2300      	movs	r3, #0
 8006fc4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	885b      	ldrh	r3, [r3, #2]
 8006fca:	0a1b      	lsrs	r3, r3, #8
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	3b01      	subs	r3, #1
 8006fd0:	2b0e      	cmp	r3, #14
 8006fd2:	f200 8152 	bhi.w	800727a <USBD_GetDescriptor+0x2ca>
 8006fd6:	a201      	add	r2, pc, #4	; (adr r2, 8006fdc <USBD_GetDescriptor+0x2c>)
 8006fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fdc:	0800704d 	.word	0x0800704d
 8006fe0:	08007065 	.word	0x08007065
 8006fe4:	080070a5 	.word	0x080070a5
 8006fe8:	0800727b 	.word	0x0800727b
 8006fec:	0800727b 	.word	0x0800727b
 8006ff0:	0800721b 	.word	0x0800721b
 8006ff4:	08007247 	.word	0x08007247
 8006ff8:	0800727b 	.word	0x0800727b
 8006ffc:	0800727b 	.word	0x0800727b
 8007000:	0800727b 	.word	0x0800727b
 8007004:	0800727b 	.word	0x0800727b
 8007008:	0800727b 	.word	0x0800727b
 800700c:	0800727b 	.word	0x0800727b
 8007010:	0800727b 	.word	0x0800727b
 8007014:	08007019 	.word	0x08007019
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800701e:	69db      	ldr	r3, [r3, #28]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00b      	beq.n	800703c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800702a:	69db      	ldr	r3, [r3, #28]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	7c12      	ldrb	r2, [r2, #16]
 8007030:	f107 0108 	add.w	r1, r7, #8
 8007034:	4610      	mov	r0, r2
 8007036:	4798      	blx	r3
 8007038:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800703a:	e126      	b.n	800728a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800703c:	6839      	ldr	r1, [r7, #0]
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f000 fb0e 	bl	8007660 <USBD_CtlError>
        err++;
 8007044:	7afb      	ldrb	r3, [r7, #11]
 8007046:	3301      	adds	r3, #1
 8007048:	72fb      	strb	r3, [r7, #11]
      break;
 800704a:	e11e      	b.n	800728a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	7c12      	ldrb	r2, [r2, #16]
 8007058:	f107 0108 	add.w	r1, r7, #8
 800705c:	4610      	mov	r0, r2
 800705e:	4798      	blx	r3
 8007060:	60f8      	str	r0, [r7, #12]
      break;
 8007062:	e112      	b.n	800728a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	7c1b      	ldrb	r3, [r3, #16]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d10d      	bne.n	8007088 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007074:	f107 0208 	add.w	r2, r7, #8
 8007078:	4610      	mov	r0, r2
 800707a:	4798      	blx	r3
 800707c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	3301      	adds	r3, #1
 8007082:	2202      	movs	r2, #2
 8007084:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007086:	e100      	b.n	800728a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800708e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007090:	f107 0208 	add.w	r2, r7, #8
 8007094:	4610      	mov	r0, r2
 8007096:	4798      	blx	r3
 8007098:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	3301      	adds	r3, #1
 800709e:	2202      	movs	r2, #2
 80070a0:	701a      	strb	r2, [r3, #0]
      break;
 80070a2:	e0f2      	b.n	800728a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	885b      	ldrh	r3, [r3, #2]
 80070a8:	b2db      	uxtb	r3, r3
 80070aa:	2b05      	cmp	r3, #5
 80070ac:	f200 80ac 	bhi.w	8007208 <USBD_GetDescriptor+0x258>
 80070b0:	a201      	add	r2, pc, #4	; (adr r2, 80070b8 <USBD_GetDescriptor+0x108>)
 80070b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b6:	bf00      	nop
 80070b8:	080070d1 	.word	0x080070d1
 80070bc:	08007105 	.word	0x08007105
 80070c0:	08007139 	.word	0x08007139
 80070c4:	0800716d 	.word	0x0800716d
 80070c8:	080071a1 	.word	0x080071a1
 80070cc:	080071d5 	.word	0x080071d5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d00b      	beq.n	80070f4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	7c12      	ldrb	r2, [r2, #16]
 80070e8:	f107 0108 	add.w	r1, r7, #8
 80070ec:	4610      	mov	r0, r2
 80070ee:	4798      	blx	r3
 80070f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070f2:	e091      	b.n	8007218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80070f4:	6839      	ldr	r1, [r7, #0]
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fab2 	bl	8007660 <USBD_CtlError>
            err++;
 80070fc:	7afb      	ldrb	r3, [r7, #11]
 80070fe:	3301      	adds	r3, #1
 8007100:	72fb      	strb	r3, [r7, #11]
          break;
 8007102:	e089      	b.n	8007218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d00b      	beq.n	8007128 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	7c12      	ldrb	r2, [r2, #16]
 800711c:	f107 0108 	add.w	r1, r7, #8
 8007120:	4610      	mov	r0, r2
 8007122:	4798      	blx	r3
 8007124:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007126:	e077      	b.n	8007218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007128:	6839      	ldr	r1, [r7, #0]
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	f000 fa98 	bl	8007660 <USBD_CtlError>
            err++;
 8007130:	7afb      	ldrb	r3, [r7, #11]
 8007132:	3301      	adds	r3, #1
 8007134:	72fb      	strb	r3, [r7, #11]
          break;
 8007136:	e06f      	b.n	8007218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d00b      	beq.n	800715c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	7c12      	ldrb	r2, [r2, #16]
 8007150:	f107 0108 	add.w	r1, r7, #8
 8007154:	4610      	mov	r0, r2
 8007156:	4798      	blx	r3
 8007158:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800715a:	e05d      	b.n	8007218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800715c:	6839      	ldr	r1, [r7, #0]
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fa7e 	bl	8007660 <USBD_CtlError>
            err++;
 8007164:	7afb      	ldrb	r3, [r7, #11]
 8007166:	3301      	adds	r3, #1
 8007168:	72fb      	strb	r3, [r7, #11]
          break;
 800716a:	e055      	b.n	8007218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007172:	691b      	ldr	r3, [r3, #16]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d00b      	beq.n	8007190 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800717e:	691b      	ldr	r3, [r3, #16]
 8007180:	687a      	ldr	r2, [r7, #4]
 8007182:	7c12      	ldrb	r2, [r2, #16]
 8007184:	f107 0108 	add.w	r1, r7, #8
 8007188:	4610      	mov	r0, r2
 800718a:	4798      	blx	r3
 800718c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800718e:	e043      	b.n	8007218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007190:	6839      	ldr	r1, [r7, #0]
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f000 fa64 	bl	8007660 <USBD_CtlError>
            err++;
 8007198:	7afb      	ldrb	r3, [r7, #11]
 800719a:	3301      	adds	r3, #1
 800719c:	72fb      	strb	r3, [r7, #11]
          break;
 800719e:	e03b      	b.n	8007218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00b      	beq.n	80071c4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071b2:	695b      	ldr	r3, [r3, #20]
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	7c12      	ldrb	r2, [r2, #16]
 80071b8:	f107 0108 	add.w	r1, r7, #8
 80071bc:	4610      	mov	r0, r2
 80071be:	4798      	blx	r3
 80071c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071c2:	e029      	b.n	8007218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80071c4:	6839      	ldr	r1, [r7, #0]
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 fa4a 	bl	8007660 <USBD_CtlError>
            err++;
 80071cc:	7afb      	ldrb	r3, [r7, #11]
 80071ce:	3301      	adds	r3, #1
 80071d0:	72fb      	strb	r3, [r7, #11]
          break;
 80071d2:	e021      	b.n	8007218 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071da:	699b      	ldr	r3, [r3, #24]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00b      	beq.n	80071f8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	687a      	ldr	r2, [r7, #4]
 80071ea:	7c12      	ldrb	r2, [r2, #16]
 80071ec:	f107 0108 	add.w	r1, r7, #8
 80071f0:	4610      	mov	r0, r2
 80071f2:	4798      	blx	r3
 80071f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80071f6:	e00f      	b.n	8007218 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80071f8:	6839      	ldr	r1, [r7, #0]
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fa30 	bl	8007660 <USBD_CtlError>
            err++;
 8007200:	7afb      	ldrb	r3, [r7, #11]
 8007202:	3301      	adds	r3, #1
 8007204:	72fb      	strb	r3, [r7, #11]
          break;
 8007206:	e007      	b.n	8007218 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007208:	6839      	ldr	r1, [r7, #0]
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 fa28 	bl	8007660 <USBD_CtlError>
          err++;
 8007210:	7afb      	ldrb	r3, [r7, #11]
 8007212:	3301      	adds	r3, #1
 8007214:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8007216:	bf00      	nop
      }
      break;
 8007218:	e037      	b.n	800728a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	7c1b      	ldrb	r3, [r3, #16]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d109      	bne.n	8007236 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800722a:	f107 0208 	add.w	r2, r7, #8
 800722e:	4610      	mov	r0, r2
 8007230:	4798      	blx	r3
 8007232:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007234:	e029      	b.n	800728a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007236:	6839      	ldr	r1, [r7, #0]
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 fa11 	bl	8007660 <USBD_CtlError>
        err++;
 800723e:	7afb      	ldrb	r3, [r7, #11]
 8007240:	3301      	adds	r3, #1
 8007242:	72fb      	strb	r3, [r7, #11]
      break;
 8007244:	e021      	b.n	800728a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	7c1b      	ldrb	r3, [r3, #16]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d10d      	bne.n	800726a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007256:	f107 0208 	add.w	r2, r7, #8
 800725a:	4610      	mov	r0, r2
 800725c:	4798      	blx	r3
 800725e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	3301      	adds	r3, #1
 8007264:	2207      	movs	r2, #7
 8007266:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007268:	e00f      	b.n	800728a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800726a:	6839      	ldr	r1, [r7, #0]
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 f9f7 	bl	8007660 <USBD_CtlError>
        err++;
 8007272:	7afb      	ldrb	r3, [r7, #11]
 8007274:	3301      	adds	r3, #1
 8007276:	72fb      	strb	r3, [r7, #11]
      break;
 8007278:	e007      	b.n	800728a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800727a:	6839      	ldr	r1, [r7, #0]
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f9ef 	bl	8007660 <USBD_CtlError>
      err++;
 8007282:	7afb      	ldrb	r3, [r7, #11]
 8007284:	3301      	adds	r3, #1
 8007286:	72fb      	strb	r3, [r7, #11]
      break;
 8007288:	bf00      	nop
  }

  if (err != 0U)
 800728a:	7afb      	ldrb	r3, [r7, #11]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d11e      	bne.n	80072ce <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	88db      	ldrh	r3, [r3, #6]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d016      	beq.n	80072c6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007298:	893b      	ldrh	r3, [r7, #8]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00e      	beq.n	80072bc <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	88da      	ldrh	r2, [r3, #6]
 80072a2:	893b      	ldrh	r3, [r7, #8]
 80072a4:	4293      	cmp	r3, r2
 80072a6:	bf28      	it	cs
 80072a8:	4613      	movcs	r3, r2
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80072ae:	893b      	ldrh	r3, [r7, #8]
 80072b0:	461a      	mov	r2, r3
 80072b2:	68f9      	ldr	r1, [r7, #12]
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f000 fa44 	bl	8007742 <USBD_CtlSendData>
 80072ba:	e009      	b.n	80072d0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80072bc:	6839      	ldr	r1, [r7, #0]
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 f9ce 	bl	8007660 <USBD_CtlError>
 80072c4:	e004      	b.n	80072d0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 fa95 	bl	80077f6 <USBD_CtlSendStatus>
 80072cc:	e000      	b.n	80072d0 <USBD_GetDescriptor+0x320>
    return;
 80072ce:	bf00      	nop
  }
}
 80072d0:	3710      	adds	r7, #16
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop

080072d8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b084      	sub	sp, #16
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
 80072e0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	889b      	ldrh	r3, [r3, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d131      	bne.n	800734e <USBD_SetAddress+0x76>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	88db      	ldrh	r3, [r3, #6]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d12d      	bne.n	800734e <USBD_SetAddress+0x76>
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	885b      	ldrh	r3, [r3, #2]
 80072f6:	2b7f      	cmp	r3, #127	; 0x7f
 80072f8:	d829      	bhi.n	800734e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	885b      	ldrh	r3, [r3, #2]
 80072fe:	b2db      	uxtb	r3, r3
 8007300:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007304:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800730c:	b2db      	uxtb	r3, r3
 800730e:	2b03      	cmp	r3, #3
 8007310:	d104      	bne.n	800731c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007312:	6839      	ldr	r1, [r7, #0]
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f9a3 	bl	8007660 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800731a:	e01d      	b.n	8007358 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	7bfa      	ldrb	r2, [r7, #15]
 8007320:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007324:	7bfb      	ldrb	r3, [r7, #15]
 8007326:	4619      	mov	r1, r3
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f003 fd6f 	bl	800ae0c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800732e:	6878      	ldr	r0, [r7, #4]
 8007330:	f000 fa61 	bl	80077f6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007334:	7bfb      	ldrb	r3, [r7, #15]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d004      	beq.n	8007344 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2202      	movs	r2, #2
 800733e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007342:	e009      	b.n	8007358 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800734c:	e004      	b.n	8007358 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800734e:	6839      	ldr	r1, [r7, #0]
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f000 f985 	bl	8007660 <USBD_CtlError>
  }
}
 8007356:	bf00      	nop
 8007358:	bf00      	nop
 800735a:	3710      	adds	r7, #16
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800736a:	2300      	movs	r3, #0
 800736c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	885b      	ldrh	r3, [r3, #2]
 8007372:	b2da      	uxtb	r2, r3
 8007374:	4b4c      	ldr	r3, [pc, #304]	; (80074a8 <USBD_SetConfig+0x148>)
 8007376:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007378:	4b4b      	ldr	r3, [pc, #300]	; (80074a8 <USBD_SetConfig+0x148>)
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	2b01      	cmp	r3, #1
 800737e:	d905      	bls.n	800738c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007380:	6839      	ldr	r1, [r7, #0]
 8007382:	6878      	ldr	r0, [r7, #4]
 8007384:	f000 f96c 	bl	8007660 <USBD_CtlError>
    return USBD_FAIL;
 8007388:	2303      	movs	r3, #3
 800738a:	e088      	b.n	800749e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b02      	cmp	r3, #2
 8007396:	d002      	beq.n	800739e <USBD_SetConfig+0x3e>
 8007398:	2b03      	cmp	r3, #3
 800739a:	d025      	beq.n	80073e8 <USBD_SetConfig+0x88>
 800739c:	e071      	b.n	8007482 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800739e:	4b42      	ldr	r3, [pc, #264]	; (80074a8 <USBD_SetConfig+0x148>)
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d01c      	beq.n	80073e0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80073a6:	4b40      	ldr	r3, [pc, #256]	; (80074a8 <USBD_SetConfig+0x148>)
 80073a8:	781b      	ldrb	r3, [r3, #0]
 80073aa:	461a      	mov	r2, r3
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80073b0:	4b3d      	ldr	r3, [pc, #244]	; (80074a8 <USBD_SetConfig+0x148>)
 80073b2:	781b      	ldrb	r3, [r3, #0]
 80073b4:	4619      	mov	r1, r3
 80073b6:	6878      	ldr	r0, [r7, #4]
 80073b8:	f7ff f91e 	bl	80065f8 <USBD_SetClassConfig>
 80073bc:	4603      	mov	r3, r0
 80073be:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d004      	beq.n	80073d0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80073c6:	6839      	ldr	r1, [r7, #0]
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f000 f949 	bl	8007660 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80073ce:	e065      	b.n	800749c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 fa10 	bl	80077f6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2203      	movs	r2, #3
 80073da:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80073de:	e05d      	b.n	800749c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80073e0:	6878      	ldr	r0, [r7, #4]
 80073e2:	f000 fa08 	bl	80077f6 <USBD_CtlSendStatus>
      break;
 80073e6:	e059      	b.n	800749c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80073e8:	4b2f      	ldr	r3, [pc, #188]	; (80074a8 <USBD_SetConfig+0x148>)
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d112      	bne.n	8007416 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80073f8:	4b2b      	ldr	r3, [pc, #172]	; (80074a8 <USBD_SetConfig+0x148>)
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	461a      	mov	r2, r3
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007402:	4b29      	ldr	r3, [pc, #164]	; (80074a8 <USBD_SetConfig+0x148>)
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	4619      	mov	r1, r3
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f7ff f911 	bl	8006630 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f000 f9f1 	bl	80077f6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007414:	e042      	b.n	800749c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007416:	4b24      	ldr	r3, [pc, #144]	; (80074a8 <USBD_SetConfig+0x148>)
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	461a      	mov	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	429a      	cmp	r2, r3
 8007422:	d02a      	beq.n	800747a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	b2db      	uxtb	r3, r3
 800742a:	4619      	mov	r1, r3
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f7ff f8ff 	bl	8006630 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007432:	4b1d      	ldr	r3, [pc, #116]	; (80074a8 <USBD_SetConfig+0x148>)
 8007434:	781b      	ldrb	r3, [r3, #0]
 8007436:	461a      	mov	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800743c:	4b1a      	ldr	r3, [pc, #104]	; (80074a8 <USBD_SetConfig+0x148>)
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	4619      	mov	r1, r3
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7ff f8d8 	bl	80065f8 <USBD_SetClassConfig>
 8007448:	4603      	mov	r3, r0
 800744a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800744c:	7bfb      	ldrb	r3, [r7, #15]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00f      	beq.n	8007472 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007452:	6839      	ldr	r1, [r7, #0]
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f000 f903 	bl	8007660 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	685b      	ldr	r3, [r3, #4]
 800745e:	b2db      	uxtb	r3, r3
 8007460:	4619      	mov	r1, r3
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f7ff f8e4 	bl	8006630 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2202      	movs	r2, #2
 800746c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007470:	e014      	b.n	800749c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007472:	6878      	ldr	r0, [r7, #4]
 8007474:	f000 f9bf 	bl	80077f6 <USBD_CtlSendStatus>
      break;
 8007478:	e010      	b.n	800749c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f9bb 	bl	80077f6 <USBD_CtlSendStatus>
      break;
 8007480:	e00c      	b.n	800749c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007482:	6839      	ldr	r1, [r7, #0]
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f8eb 	bl	8007660 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800748a:	4b07      	ldr	r3, [pc, #28]	; (80074a8 <USBD_SetConfig+0x148>)
 800748c:	781b      	ldrb	r3, [r3, #0]
 800748e:	4619      	mov	r1, r3
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f7ff f8cd 	bl	8006630 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007496:	2303      	movs	r3, #3
 8007498:	73fb      	strb	r3, [r7, #15]
      break;
 800749a:	bf00      	nop
  }

  return ret;
 800749c:	7bfb      	ldrb	r3, [r7, #15]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3710      	adds	r7, #16
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	200001cc 	.word	0x200001cc

080074ac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	88db      	ldrh	r3, [r3, #6]
 80074ba:	2b01      	cmp	r3, #1
 80074bc:	d004      	beq.n	80074c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80074be:	6839      	ldr	r1, [r7, #0]
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f8cd 	bl	8007660 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80074c6:	e023      	b.n	8007510 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074ce:	b2db      	uxtb	r3, r3
 80074d0:	2b02      	cmp	r3, #2
 80074d2:	dc02      	bgt.n	80074da <USBD_GetConfig+0x2e>
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	dc03      	bgt.n	80074e0 <USBD_GetConfig+0x34>
 80074d8:	e015      	b.n	8007506 <USBD_GetConfig+0x5a>
 80074da:	2b03      	cmp	r3, #3
 80074dc:	d00b      	beq.n	80074f6 <USBD_GetConfig+0x4a>
 80074de:	e012      	b.n	8007506 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2200      	movs	r2, #0
 80074e4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	3308      	adds	r3, #8
 80074ea:	2201      	movs	r2, #1
 80074ec:	4619      	mov	r1, r3
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 f927 	bl	8007742 <USBD_CtlSendData>
        break;
 80074f4:	e00c      	b.n	8007510 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	3304      	adds	r3, #4
 80074fa:	2201      	movs	r2, #1
 80074fc:	4619      	mov	r1, r3
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f91f 	bl	8007742 <USBD_CtlSendData>
        break;
 8007504:	e004      	b.n	8007510 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007506:	6839      	ldr	r1, [r7, #0]
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f000 f8a9 	bl	8007660 <USBD_CtlError>
        break;
 800750e:	bf00      	nop
}
 8007510:	bf00      	nop
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007528:	b2db      	uxtb	r3, r3
 800752a:	3b01      	subs	r3, #1
 800752c:	2b02      	cmp	r3, #2
 800752e:	d81e      	bhi.n	800756e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	88db      	ldrh	r3, [r3, #6]
 8007534:	2b02      	cmp	r3, #2
 8007536:	d004      	beq.n	8007542 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007538:	6839      	ldr	r1, [r7, #0]
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 f890 	bl	8007660 <USBD_CtlError>
        break;
 8007540:	e01a      	b.n	8007578 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2201      	movs	r2, #1
 8007546:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800754e:	2b00      	cmp	r3, #0
 8007550:	d005      	beq.n	800755e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	f043 0202 	orr.w	r2, r3, #2
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	330c      	adds	r3, #12
 8007562:	2202      	movs	r2, #2
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f8eb 	bl	8007742 <USBD_CtlSendData>
      break;
 800756c:	e004      	b.n	8007578 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800756e:	6839      	ldr	r1, [r7, #0]
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f875 	bl	8007660 <USBD_CtlError>
      break;
 8007576:	bf00      	nop
  }
}
 8007578:	bf00      	nop
 800757a:	3708      	adds	r7, #8
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b082      	sub	sp, #8
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
 8007588:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	885b      	ldrh	r3, [r3, #2]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d106      	bne.n	80075a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f92b 	bl	80077f6 <USBD_CtlSendStatus>
  }
}
 80075a0:	bf00      	nop
 80075a2:	3708      	adds	r7, #8
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b082      	sub	sp, #8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
 80075b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	3b01      	subs	r3, #1
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d80b      	bhi.n	80075d8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	885b      	ldrh	r3, [r3, #2]
 80075c4:	2b01      	cmp	r3, #1
 80075c6:	d10c      	bne.n	80075e2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f910 	bl	80077f6 <USBD_CtlSendStatus>
      }
      break;
 80075d6:	e004      	b.n	80075e2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80075d8:	6839      	ldr	r1, [r7, #0]
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f840 	bl	8007660 <USBD_CtlError>
      break;
 80075e0:	e000      	b.n	80075e4 <USBD_ClrFeature+0x3c>
      break;
 80075e2:	bf00      	nop
  }
}
 80075e4:	bf00      	nop
 80075e6:	3708      	adds	r7, #8
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	781a      	ldrb	r2, [r3, #0]
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	3301      	adds	r3, #1
 8007606:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	781a      	ldrb	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	3301      	adds	r3, #1
 8007614:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f7ff fa91 	bl	8006b3e <SWAPBYTE>
 800761c:	4603      	mov	r3, r0
 800761e:	461a      	mov	r2, r3
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	3301      	adds	r3, #1
 8007628:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	3301      	adds	r3, #1
 800762e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f7ff fa84 	bl	8006b3e <SWAPBYTE>
 8007636:	4603      	mov	r3, r0
 8007638:	461a      	mov	r2, r3
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	3301      	adds	r3, #1
 8007642:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	3301      	adds	r3, #1
 8007648:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800764a:	68f8      	ldr	r0, [r7, #12]
 800764c:	f7ff fa77 	bl	8006b3e <SWAPBYTE>
 8007650:	4603      	mov	r3, r0
 8007652:	461a      	mov	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	80da      	strh	r2, [r3, #6]
}
 8007658:	bf00      	nop
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b082      	sub	sp, #8
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
 8007668:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800766a:	2180      	movs	r1, #128	; 0x80
 800766c:	6878      	ldr	r0, [r7, #4]
 800766e:	f003 fb35 	bl	800acdc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007672:	2100      	movs	r1, #0
 8007674:	6878      	ldr	r0, [r7, #4]
 8007676:	f003 fb31 	bl	800acdc <USBD_LL_StallEP>
}
 800767a:	bf00      	nop
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b086      	sub	sp, #24
 8007686:	af00      	add	r7, sp, #0
 8007688:	60f8      	str	r0, [r7, #12]
 800768a:	60b9      	str	r1, [r7, #8]
 800768c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800768e:	2300      	movs	r3, #0
 8007690:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	2b00      	cmp	r3, #0
 8007696:	d036      	beq.n	8007706 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800769c:	6938      	ldr	r0, [r7, #16]
 800769e:	f000 f836 	bl	800770e <USBD_GetLen>
 80076a2:	4603      	mov	r3, r0
 80076a4:	3301      	adds	r3, #1
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	005b      	lsls	r3, r3, #1
 80076aa:	b29a      	uxth	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80076b0:	7dfb      	ldrb	r3, [r7, #23]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	4413      	add	r3, r2
 80076b6:	687a      	ldr	r2, [r7, #4]
 80076b8:	7812      	ldrb	r2, [r2, #0]
 80076ba:	701a      	strb	r2, [r3, #0]
  idx++;
 80076bc:	7dfb      	ldrb	r3, [r7, #23]
 80076be:	3301      	adds	r3, #1
 80076c0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80076c2:	7dfb      	ldrb	r3, [r7, #23]
 80076c4:	68ba      	ldr	r2, [r7, #8]
 80076c6:	4413      	add	r3, r2
 80076c8:	2203      	movs	r2, #3
 80076ca:	701a      	strb	r2, [r3, #0]
  idx++;
 80076cc:	7dfb      	ldrb	r3, [r7, #23]
 80076ce:	3301      	adds	r3, #1
 80076d0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80076d2:	e013      	b.n	80076fc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80076d4:	7dfb      	ldrb	r3, [r7, #23]
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	4413      	add	r3, r2
 80076da:	693a      	ldr	r2, [r7, #16]
 80076dc:	7812      	ldrb	r2, [r2, #0]
 80076de:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	3301      	adds	r3, #1
 80076e4:	613b      	str	r3, [r7, #16]
    idx++;
 80076e6:	7dfb      	ldrb	r3, [r7, #23]
 80076e8:	3301      	adds	r3, #1
 80076ea:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80076ec:	7dfb      	ldrb	r3, [r7, #23]
 80076ee:	68ba      	ldr	r2, [r7, #8]
 80076f0:	4413      	add	r3, r2
 80076f2:	2200      	movs	r2, #0
 80076f4:	701a      	strb	r2, [r3, #0]
    idx++;
 80076f6:	7dfb      	ldrb	r3, [r7, #23]
 80076f8:	3301      	adds	r3, #1
 80076fa:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	781b      	ldrb	r3, [r3, #0]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d1e7      	bne.n	80076d4 <USBD_GetString+0x52>
 8007704:	e000      	b.n	8007708 <USBD_GetString+0x86>
    return;
 8007706:	bf00      	nop
  }
}
 8007708:	3718      	adds	r7, #24
 800770a:	46bd      	mov	sp, r7
 800770c:	bd80      	pop	{r7, pc}

0800770e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800770e:	b480      	push	{r7}
 8007710:	b085      	sub	sp, #20
 8007712:	af00      	add	r7, sp, #0
 8007714:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007716:	2300      	movs	r3, #0
 8007718:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800771e:	e005      	b.n	800772c <USBD_GetLen+0x1e>
  {
    len++;
 8007720:	7bfb      	ldrb	r3, [r7, #15]
 8007722:	3301      	adds	r3, #1
 8007724:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	3301      	adds	r3, #1
 800772a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	781b      	ldrb	r3, [r3, #0]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d1f5      	bne.n	8007720 <USBD_GetLen+0x12>
  }

  return len;
 8007734:	7bfb      	ldrb	r3, [r7, #15]
}
 8007736:	4618      	mov	r0, r3
 8007738:	3714      	adds	r7, #20
 800773a:	46bd      	mov	sp, r7
 800773c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007740:	4770      	bx	lr

08007742 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b084      	sub	sp, #16
 8007746:	af00      	add	r7, sp, #0
 8007748:	60f8      	str	r0, [r7, #12]
 800774a:	60b9      	str	r1, [r7, #8]
 800774c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	2202      	movs	r2, #2
 8007752:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	687a      	ldr	r2, [r7, #4]
 800775a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	687a      	ldr	r2, [r7, #4]
 8007760:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	68ba      	ldr	r2, [r7, #8]
 8007766:	2100      	movs	r1, #0
 8007768:	68f8      	ldr	r0, [r7, #12]
 800776a:	f003 fb85 	bl	800ae78 <USBD_LL_Transmit>

  return USBD_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3710      	adds	r7, #16
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	68ba      	ldr	r2, [r7, #8]
 8007788:	2100      	movs	r1, #0
 800778a:	68f8      	ldr	r0, [r7, #12]
 800778c:	f003 fb74 	bl	800ae78 <USBD_LL_Transmit>

  return USBD_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	3710      	adds	r7, #16
 8007796:	46bd      	mov	sp, r7
 8007798:	bd80      	pop	{r7, pc}

0800779a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800779a:	b580      	push	{r7, lr}
 800779c:	b084      	sub	sp, #16
 800779e:	af00      	add	r7, sp, #0
 80077a0:	60f8      	str	r0, [r7, #12]
 80077a2:	60b9      	str	r1, [r7, #8]
 80077a4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2203      	movs	r2, #3
 80077aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68ba      	ldr	r2, [r7, #8]
 80077c2:	2100      	movs	r1, #0
 80077c4:	68f8      	ldr	r0, [r7, #12]
 80077c6:	f003 fb8f 	bl	800aee8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077ca:	2300      	movs	r3, #0
}
 80077cc:	4618      	mov	r0, r3
 80077ce:	3710      	adds	r7, #16
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b084      	sub	sp, #16
 80077d8:	af00      	add	r7, sp, #0
 80077da:	60f8      	str	r0, [r7, #12]
 80077dc:	60b9      	str	r1, [r7, #8]
 80077de:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	68ba      	ldr	r2, [r7, #8]
 80077e4:	2100      	movs	r1, #0
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f003 fb7e 	bl	800aee8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3710      	adds	r7, #16
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b082      	sub	sp, #8
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2204      	movs	r2, #4
 8007802:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007806:	2300      	movs	r3, #0
 8007808:	2200      	movs	r2, #0
 800780a:	2100      	movs	r1, #0
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f003 fb33 	bl	800ae78 <USBD_LL_Transmit>

  return USBD_OK;
 8007812:	2300      	movs	r3, #0
}
 8007814:	4618      	mov	r0, r3
 8007816:	3708      	adds	r7, #8
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b082      	sub	sp, #8
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2205      	movs	r2, #5
 8007828:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800782c:	2300      	movs	r3, #0
 800782e:	2200      	movs	r2, #0
 8007830:	2100      	movs	r1, #0
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f003 fb58 	bl	800aee8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3708      	adds	r7, #8
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
	...

08007844 <__NVIC_SetPriority>:
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	4603      	mov	r3, r0
 800784c:	6039      	str	r1, [r7, #0]
 800784e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007850:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007854:	2b00      	cmp	r3, #0
 8007856:	db0a      	blt.n	800786e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	b2da      	uxtb	r2, r3
 800785c:	490c      	ldr	r1, [pc, #48]	; (8007890 <__NVIC_SetPriority+0x4c>)
 800785e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007862:	0112      	lsls	r2, r2, #4
 8007864:	b2d2      	uxtb	r2, r2
 8007866:	440b      	add	r3, r1
 8007868:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800786c:	e00a      	b.n	8007884 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	b2da      	uxtb	r2, r3
 8007872:	4908      	ldr	r1, [pc, #32]	; (8007894 <__NVIC_SetPriority+0x50>)
 8007874:	79fb      	ldrb	r3, [r7, #7]
 8007876:	f003 030f 	and.w	r3, r3, #15
 800787a:	3b04      	subs	r3, #4
 800787c:	0112      	lsls	r2, r2, #4
 800787e:	b2d2      	uxtb	r2, r2
 8007880:	440b      	add	r3, r1
 8007882:	761a      	strb	r2, [r3, #24]
}
 8007884:	bf00      	nop
 8007886:	370c      	adds	r7, #12
 8007888:	46bd      	mov	sp, r7
 800788a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788e:	4770      	bx	lr
 8007890:	e000e100 	.word	0xe000e100
 8007894:	e000ed00 	.word	0xe000ed00

08007898 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007898:	b580      	push	{r7, lr}
 800789a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800789c:	2100      	movs	r1, #0
 800789e:	f06f 0004 	mvn.w	r0, #4
 80078a2:	f7ff ffcf 	bl	8007844 <__NVIC_SetPriority>
#endif
}
 80078a6:	bf00      	nop
 80078a8:	bd80      	pop	{r7, pc}
	...

080078ac <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078b2:	f3ef 8305 	mrs	r3, IPSR
 80078b6:	603b      	str	r3, [r7, #0]
  return(result);
 80078b8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d003      	beq.n	80078c6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80078be:	f06f 0305 	mvn.w	r3, #5
 80078c2:	607b      	str	r3, [r7, #4]
 80078c4:	e00c      	b.n	80078e0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80078c6:	4b0a      	ldr	r3, [pc, #40]	; (80078f0 <osKernelInitialize+0x44>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d105      	bne.n	80078da <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80078ce:	4b08      	ldr	r3, [pc, #32]	; (80078f0 <osKernelInitialize+0x44>)
 80078d0:	2201      	movs	r2, #1
 80078d2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80078d4:	2300      	movs	r3, #0
 80078d6:	607b      	str	r3, [r7, #4]
 80078d8:	e002      	b.n	80078e0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80078da:	f04f 33ff 	mov.w	r3, #4294967295
 80078de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80078e0:	687b      	ldr	r3, [r7, #4]
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	370c      	adds	r7, #12
 80078e6:	46bd      	mov	sp, r7
 80078e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	200001d0 	.word	0x200001d0

080078f4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b082      	sub	sp, #8
 80078f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80078fa:	f3ef 8305 	mrs	r3, IPSR
 80078fe:	603b      	str	r3, [r7, #0]
  return(result);
 8007900:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007902:	2b00      	cmp	r3, #0
 8007904:	d003      	beq.n	800790e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007906:	f06f 0305 	mvn.w	r3, #5
 800790a:	607b      	str	r3, [r7, #4]
 800790c:	e010      	b.n	8007930 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800790e:	4b0b      	ldr	r3, [pc, #44]	; (800793c <osKernelStart+0x48>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	2b01      	cmp	r3, #1
 8007914:	d109      	bne.n	800792a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007916:	f7ff ffbf 	bl	8007898 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800791a:	4b08      	ldr	r3, [pc, #32]	; (800793c <osKernelStart+0x48>)
 800791c:	2202      	movs	r2, #2
 800791e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007920:	f001 f866 	bl	80089f0 <vTaskStartScheduler>
      stat = osOK;
 8007924:	2300      	movs	r3, #0
 8007926:	607b      	str	r3, [r7, #4]
 8007928:	e002      	b.n	8007930 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800792a:	f04f 33ff 	mov.w	r3, #4294967295
 800792e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007930:	687b      	ldr	r3, [r7, #4]
}
 8007932:	4618      	mov	r0, r3
 8007934:	3708      	adds	r7, #8
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	200001d0 	.word	0x200001d0

08007940 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007940:	b580      	push	{r7, lr}
 8007942:	b08e      	sub	sp, #56	; 0x38
 8007944:	af04      	add	r7, sp, #16
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800794c:	2300      	movs	r3, #0
 800794e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007950:	f3ef 8305 	mrs	r3, IPSR
 8007954:	617b      	str	r3, [r7, #20]
  return(result);
 8007956:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007958:	2b00      	cmp	r3, #0
 800795a:	d17e      	bne.n	8007a5a <osThreadNew+0x11a>
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d07b      	beq.n	8007a5a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007962:	2380      	movs	r3, #128	; 0x80
 8007964:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007966:	2318      	movs	r3, #24
 8007968:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800796a:	2300      	movs	r3, #0
 800796c:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800796e:	f04f 33ff 	mov.w	r3, #4294967295
 8007972:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d045      	beq.n	8007a06 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d002      	beq.n	8007988 <osThreadNew+0x48>
        name = attr->name;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	699b      	ldr	r3, [r3, #24]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d002      	beq.n	8007996 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d008      	beq.n	80079ae <osThreadNew+0x6e>
 800799c:	69fb      	ldr	r3, [r7, #28]
 800799e:	2b38      	cmp	r3, #56	; 0x38
 80079a0:	d805      	bhi.n	80079ae <osThreadNew+0x6e>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f003 0301 	and.w	r3, r3, #1
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d001      	beq.n	80079b2 <osThreadNew+0x72>
        return (NULL);
 80079ae:	2300      	movs	r3, #0
 80079b0:	e054      	b.n	8007a5c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	695b      	ldr	r3, [r3, #20]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d003      	beq.n	80079c2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	089b      	lsrs	r3, r3, #2
 80079c0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00e      	beq.n	80079e8 <osThreadNew+0xa8>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	2b5b      	cmp	r3, #91	; 0x5b
 80079d0:	d90a      	bls.n	80079e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d006      	beq.n	80079e8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	695b      	ldr	r3, [r3, #20]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d002      	beq.n	80079e8 <osThreadNew+0xa8>
        mem = 1;
 80079e2:	2301      	movs	r3, #1
 80079e4:	61bb      	str	r3, [r7, #24]
 80079e6:	e010      	b.n	8007a0a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d10c      	bne.n	8007a0a <osThreadNew+0xca>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d108      	bne.n	8007a0a <osThreadNew+0xca>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d104      	bne.n	8007a0a <osThreadNew+0xca>
          mem = 0;
 8007a00:	2300      	movs	r3, #0
 8007a02:	61bb      	str	r3, [r7, #24]
 8007a04:	e001      	b.n	8007a0a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007a06:	2300      	movs	r3, #0
 8007a08:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d110      	bne.n	8007a32 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007a14:	687a      	ldr	r2, [r7, #4]
 8007a16:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007a18:	9202      	str	r2, [sp, #8]
 8007a1a:	9301      	str	r3, [sp, #4]
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	9300      	str	r3, [sp, #0]
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	6a3a      	ldr	r2, [r7, #32]
 8007a24:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a26:	68f8      	ldr	r0, [r7, #12]
 8007a28:	f000 fe0c 	bl	8008644 <xTaskCreateStatic>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	613b      	str	r3, [r7, #16]
 8007a30:	e013      	b.n	8007a5a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d110      	bne.n	8007a5a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007a38:	6a3b      	ldr	r3, [r7, #32]
 8007a3a:	b29a      	uxth	r2, r3
 8007a3c:	f107 0310 	add.w	r3, r7, #16
 8007a40:	9301      	str	r3, [sp, #4]
 8007a42:	69fb      	ldr	r3, [r7, #28]
 8007a44:	9300      	str	r3, [sp, #0]
 8007a46:	68bb      	ldr	r3, [r7, #8]
 8007a48:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	f000 fe57 	bl	80086fe <xTaskCreate>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d001      	beq.n	8007a5a <osThreadNew+0x11a>
            hTask = NULL;
 8007a56:	2300      	movs	r3, #0
 8007a58:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007a5a:	693b      	ldr	r3, [r7, #16]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3728      	adds	r7, #40	; 0x28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}

08007a64 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007a6c:	f3ef 8305 	mrs	r3, IPSR
 8007a70:	60bb      	str	r3, [r7, #8]
  return(result);
 8007a72:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d003      	beq.n	8007a80 <osDelay+0x1c>
    stat = osErrorISR;
 8007a78:	f06f 0305 	mvn.w	r3, #5
 8007a7c:	60fb      	str	r3, [r7, #12]
 8007a7e:	e007      	b.n	8007a90 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007a80:	2300      	movs	r3, #0
 8007a82:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d002      	beq.n	8007a90 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 ff7c 	bl	8008988 <vTaskDelay>
    }
  }

  return (stat);
 8007a90:	68fb      	ldr	r3, [r7, #12]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
	...

08007a9c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007a9c:	b480      	push	{r7}
 8007a9e:	b085      	sub	sp, #20
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	4a07      	ldr	r2, [pc, #28]	; (8007ac8 <vApplicationGetIdleTaskMemory+0x2c>)
 8007aac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	4a06      	ldr	r2, [pc, #24]	; (8007acc <vApplicationGetIdleTaskMemory+0x30>)
 8007ab2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2280      	movs	r2, #128	; 0x80
 8007ab8:	601a      	str	r2, [r3, #0]
}
 8007aba:	bf00      	nop
 8007abc:	3714      	adds	r7, #20
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac4:	4770      	bx	lr
 8007ac6:	bf00      	nop
 8007ac8:	200001d4 	.word	0x200001d4
 8007acc:	20000230 	.word	0x20000230

08007ad0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007ad0:	b480      	push	{r7}
 8007ad2:	b085      	sub	sp, #20
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	4a07      	ldr	r2, [pc, #28]	; (8007afc <vApplicationGetTimerTaskMemory+0x2c>)
 8007ae0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	4a06      	ldr	r2, [pc, #24]	; (8007b00 <vApplicationGetTimerTaskMemory+0x30>)
 8007ae6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007aee:	601a      	str	r2, [r3, #0]
}
 8007af0:	bf00      	nop
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr
 8007afc:	20000430 	.word	0x20000430
 8007b00:	2000048c 	.word	0x2000048c

08007b04 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f103 0208 	add.w	r2, r3, #8
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f04f 32ff 	mov.w	r2, #4294967295
 8007b1c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	f103 0208 	add.w	r2, r3, #8
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f103 0208 	add.w	r2, r3, #8
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2200      	movs	r2, #0
 8007b36:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007b38:	bf00      	nop
 8007b3a:	370c      	adds	r7, #12
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007b44:	b480      	push	{r7}
 8007b46:	b083      	sub	sp, #12
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007b52:	bf00      	nop
 8007b54:	370c      	adds	r7, #12
 8007b56:	46bd      	mov	sp, r7
 8007b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5c:	4770      	bx	lr

08007b5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007b5e:	b480      	push	{r7}
 8007b60:	b085      	sub	sp, #20
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
 8007b66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	689a      	ldr	r2, [r3, #8]
 8007b78:	683b      	ldr	r3, [r7, #0]
 8007b7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	689b      	ldr	r3, [r3, #8]
 8007b80:	683a      	ldr	r2, [r7, #0]
 8007b82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	683a      	ldr	r2, [r7, #0]
 8007b88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007b8a:	683b      	ldr	r3, [r7, #0]
 8007b8c:	687a      	ldr	r2, [r7, #4]
 8007b8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	1c5a      	adds	r2, r3, #1
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	601a      	str	r2, [r3, #0]
}
 8007b9a:	bf00      	nop
 8007b9c:	3714      	adds	r7, #20
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba4:	4770      	bx	lr

08007ba6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ba6:	b480      	push	{r7}
 8007ba8:	b085      	sub	sp, #20
 8007baa:	af00      	add	r7, sp, #0
 8007bac:	6078      	str	r0, [r7, #4]
 8007bae:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bbc:	d103      	bne.n	8007bc6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	60fb      	str	r3, [r7, #12]
 8007bc4:	e00c      	b.n	8007be0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	3308      	adds	r3, #8
 8007bca:	60fb      	str	r3, [r7, #12]
 8007bcc:	e002      	b.n	8007bd4 <vListInsert+0x2e>
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	60fb      	str	r3, [r7, #12]
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	68ba      	ldr	r2, [r7, #8]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d2f6      	bcs.n	8007bce <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	685a      	ldr	r2, [r3, #4]
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	685b      	ldr	r3, [r3, #4]
 8007bec:	683a      	ldr	r2, [r7, #0]
 8007bee:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	1c5a      	adds	r2, r3, #1
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	601a      	str	r2, [r3, #0]
}
 8007c0c:	bf00      	nop
 8007c0e:	3714      	adds	r7, #20
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	691b      	ldr	r3, [r3, #16]
 8007c24:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	6892      	ldr	r2, [r2, #8]
 8007c2e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	689b      	ldr	r3, [r3, #8]
 8007c34:	687a      	ldr	r2, [r7, #4]
 8007c36:	6852      	ldr	r2, [r2, #4]
 8007c38:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	687a      	ldr	r2, [r7, #4]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d103      	bne.n	8007c4c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689a      	ldr	r2, [r3, #8]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2200      	movs	r2, #0
 8007c50:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	1e5a      	subs	r2, r3, #1
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3714      	adds	r7, #20
 8007c64:	46bd      	mov	sp, r7
 8007c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6a:	4770      	bx	lr

08007c6c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b084      	sub	sp, #16
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	6078      	str	r0, [r7, #4]
 8007c74:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10a      	bne.n	8007c96 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007c92:	bf00      	nop
 8007c94:	e7fe      	b.n	8007c94 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007c96:	f002 f84d 	bl	8009d34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ca2:	68f9      	ldr	r1, [r7, #12]
 8007ca4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ca6:	fb01 f303 	mul.w	r3, r1, r3
 8007caa:	441a      	add	r2, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681a      	ldr	r2, [r3, #0]
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cc6:	3b01      	subs	r3, #1
 8007cc8:	68f9      	ldr	r1, [r7, #12]
 8007cca:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007ccc:	fb01 f303 	mul.w	r3, r1, r3
 8007cd0:	441a      	add	r2, r3
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	22ff      	movs	r2, #255	; 0xff
 8007cda:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	22ff      	movs	r2, #255	; 0xff
 8007ce2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d114      	bne.n	8007d16 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	691b      	ldr	r3, [r3, #16]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d01a      	beq.n	8007d2a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	3310      	adds	r3, #16
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	f001 f903 	bl	8008f04 <xTaskRemoveFromEventList>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d012      	beq.n	8007d2a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007d04:	4b0c      	ldr	r3, [pc, #48]	; (8007d38 <xQueueGenericReset+0xcc>)
 8007d06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d0a:	601a      	str	r2, [r3, #0]
 8007d0c:	f3bf 8f4f 	dsb	sy
 8007d10:	f3bf 8f6f 	isb	sy
 8007d14:	e009      	b.n	8007d2a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	3310      	adds	r3, #16
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f7ff fef2 	bl	8007b04 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	3324      	adds	r3, #36	; 0x24
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7ff feed 	bl	8007b04 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007d2a:	f002 f833 	bl	8009d94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007d2e:	2301      	movs	r3, #1
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3710      	adds	r7, #16
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	e000ed04 	.word	0xe000ed04

08007d3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b08e      	sub	sp, #56	; 0x38
 8007d40:	af02      	add	r7, sp, #8
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	60b9      	str	r1, [r7, #8]
 8007d46:	607a      	str	r2, [r7, #4]
 8007d48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10a      	bne.n	8007d66 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8007d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d54:	f383 8811 	msr	BASEPRI, r3
 8007d58:	f3bf 8f6f 	isb	sy
 8007d5c:	f3bf 8f4f 	dsb	sy
 8007d60:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007d62:	bf00      	nop
 8007d64:	e7fe      	b.n	8007d64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d10a      	bne.n	8007d82 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007d6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d70:	f383 8811 	msr	BASEPRI, r3
 8007d74:	f3bf 8f6f 	isb	sy
 8007d78:	f3bf 8f4f 	dsb	sy
 8007d7c:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007d7e:	bf00      	nop
 8007d80:	e7fe      	b.n	8007d80 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d002      	beq.n	8007d8e <xQueueGenericCreateStatic+0x52>
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d001      	beq.n	8007d92 <xQueueGenericCreateStatic+0x56>
 8007d8e:	2301      	movs	r3, #1
 8007d90:	e000      	b.n	8007d94 <xQueueGenericCreateStatic+0x58>
 8007d92:	2300      	movs	r3, #0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d10a      	bne.n	8007dae <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007d98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9c:	f383 8811 	msr	BASEPRI, r3
 8007da0:	f3bf 8f6f 	isb	sy
 8007da4:	f3bf 8f4f 	dsb	sy
 8007da8:	623b      	str	r3, [r7, #32]
}
 8007daa:	bf00      	nop
 8007dac:	e7fe      	b.n	8007dac <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d102      	bne.n	8007dba <xQueueGenericCreateStatic+0x7e>
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d101      	bne.n	8007dbe <xQueueGenericCreateStatic+0x82>
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e000      	b.n	8007dc0 <xQueueGenericCreateStatic+0x84>
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d10a      	bne.n	8007dda <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8007dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc8:	f383 8811 	msr	BASEPRI, r3
 8007dcc:	f3bf 8f6f 	isb	sy
 8007dd0:	f3bf 8f4f 	dsb	sy
 8007dd4:	61fb      	str	r3, [r7, #28]
}
 8007dd6:	bf00      	nop
 8007dd8:	e7fe      	b.n	8007dd8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007dda:	2350      	movs	r3, #80	; 0x50
 8007ddc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	2b50      	cmp	r3, #80	; 0x50
 8007de2:	d00a      	beq.n	8007dfa <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8007de4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007de8:	f383 8811 	msr	BASEPRI, r3
 8007dec:	f3bf 8f6f 	isb	sy
 8007df0:	f3bf 8f4f 	dsb	sy
 8007df4:	61bb      	str	r3, [r7, #24]
}
 8007df6:	bf00      	nop
 8007df8:	e7fe      	b.n	8007df8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007dfa:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00d      	beq.n	8007e22 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007e0e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007e12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e14:	9300      	str	r3, [sp, #0]
 8007e16:	4613      	mov	r3, r2
 8007e18:	687a      	ldr	r2, [r7, #4]
 8007e1a:	68b9      	ldr	r1, [r7, #8]
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f000 f805 	bl	8007e2c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007e24:	4618      	mov	r0, r3
 8007e26:	3730      	adds	r7, #48	; 0x30
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	bd80      	pop	{r7, pc}

08007e2c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	60f8      	str	r0, [r7, #12]
 8007e34:	60b9      	str	r1, [r7, #8]
 8007e36:	607a      	str	r2, [r7, #4]
 8007e38:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d103      	bne.n	8007e48 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007e40:	69bb      	ldr	r3, [r7, #24]
 8007e42:	69ba      	ldr	r2, [r7, #24]
 8007e44:	601a      	str	r2, [r3, #0]
 8007e46:	e002      	b.n	8007e4e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007e48:	69bb      	ldr	r3, [r7, #24]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007e4e:	69bb      	ldr	r3, [r7, #24]
 8007e50:	68fa      	ldr	r2, [r7, #12]
 8007e52:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007e54:	69bb      	ldr	r3, [r7, #24]
 8007e56:	68ba      	ldr	r2, [r7, #8]
 8007e58:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	69b8      	ldr	r0, [r7, #24]
 8007e5e:	f7ff ff05 	bl	8007c6c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007e62:	69bb      	ldr	r3, [r7, #24]
 8007e64:	78fa      	ldrb	r2, [r7, #3]
 8007e66:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007e6a:	bf00      	nop
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}
	...

08007e74 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b08e      	sub	sp, #56	; 0x38
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
 8007e80:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007e82:	2300      	movs	r3, #0
 8007e84:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10a      	bne.n	8007ea6 <xQueueGenericSend+0x32>
	__asm volatile
 8007e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e94:	f383 8811 	msr	BASEPRI, r3
 8007e98:	f3bf 8f6f 	isb	sy
 8007e9c:	f3bf 8f4f 	dsb	sy
 8007ea0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007ea2:	bf00      	nop
 8007ea4:	e7fe      	b.n	8007ea4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d103      	bne.n	8007eb4 <xQueueGenericSend+0x40>
 8007eac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d101      	bne.n	8007eb8 <xQueueGenericSend+0x44>
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e000      	b.n	8007eba <xQueueGenericSend+0x46>
 8007eb8:	2300      	movs	r3, #0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10a      	bne.n	8007ed4 <xQueueGenericSend+0x60>
	__asm volatile
 8007ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ec2:	f383 8811 	msr	BASEPRI, r3
 8007ec6:	f3bf 8f6f 	isb	sy
 8007eca:	f3bf 8f4f 	dsb	sy
 8007ece:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007ed0:	bf00      	nop
 8007ed2:	e7fe      	b.n	8007ed2 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d103      	bne.n	8007ee2 <xQueueGenericSend+0x6e>
 8007eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ede:	2b01      	cmp	r3, #1
 8007ee0:	d101      	bne.n	8007ee6 <xQueueGenericSend+0x72>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e000      	b.n	8007ee8 <xQueueGenericSend+0x74>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10a      	bne.n	8007f02 <xQueueGenericSend+0x8e>
	__asm volatile
 8007eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef0:	f383 8811 	msr	BASEPRI, r3
 8007ef4:	f3bf 8f6f 	isb	sy
 8007ef8:	f3bf 8f4f 	dsb	sy
 8007efc:	623b      	str	r3, [r7, #32]
}
 8007efe:	bf00      	nop
 8007f00:	e7fe      	b.n	8007f00 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007f02:	f001 f9bd 	bl	8009280 <xTaskGetSchedulerState>
 8007f06:	4603      	mov	r3, r0
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d102      	bne.n	8007f12 <xQueueGenericSend+0x9e>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d101      	bne.n	8007f16 <xQueueGenericSend+0xa2>
 8007f12:	2301      	movs	r3, #1
 8007f14:	e000      	b.n	8007f18 <xQueueGenericSend+0xa4>
 8007f16:	2300      	movs	r3, #0
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d10a      	bne.n	8007f32 <xQueueGenericSend+0xbe>
	__asm volatile
 8007f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f20:	f383 8811 	msr	BASEPRI, r3
 8007f24:	f3bf 8f6f 	isb	sy
 8007f28:	f3bf 8f4f 	dsb	sy
 8007f2c:	61fb      	str	r3, [r7, #28]
}
 8007f2e:	bf00      	nop
 8007f30:	e7fe      	b.n	8007f30 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007f32:	f001 feff 	bl	8009d34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f38:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d302      	bcc.n	8007f48 <xQueueGenericSend+0xd4>
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	2b02      	cmp	r3, #2
 8007f46:	d129      	bne.n	8007f9c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007f48:	683a      	ldr	r2, [r7, #0]
 8007f4a:	68b9      	ldr	r1, [r7, #8]
 8007f4c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007f4e:	f000 fa0b 	bl	8008368 <prvCopyDataToQueue>
 8007f52:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d010      	beq.n	8007f7e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f5e:	3324      	adds	r3, #36	; 0x24
 8007f60:	4618      	mov	r0, r3
 8007f62:	f000 ffcf 	bl	8008f04 <xTaskRemoveFromEventList>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d013      	beq.n	8007f94 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007f6c:	4b3f      	ldr	r3, [pc, #252]	; (800806c <xQueueGenericSend+0x1f8>)
 8007f6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f72:	601a      	str	r2, [r3, #0]
 8007f74:	f3bf 8f4f 	dsb	sy
 8007f78:	f3bf 8f6f 	isb	sy
 8007f7c:	e00a      	b.n	8007f94 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d007      	beq.n	8007f94 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007f84:	4b39      	ldr	r3, [pc, #228]	; (800806c <xQueueGenericSend+0x1f8>)
 8007f86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007f94:	f001 fefe 	bl	8009d94 <vPortExitCritical>
				return pdPASS;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e063      	b.n	8008064 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d103      	bne.n	8007faa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007fa2:	f001 fef7 	bl	8009d94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	e05c      	b.n	8008064 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d106      	bne.n	8007fbe <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007fb0:	f107 0314 	add.w	r3, r7, #20
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f001 f809 	bl	8008fcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007fbe:	f001 fee9 	bl	8009d94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007fc2:	f000 fd7b 	bl	8008abc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007fc6:	f001 feb5 	bl	8009d34 <vPortEnterCritical>
 8007fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fcc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007fd0:	b25b      	sxtb	r3, r3
 8007fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd6:	d103      	bne.n	8007fe0 <xQueueGenericSend+0x16c>
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fe2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007fe6:	b25b      	sxtb	r3, r3
 8007fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fec:	d103      	bne.n	8007ff6 <xQueueGenericSend+0x182>
 8007fee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ff6:	f001 fecd 	bl	8009d94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ffa:	1d3a      	adds	r2, r7, #4
 8007ffc:	f107 0314 	add.w	r3, r7, #20
 8008000:	4611      	mov	r1, r2
 8008002:	4618      	mov	r0, r3
 8008004:	f000 fff8 	bl	8008ff8 <xTaskCheckForTimeOut>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d124      	bne.n	8008058 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800800e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008010:	f000 faa2 	bl	8008558 <prvIsQueueFull>
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d018      	beq.n	800804c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800801a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800801c:	3310      	adds	r3, #16
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	4611      	mov	r1, r2
 8008022:	4618      	mov	r0, r3
 8008024:	f000 ff1e 	bl	8008e64 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008028:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800802a:	f000 fa2d 	bl	8008488 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800802e:	f000 fd53 	bl	8008ad8 <xTaskResumeAll>
 8008032:	4603      	mov	r3, r0
 8008034:	2b00      	cmp	r3, #0
 8008036:	f47f af7c 	bne.w	8007f32 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800803a:	4b0c      	ldr	r3, [pc, #48]	; (800806c <xQueueGenericSend+0x1f8>)
 800803c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008040:	601a      	str	r2, [r3, #0]
 8008042:	f3bf 8f4f 	dsb	sy
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	e772      	b.n	8007f32 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800804c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800804e:	f000 fa1b 	bl	8008488 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008052:	f000 fd41 	bl	8008ad8 <xTaskResumeAll>
 8008056:	e76c      	b.n	8007f32 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008058:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800805a:	f000 fa15 	bl	8008488 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800805e:	f000 fd3b 	bl	8008ad8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008062:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008064:	4618      	mov	r0, r3
 8008066:	3738      	adds	r7, #56	; 0x38
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	e000ed04 	.word	0xe000ed04

08008070 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b090      	sub	sp, #64	; 0x40
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	607a      	str	r2, [r7, #4]
 800807c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008084:	2b00      	cmp	r3, #0
 8008086:	d10a      	bne.n	800809e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800808c:	f383 8811 	msr	BASEPRI, r3
 8008090:	f3bf 8f6f 	isb	sy
 8008094:	f3bf 8f4f 	dsb	sy
 8008098:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800809a:	bf00      	nop
 800809c:	e7fe      	b.n	800809c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d103      	bne.n	80080ac <xQueueGenericSendFromISR+0x3c>
 80080a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d101      	bne.n	80080b0 <xQueueGenericSendFromISR+0x40>
 80080ac:	2301      	movs	r3, #1
 80080ae:	e000      	b.n	80080b2 <xQueueGenericSendFromISR+0x42>
 80080b0:	2300      	movs	r3, #0
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d10a      	bne.n	80080cc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80080b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080ba:	f383 8811 	msr	BASEPRI, r3
 80080be:	f3bf 8f6f 	isb	sy
 80080c2:	f3bf 8f4f 	dsb	sy
 80080c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 80080c8:	bf00      	nop
 80080ca:	e7fe      	b.n	80080ca <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d103      	bne.n	80080da <xQueueGenericSendFromISR+0x6a>
 80080d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d101      	bne.n	80080de <xQueueGenericSendFromISR+0x6e>
 80080da:	2301      	movs	r3, #1
 80080dc:	e000      	b.n	80080e0 <xQueueGenericSendFromISR+0x70>
 80080de:	2300      	movs	r3, #0
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d10a      	bne.n	80080fa <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80080e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e8:	f383 8811 	msr	BASEPRI, r3
 80080ec:	f3bf 8f6f 	isb	sy
 80080f0:	f3bf 8f4f 	dsb	sy
 80080f4:	623b      	str	r3, [r7, #32]
}
 80080f6:	bf00      	nop
 80080f8:	e7fe      	b.n	80080f8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80080fa:	f001 fefd 	bl	8009ef8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80080fe:	f3ef 8211 	mrs	r2, BASEPRI
 8008102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008106:	f383 8811 	msr	BASEPRI, r3
 800810a:	f3bf 8f6f 	isb	sy
 800810e:	f3bf 8f4f 	dsb	sy
 8008112:	61fa      	str	r2, [r7, #28]
 8008114:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008116:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008118:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800811a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800811c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800811e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008122:	429a      	cmp	r2, r3
 8008124:	d302      	bcc.n	800812c <xQueueGenericSendFromISR+0xbc>
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	2b02      	cmp	r3, #2
 800812a:	d12f      	bne.n	800818c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800812c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800812e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008132:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008136:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800813c:	683a      	ldr	r2, [r7, #0]
 800813e:	68b9      	ldr	r1, [r7, #8]
 8008140:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008142:	f000 f911 	bl	8008368 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008146:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800814a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814e:	d112      	bne.n	8008176 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008154:	2b00      	cmp	r3, #0
 8008156:	d016      	beq.n	8008186 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800815a:	3324      	adds	r3, #36	; 0x24
 800815c:	4618      	mov	r0, r3
 800815e:	f000 fed1 	bl	8008f04 <xTaskRemoveFromEventList>
 8008162:	4603      	mov	r3, r0
 8008164:	2b00      	cmp	r3, #0
 8008166:	d00e      	beq.n	8008186 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d00b      	beq.n	8008186 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2201      	movs	r2, #1
 8008172:	601a      	str	r2, [r3, #0]
 8008174:	e007      	b.n	8008186 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008176:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800817a:	3301      	adds	r3, #1
 800817c:	b2db      	uxtb	r3, r3
 800817e:	b25a      	sxtb	r2, r3
 8008180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008182:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008186:	2301      	movs	r3, #1
 8008188:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800818a:	e001      	b.n	8008190 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800818c:	2300      	movs	r3, #0
 800818e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008192:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800819a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800819c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800819e:	4618      	mov	r0, r3
 80081a0:	3740      	adds	r7, #64	; 0x40
 80081a2:	46bd      	mov	sp, r7
 80081a4:	bd80      	pop	{r7, pc}
	...

080081a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80081a8:	b580      	push	{r7, lr}
 80081aa:	b08c      	sub	sp, #48	; 0x30
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80081b4:	2300      	movs	r3, #0
 80081b6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80081bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d10a      	bne.n	80081d8 <xQueueReceive+0x30>
	__asm volatile
 80081c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c6:	f383 8811 	msr	BASEPRI, r3
 80081ca:	f3bf 8f6f 	isb	sy
 80081ce:	f3bf 8f4f 	dsb	sy
 80081d2:	623b      	str	r3, [r7, #32]
}
 80081d4:	bf00      	nop
 80081d6:	e7fe      	b.n	80081d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081d8:	68bb      	ldr	r3, [r7, #8]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d103      	bne.n	80081e6 <xQueueReceive+0x3e>
 80081de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d101      	bne.n	80081ea <xQueueReceive+0x42>
 80081e6:	2301      	movs	r3, #1
 80081e8:	e000      	b.n	80081ec <xQueueReceive+0x44>
 80081ea:	2300      	movs	r3, #0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d10a      	bne.n	8008206 <xQueueReceive+0x5e>
	__asm volatile
 80081f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081f4:	f383 8811 	msr	BASEPRI, r3
 80081f8:	f3bf 8f6f 	isb	sy
 80081fc:	f3bf 8f4f 	dsb	sy
 8008200:	61fb      	str	r3, [r7, #28]
}
 8008202:	bf00      	nop
 8008204:	e7fe      	b.n	8008204 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008206:	f001 f83b 	bl	8009280 <xTaskGetSchedulerState>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d102      	bne.n	8008216 <xQueueReceive+0x6e>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <xQueueReceive+0x72>
 8008216:	2301      	movs	r3, #1
 8008218:	e000      	b.n	800821c <xQueueReceive+0x74>
 800821a:	2300      	movs	r3, #0
 800821c:	2b00      	cmp	r3, #0
 800821e:	d10a      	bne.n	8008236 <xQueueReceive+0x8e>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	61bb      	str	r3, [r7, #24]
}
 8008232:	bf00      	nop
 8008234:	e7fe      	b.n	8008234 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008236:	f001 fd7d 	bl	8009d34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800823a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800823c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800823e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008242:	2b00      	cmp	r3, #0
 8008244:	d01f      	beq.n	8008286 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008246:	68b9      	ldr	r1, [r7, #8]
 8008248:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800824a:	f000 f8f7 	bl	800843c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800824e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008250:	1e5a      	subs	r2, r3, #1
 8008252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008254:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008258:	691b      	ldr	r3, [r3, #16]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00f      	beq.n	800827e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800825e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008260:	3310      	adds	r3, #16
 8008262:	4618      	mov	r0, r3
 8008264:	f000 fe4e 	bl	8008f04 <xTaskRemoveFromEventList>
 8008268:	4603      	mov	r3, r0
 800826a:	2b00      	cmp	r3, #0
 800826c:	d007      	beq.n	800827e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800826e:	4b3d      	ldr	r3, [pc, #244]	; (8008364 <xQueueReceive+0x1bc>)
 8008270:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008274:	601a      	str	r2, [r3, #0]
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800827e:	f001 fd89 	bl	8009d94 <vPortExitCritical>
				return pdPASS;
 8008282:	2301      	movs	r3, #1
 8008284:	e069      	b.n	800835a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d103      	bne.n	8008294 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800828c:	f001 fd82 	bl	8009d94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008290:	2300      	movs	r3, #0
 8008292:	e062      	b.n	800835a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008294:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008296:	2b00      	cmp	r3, #0
 8008298:	d106      	bne.n	80082a8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800829a:	f107 0310 	add.w	r3, r7, #16
 800829e:	4618      	mov	r0, r3
 80082a0:	f000 fe94 	bl	8008fcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082a4:	2301      	movs	r3, #1
 80082a6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082a8:	f001 fd74 	bl	8009d94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80082ac:	f000 fc06 	bl	8008abc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80082b0:	f001 fd40 	bl	8009d34 <vPortEnterCritical>
 80082b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082ba:	b25b      	sxtb	r3, r3
 80082bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c0:	d103      	bne.n	80082ca <xQueueReceive+0x122>
 80082c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082d0:	b25b      	sxtb	r3, r3
 80082d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d6:	d103      	bne.n	80082e0 <xQueueReceive+0x138>
 80082d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80082e0:	f001 fd58 	bl	8009d94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082e4:	1d3a      	adds	r2, r7, #4
 80082e6:	f107 0310 	add.w	r3, r7, #16
 80082ea:	4611      	mov	r1, r2
 80082ec:	4618      	mov	r0, r3
 80082ee:	f000 fe83 	bl	8008ff8 <xTaskCheckForTimeOut>
 80082f2:	4603      	mov	r3, r0
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d123      	bne.n	8008340 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80082f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80082fa:	f000 f917 	bl	800852c <prvIsQueueEmpty>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d017      	beq.n	8008334 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008304:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008306:	3324      	adds	r3, #36	; 0x24
 8008308:	687a      	ldr	r2, [r7, #4]
 800830a:	4611      	mov	r1, r2
 800830c:	4618      	mov	r0, r3
 800830e:	f000 fda9 	bl	8008e64 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008312:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008314:	f000 f8b8 	bl	8008488 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008318:	f000 fbde 	bl	8008ad8 <xTaskResumeAll>
 800831c:	4603      	mov	r3, r0
 800831e:	2b00      	cmp	r3, #0
 8008320:	d189      	bne.n	8008236 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008322:	4b10      	ldr	r3, [pc, #64]	; (8008364 <xQueueReceive+0x1bc>)
 8008324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008328:	601a      	str	r2, [r3, #0]
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	e780      	b.n	8008236 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008336:	f000 f8a7 	bl	8008488 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800833a:	f000 fbcd 	bl	8008ad8 <xTaskResumeAll>
 800833e:	e77a      	b.n	8008236 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008340:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008342:	f000 f8a1 	bl	8008488 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008346:	f000 fbc7 	bl	8008ad8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800834a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800834c:	f000 f8ee 	bl	800852c <prvIsQueueEmpty>
 8008350:	4603      	mov	r3, r0
 8008352:	2b00      	cmp	r3, #0
 8008354:	f43f af6f 	beq.w	8008236 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008358:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800835a:	4618      	mov	r0, r3
 800835c:	3730      	adds	r7, #48	; 0x30
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	e000ed04 	.word	0xe000ed04

08008368 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b086      	sub	sp, #24
 800836c:	af00      	add	r7, sp, #0
 800836e:	60f8      	str	r0, [r7, #12]
 8008370:	60b9      	str	r1, [r7, #8]
 8008372:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008374:	2300      	movs	r3, #0
 8008376:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800837c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008382:	2b00      	cmp	r3, #0
 8008384:	d10d      	bne.n	80083a2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d14d      	bne.n	800842a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	4618      	mov	r0, r3
 8008394:	f000 ff92 	bl	80092bc <xTaskPriorityDisinherit>
 8008398:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	609a      	str	r2, [r3, #8]
 80083a0:	e043      	b.n	800842a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d119      	bne.n	80083dc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6858      	ldr	r0, [r3, #4]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083b0:	461a      	mov	r2, r3
 80083b2:	68b9      	ldr	r1, [r7, #8]
 80083b4:	f002 fe74 	bl	800b0a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083c0:	441a      	add	r2, r3
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	685a      	ldr	r2, [r3, #4]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	689b      	ldr	r3, [r3, #8]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d32b      	bcc.n	800842a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	605a      	str	r2, [r3, #4]
 80083da:	e026      	b.n	800842a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	68d8      	ldr	r0, [r3, #12]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e4:	461a      	mov	r2, r3
 80083e6:	68b9      	ldr	r1, [r7, #8]
 80083e8:	f002 fe5a 	bl	800b0a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	68da      	ldr	r2, [r3, #12]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f4:	425b      	negs	r3, r3
 80083f6:	441a      	add	r2, r3
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	68da      	ldr	r2, [r3, #12]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	429a      	cmp	r2, r3
 8008406:	d207      	bcs.n	8008418 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	689a      	ldr	r2, [r3, #8]
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008410:	425b      	negs	r3, r3
 8008412:	441a      	add	r2, r3
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b02      	cmp	r3, #2
 800841c:	d105      	bne.n	800842a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800841e:	693b      	ldr	r3, [r7, #16]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	3b01      	subs	r3, #1
 8008428:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	1c5a      	adds	r2, r3, #1
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008432:	697b      	ldr	r3, [r7, #20]
}
 8008434:	4618      	mov	r0, r3
 8008436:	3718      	adds	r7, #24
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b082      	sub	sp, #8
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
 8008444:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844a:	2b00      	cmp	r3, #0
 800844c:	d018      	beq.n	8008480 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	68da      	ldr	r2, [r3, #12]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008456:	441a      	add	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	68da      	ldr	r2, [r3, #12]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	689b      	ldr	r3, [r3, #8]
 8008464:	429a      	cmp	r2, r3
 8008466:	d303      	bcc.n	8008470 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681a      	ldr	r2, [r3, #0]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	68d9      	ldr	r1, [r3, #12]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008478:	461a      	mov	r2, r3
 800847a:	6838      	ldr	r0, [r7, #0]
 800847c:	f002 fe10 	bl	800b0a0 <memcpy>
	}
}
 8008480:	bf00      	nop
 8008482:	3708      	adds	r7, #8
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008490:	f001 fc50 	bl	8009d34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800849a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800849c:	e011      	b.n	80084c2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d012      	beq.n	80084cc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	3324      	adds	r3, #36	; 0x24
 80084aa:	4618      	mov	r0, r3
 80084ac:	f000 fd2a 	bl	8008f04 <xTaskRemoveFromEventList>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d001      	beq.n	80084ba <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80084b6:	f000 fe01 	bl	80090bc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80084ba:	7bfb      	ldrb	r3, [r7, #15]
 80084bc:	3b01      	subs	r3, #1
 80084be:	b2db      	uxtb	r3, r3
 80084c0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80084c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	dce9      	bgt.n	800849e <prvUnlockQueue+0x16>
 80084ca:	e000      	b.n	80084ce <prvUnlockQueue+0x46>
					break;
 80084cc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	22ff      	movs	r2, #255	; 0xff
 80084d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80084d6:	f001 fc5d 	bl	8009d94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80084da:	f001 fc2b 	bl	8009d34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80084e4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80084e6:	e011      	b.n	800850c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	691b      	ldr	r3, [r3, #16]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d012      	beq.n	8008516 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	3310      	adds	r3, #16
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 fd05 	bl	8008f04 <xTaskRemoveFromEventList>
 80084fa:	4603      	mov	r3, r0
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d001      	beq.n	8008504 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008500:	f000 fddc 	bl	80090bc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008504:	7bbb      	ldrb	r3, [r7, #14]
 8008506:	3b01      	subs	r3, #1
 8008508:	b2db      	uxtb	r3, r3
 800850a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800850c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008510:	2b00      	cmp	r3, #0
 8008512:	dce9      	bgt.n	80084e8 <prvUnlockQueue+0x60>
 8008514:	e000      	b.n	8008518 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008516:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	22ff      	movs	r2, #255	; 0xff
 800851c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008520:	f001 fc38 	bl	8009d94 <vPortExitCritical>
}
 8008524:	bf00      	nop
 8008526:	3710      	adds	r7, #16
 8008528:	46bd      	mov	sp, r7
 800852a:	bd80      	pop	{r7, pc}

0800852c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b084      	sub	sp, #16
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008534:	f001 fbfe 	bl	8009d34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800853c:	2b00      	cmp	r3, #0
 800853e:	d102      	bne.n	8008546 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008540:	2301      	movs	r3, #1
 8008542:	60fb      	str	r3, [r7, #12]
 8008544:	e001      	b.n	800854a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008546:	2300      	movs	r3, #0
 8008548:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800854a:	f001 fc23 	bl	8009d94 <vPortExitCritical>

	return xReturn;
 800854e:	68fb      	ldr	r3, [r7, #12]
}
 8008550:	4618      	mov	r0, r3
 8008552:	3710      	adds	r7, #16
 8008554:	46bd      	mov	sp, r7
 8008556:	bd80      	pop	{r7, pc}

08008558 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b084      	sub	sp, #16
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008560:	f001 fbe8 	bl	8009d34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800856c:	429a      	cmp	r2, r3
 800856e:	d102      	bne.n	8008576 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008570:	2301      	movs	r3, #1
 8008572:	60fb      	str	r3, [r7, #12]
 8008574:	e001      	b.n	800857a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008576:	2300      	movs	r3, #0
 8008578:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800857a:	f001 fc0b 	bl	8009d94 <vPortExitCritical>

	return xReturn;
 800857e:	68fb      	ldr	r3, [r7, #12]
}
 8008580:	4618      	mov	r0, r3
 8008582:	3710      	adds	r7, #16
 8008584:	46bd      	mov	sp, r7
 8008586:	bd80      	pop	{r7, pc}

08008588 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008592:	2300      	movs	r3, #0
 8008594:	60fb      	str	r3, [r7, #12]
 8008596:	e014      	b.n	80085c2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008598:	4a0f      	ldr	r2, [pc, #60]	; (80085d8 <vQueueAddToRegistry+0x50>)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10b      	bne.n	80085bc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80085a4:	490c      	ldr	r1, [pc, #48]	; (80085d8 <vQueueAddToRegistry+0x50>)
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	683a      	ldr	r2, [r7, #0]
 80085aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80085ae:	4a0a      	ldr	r2, [pc, #40]	; (80085d8 <vQueueAddToRegistry+0x50>)
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	00db      	lsls	r3, r3, #3
 80085b4:	4413      	add	r3, r2
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80085ba:	e006      	b.n	80085ca <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	3301      	adds	r3, #1
 80085c0:	60fb      	str	r3, [r7, #12]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	2b07      	cmp	r3, #7
 80085c6:	d9e7      	bls.n	8008598 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80085c8:	bf00      	nop
 80085ca:	bf00      	nop
 80085cc:	3714      	adds	r7, #20
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr
 80085d6:	bf00      	nop
 80085d8:	20001e6c 	.word	0x20001e6c

080085dc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	60f8      	str	r0, [r7, #12]
 80085e4:	60b9      	str	r1, [r7, #8]
 80085e6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80085ec:	f001 fba2 	bl	8009d34 <vPortEnterCritical>
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80085f6:	b25b      	sxtb	r3, r3
 80085f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085fc:	d103      	bne.n	8008606 <vQueueWaitForMessageRestricted+0x2a>
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008606:	697b      	ldr	r3, [r7, #20]
 8008608:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800860c:	b25b      	sxtb	r3, r3
 800860e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008612:	d103      	bne.n	800861c <vQueueWaitForMessageRestricted+0x40>
 8008614:	697b      	ldr	r3, [r7, #20]
 8008616:	2200      	movs	r2, #0
 8008618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800861c:	f001 fbba 	bl	8009d94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008624:	2b00      	cmp	r3, #0
 8008626:	d106      	bne.n	8008636 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008628:	697b      	ldr	r3, [r7, #20]
 800862a:	3324      	adds	r3, #36	; 0x24
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	68b9      	ldr	r1, [r7, #8]
 8008630:	4618      	mov	r0, r3
 8008632:	f000 fc3b 	bl	8008eac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008636:	6978      	ldr	r0, [r7, #20]
 8008638:	f7ff ff26 	bl	8008488 <prvUnlockQueue>
	}
 800863c:	bf00      	nop
 800863e:	3718      	adds	r7, #24
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008644:	b580      	push	{r7, lr}
 8008646:	b08e      	sub	sp, #56	; 0x38
 8008648:	af04      	add	r7, sp, #16
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	60b9      	str	r1, [r7, #8]
 800864e:	607a      	str	r2, [r7, #4]
 8008650:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008654:	2b00      	cmp	r3, #0
 8008656:	d10a      	bne.n	800866e <xTaskCreateStatic+0x2a>
	__asm volatile
 8008658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800865c:	f383 8811 	msr	BASEPRI, r3
 8008660:	f3bf 8f6f 	isb	sy
 8008664:	f3bf 8f4f 	dsb	sy
 8008668:	623b      	str	r3, [r7, #32]
}
 800866a:	bf00      	nop
 800866c:	e7fe      	b.n	800866c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800866e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008670:	2b00      	cmp	r3, #0
 8008672:	d10a      	bne.n	800868a <xTaskCreateStatic+0x46>
	__asm volatile
 8008674:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008678:	f383 8811 	msr	BASEPRI, r3
 800867c:	f3bf 8f6f 	isb	sy
 8008680:	f3bf 8f4f 	dsb	sy
 8008684:	61fb      	str	r3, [r7, #28]
}
 8008686:	bf00      	nop
 8008688:	e7fe      	b.n	8008688 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800868a:	235c      	movs	r3, #92	; 0x5c
 800868c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	2b5c      	cmp	r3, #92	; 0x5c
 8008692:	d00a      	beq.n	80086aa <xTaskCreateStatic+0x66>
	__asm volatile
 8008694:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008698:	f383 8811 	msr	BASEPRI, r3
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f3bf 8f4f 	dsb	sy
 80086a4:	61bb      	str	r3, [r7, #24]
}
 80086a6:	bf00      	nop
 80086a8:	e7fe      	b.n	80086a8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80086aa:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80086ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d01e      	beq.n	80086f0 <xTaskCreateStatic+0xac>
 80086b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d01b      	beq.n	80086f0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80086b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ba:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80086bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80086c0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80086c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c4:	2202      	movs	r2, #2
 80086c6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80086ca:	2300      	movs	r3, #0
 80086cc:	9303      	str	r3, [sp, #12]
 80086ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d0:	9302      	str	r3, [sp, #8]
 80086d2:	f107 0314 	add.w	r3, r7, #20
 80086d6:	9301      	str	r3, [sp, #4]
 80086d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086da:	9300      	str	r3, [sp, #0]
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	68b9      	ldr	r1, [r7, #8]
 80086e2:	68f8      	ldr	r0, [r7, #12]
 80086e4:	f000 f850 	bl	8008788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80086e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80086ea:	f000 f8dd 	bl	80088a8 <prvAddNewTaskToReadyList>
 80086ee:	e001      	b.n	80086f4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80086f0:	2300      	movs	r3, #0
 80086f2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80086f4:	697b      	ldr	r3, [r7, #20]
	}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3728      	adds	r7, #40	; 0x28
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b08c      	sub	sp, #48	; 0x30
 8008702:	af04      	add	r7, sp, #16
 8008704:	60f8      	str	r0, [r7, #12]
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	603b      	str	r3, [r7, #0]
 800870a:	4613      	mov	r3, r2
 800870c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800870e:	88fb      	ldrh	r3, [r7, #6]
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	4618      	mov	r0, r3
 8008714:	f001 fc30 	bl	8009f78 <pvPortMalloc>
 8008718:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d00e      	beq.n	800873e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008720:	205c      	movs	r0, #92	; 0x5c
 8008722:	f001 fc29 	bl	8009f78 <pvPortMalloc>
 8008726:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008728:	69fb      	ldr	r3, [r7, #28]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d003      	beq.n	8008736 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800872e:	69fb      	ldr	r3, [r7, #28]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	631a      	str	r2, [r3, #48]	; 0x30
 8008734:	e005      	b.n	8008742 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008736:	6978      	ldr	r0, [r7, #20]
 8008738:	f001 fcea 	bl	800a110 <vPortFree>
 800873c:	e001      	b.n	8008742 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800873e:	2300      	movs	r3, #0
 8008740:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008742:	69fb      	ldr	r3, [r7, #28]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d017      	beq.n	8008778 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008750:	88fa      	ldrh	r2, [r7, #6]
 8008752:	2300      	movs	r3, #0
 8008754:	9303      	str	r3, [sp, #12]
 8008756:	69fb      	ldr	r3, [r7, #28]
 8008758:	9302      	str	r3, [sp, #8]
 800875a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800875c:	9301      	str	r3, [sp, #4]
 800875e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008760:	9300      	str	r3, [sp, #0]
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	68b9      	ldr	r1, [r7, #8]
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f000 f80e 	bl	8008788 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800876c:	69f8      	ldr	r0, [r7, #28]
 800876e:	f000 f89b 	bl	80088a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008772:	2301      	movs	r3, #1
 8008774:	61bb      	str	r3, [r7, #24]
 8008776:	e002      	b.n	800877e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008778:	f04f 33ff 	mov.w	r3, #4294967295
 800877c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800877e:	69bb      	ldr	r3, [r7, #24]
	}
 8008780:	4618      	mov	r0, r3
 8008782:	3720      	adds	r7, #32
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}

08008788 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b088      	sub	sp, #32
 800878c:	af00      	add	r7, sp, #0
 800878e:	60f8      	str	r0, [r7, #12]
 8008790:	60b9      	str	r1, [r7, #8]
 8008792:	607a      	str	r2, [r7, #4]
 8008794:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008798:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	461a      	mov	r2, r3
 80087a0:	21a5      	movs	r1, #165	; 0xa5
 80087a2:	f002 fc8b 	bl	800b0bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80087a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80087b0:	3b01      	subs	r3, #1
 80087b2:	009b      	lsls	r3, r3, #2
 80087b4:	4413      	add	r3, r2
 80087b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80087b8:	69bb      	ldr	r3, [r7, #24]
 80087ba:	f023 0307 	bic.w	r3, r3, #7
 80087be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80087c0:	69bb      	ldr	r3, [r7, #24]
 80087c2:	f003 0307 	and.w	r3, r3, #7
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d00a      	beq.n	80087e0 <prvInitialiseNewTask+0x58>
	__asm volatile
 80087ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087ce:	f383 8811 	msr	BASEPRI, r3
 80087d2:	f3bf 8f6f 	isb	sy
 80087d6:	f3bf 8f4f 	dsb	sy
 80087da:	617b      	str	r3, [r7, #20]
}
 80087dc:	bf00      	nop
 80087de:	e7fe      	b.n	80087de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80087e0:	68bb      	ldr	r3, [r7, #8]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d01f      	beq.n	8008826 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80087e6:	2300      	movs	r3, #0
 80087e8:	61fb      	str	r3, [r7, #28]
 80087ea:	e012      	b.n	8008812 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80087ec:	68ba      	ldr	r2, [r7, #8]
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	4413      	add	r3, r2
 80087f2:	7819      	ldrb	r1, [r3, #0]
 80087f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087f6:	69fb      	ldr	r3, [r7, #28]
 80087f8:	4413      	add	r3, r2
 80087fa:	3334      	adds	r3, #52	; 0x34
 80087fc:	460a      	mov	r2, r1
 80087fe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	4413      	add	r3, r2
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d006      	beq.n	800881a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800880c:	69fb      	ldr	r3, [r7, #28]
 800880e:	3301      	adds	r3, #1
 8008810:	61fb      	str	r3, [r7, #28]
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	2b0f      	cmp	r3, #15
 8008816:	d9e9      	bls.n	80087ec <prvInitialiseNewTask+0x64>
 8008818:	e000      	b.n	800881c <prvInitialiseNewTask+0x94>
			{
				break;
 800881a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800881c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881e:	2200      	movs	r2, #0
 8008820:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008824:	e003      	b.n	800882e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008828:	2200      	movs	r2, #0
 800882a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800882e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008830:	2b37      	cmp	r3, #55	; 0x37
 8008832:	d901      	bls.n	8008838 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008834:	2337      	movs	r3, #55	; 0x37
 8008836:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800883a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800883c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800883e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008840:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008842:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008846:	2200      	movs	r2, #0
 8008848:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800884a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800884c:	3304      	adds	r3, #4
 800884e:	4618      	mov	r0, r3
 8008850:	f7ff f978 	bl	8007b44 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008856:	3318      	adds	r3, #24
 8008858:	4618      	mov	r0, r3
 800885a:	f7ff f973 	bl	8007b44 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800885e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008862:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008866:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800886a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800886c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800886e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008870:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008872:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008876:	2200      	movs	r2, #0
 8008878:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800887a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800887c:	2200      	movs	r2, #0
 800887e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008882:	683a      	ldr	r2, [r7, #0]
 8008884:	68f9      	ldr	r1, [r7, #12]
 8008886:	69b8      	ldr	r0, [r7, #24]
 8008888:	f001 f928 	bl	8009adc <pxPortInitialiseStack>
 800888c:	4602      	mov	r2, r0
 800888e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008890:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008894:	2b00      	cmp	r3, #0
 8008896:	d002      	beq.n	800889e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800889a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800889c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800889e:	bf00      	nop
 80088a0:	3720      	adds	r7, #32
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
	...

080088a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80088b0:	f001 fa40 	bl	8009d34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80088b4:	4b2d      	ldr	r3, [pc, #180]	; (800896c <prvAddNewTaskToReadyList+0xc4>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	3301      	adds	r3, #1
 80088ba:	4a2c      	ldr	r2, [pc, #176]	; (800896c <prvAddNewTaskToReadyList+0xc4>)
 80088bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80088be:	4b2c      	ldr	r3, [pc, #176]	; (8008970 <prvAddNewTaskToReadyList+0xc8>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d109      	bne.n	80088da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80088c6:	4a2a      	ldr	r2, [pc, #168]	; (8008970 <prvAddNewTaskToReadyList+0xc8>)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80088cc:	4b27      	ldr	r3, [pc, #156]	; (800896c <prvAddNewTaskToReadyList+0xc4>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d110      	bne.n	80088f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80088d4:	f000 fc16 	bl	8009104 <prvInitialiseTaskLists>
 80088d8:	e00d      	b.n	80088f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80088da:	4b26      	ldr	r3, [pc, #152]	; (8008974 <prvAddNewTaskToReadyList+0xcc>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d109      	bne.n	80088f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80088e2:	4b23      	ldr	r3, [pc, #140]	; (8008970 <prvAddNewTaskToReadyList+0xc8>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d802      	bhi.n	80088f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80088f0:	4a1f      	ldr	r2, [pc, #124]	; (8008970 <prvAddNewTaskToReadyList+0xc8>)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80088f6:	4b20      	ldr	r3, [pc, #128]	; (8008978 <prvAddNewTaskToReadyList+0xd0>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	3301      	adds	r3, #1
 80088fc:	4a1e      	ldr	r2, [pc, #120]	; (8008978 <prvAddNewTaskToReadyList+0xd0>)
 80088fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008900:	4b1d      	ldr	r3, [pc, #116]	; (8008978 <prvAddNewTaskToReadyList+0xd0>)
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800890c:	4b1b      	ldr	r3, [pc, #108]	; (800897c <prvAddNewTaskToReadyList+0xd4>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	429a      	cmp	r2, r3
 8008912:	d903      	bls.n	800891c <prvAddNewTaskToReadyList+0x74>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008918:	4a18      	ldr	r2, [pc, #96]	; (800897c <prvAddNewTaskToReadyList+0xd4>)
 800891a:	6013      	str	r3, [r2, #0]
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008920:	4613      	mov	r3, r2
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	4413      	add	r3, r2
 8008926:	009b      	lsls	r3, r3, #2
 8008928:	4a15      	ldr	r2, [pc, #84]	; (8008980 <prvAddNewTaskToReadyList+0xd8>)
 800892a:	441a      	add	r2, r3
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	3304      	adds	r3, #4
 8008930:	4619      	mov	r1, r3
 8008932:	4610      	mov	r0, r2
 8008934:	f7ff f913 	bl	8007b5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008938:	f001 fa2c 	bl	8009d94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800893c:	4b0d      	ldr	r3, [pc, #52]	; (8008974 <prvAddNewTaskToReadyList+0xcc>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00e      	beq.n	8008962 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008944:	4b0a      	ldr	r3, [pc, #40]	; (8008970 <prvAddNewTaskToReadyList+0xc8>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800894e:	429a      	cmp	r2, r3
 8008950:	d207      	bcs.n	8008962 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008952:	4b0c      	ldr	r3, [pc, #48]	; (8008984 <prvAddNewTaskToReadyList+0xdc>)
 8008954:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008958:	601a      	str	r2, [r3, #0]
 800895a:	f3bf 8f4f 	dsb	sy
 800895e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008962:	bf00      	nop
 8008964:	3708      	adds	r7, #8
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}
 800896a:	bf00      	nop
 800896c:	20000d60 	.word	0x20000d60
 8008970:	2000088c 	.word	0x2000088c
 8008974:	20000d6c 	.word	0x20000d6c
 8008978:	20000d7c 	.word	0x20000d7c
 800897c:	20000d68 	.word	0x20000d68
 8008980:	20000890 	.word	0x20000890
 8008984:	e000ed04 	.word	0xe000ed04

08008988 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008988:	b580      	push	{r7, lr}
 800898a:	b084      	sub	sp, #16
 800898c:	af00      	add	r7, sp, #0
 800898e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008990:	2300      	movs	r3, #0
 8008992:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2b00      	cmp	r3, #0
 8008998:	d017      	beq.n	80089ca <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800899a:	4b13      	ldr	r3, [pc, #76]	; (80089e8 <vTaskDelay+0x60>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d00a      	beq.n	80089b8 <vTaskDelay+0x30>
	__asm volatile
 80089a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a6:	f383 8811 	msr	BASEPRI, r3
 80089aa:	f3bf 8f6f 	isb	sy
 80089ae:	f3bf 8f4f 	dsb	sy
 80089b2:	60bb      	str	r3, [r7, #8]
}
 80089b4:	bf00      	nop
 80089b6:	e7fe      	b.n	80089b6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80089b8:	f000 f880 	bl	8008abc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80089bc:	2100      	movs	r1, #0
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fcea 	bl	8009398 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80089c4:	f000 f888 	bl	8008ad8 <xTaskResumeAll>
 80089c8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d107      	bne.n	80089e0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80089d0:	4b06      	ldr	r3, [pc, #24]	; (80089ec <vTaskDelay+0x64>)
 80089d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80089d6:	601a      	str	r2, [r3, #0]
 80089d8:	f3bf 8f4f 	dsb	sy
 80089dc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80089e0:	bf00      	nop
 80089e2:	3710      	adds	r7, #16
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}
 80089e8:	20000d88 	.word	0x20000d88
 80089ec:	e000ed04 	.word	0xe000ed04

080089f0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b08a      	sub	sp, #40	; 0x28
 80089f4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80089f6:	2300      	movs	r3, #0
 80089f8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80089fa:	2300      	movs	r3, #0
 80089fc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80089fe:	463a      	mov	r2, r7
 8008a00:	1d39      	adds	r1, r7, #4
 8008a02:	f107 0308 	add.w	r3, r7, #8
 8008a06:	4618      	mov	r0, r3
 8008a08:	f7ff f848 	bl	8007a9c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008a0c:	6839      	ldr	r1, [r7, #0]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	68ba      	ldr	r2, [r7, #8]
 8008a12:	9202      	str	r2, [sp, #8]
 8008a14:	9301      	str	r3, [sp, #4]
 8008a16:	2300      	movs	r3, #0
 8008a18:	9300      	str	r3, [sp, #0]
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	460a      	mov	r2, r1
 8008a1e:	4921      	ldr	r1, [pc, #132]	; (8008aa4 <vTaskStartScheduler+0xb4>)
 8008a20:	4821      	ldr	r0, [pc, #132]	; (8008aa8 <vTaskStartScheduler+0xb8>)
 8008a22:	f7ff fe0f 	bl	8008644 <xTaskCreateStatic>
 8008a26:	4603      	mov	r3, r0
 8008a28:	4a20      	ldr	r2, [pc, #128]	; (8008aac <vTaskStartScheduler+0xbc>)
 8008a2a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008a2c:	4b1f      	ldr	r3, [pc, #124]	; (8008aac <vTaskStartScheduler+0xbc>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d002      	beq.n	8008a3a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008a34:	2301      	movs	r3, #1
 8008a36:	617b      	str	r3, [r7, #20]
 8008a38:	e001      	b.n	8008a3e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	2b01      	cmp	r3, #1
 8008a42:	d102      	bne.n	8008a4a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008a44:	f000 fcfc 	bl	8009440 <xTimerCreateTimerTask>
 8008a48:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	2b01      	cmp	r3, #1
 8008a4e:	d116      	bne.n	8008a7e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a54:	f383 8811 	msr	BASEPRI, r3
 8008a58:	f3bf 8f6f 	isb	sy
 8008a5c:	f3bf 8f4f 	dsb	sy
 8008a60:	613b      	str	r3, [r7, #16]
}
 8008a62:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008a64:	4b12      	ldr	r3, [pc, #72]	; (8008ab0 <vTaskStartScheduler+0xc0>)
 8008a66:	f04f 32ff 	mov.w	r2, #4294967295
 8008a6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008a6c:	4b11      	ldr	r3, [pc, #68]	; (8008ab4 <vTaskStartScheduler+0xc4>)
 8008a6e:	2201      	movs	r2, #1
 8008a70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008a72:	4b11      	ldr	r3, [pc, #68]	; (8008ab8 <vTaskStartScheduler+0xc8>)
 8008a74:	2200      	movs	r2, #0
 8008a76:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008a78:	f001 f8ba 	bl	8009bf0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008a7c:	e00e      	b.n	8008a9c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a84:	d10a      	bne.n	8008a9c <vTaskStartScheduler+0xac>
	__asm volatile
 8008a86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a8a:	f383 8811 	msr	BASEPRI, r3
 8008a8e:	f3bf 8f6f 	isb	sy
 8008a92:	f3bf 8f4f 	dsb	sy
 8008a96:	60fb      	str	r3, [r7, #12]
}
 8008a98:	bf00      	nop
 8008a9a:	e7fe      	b.n	8008a9a <vTaskStartScheduler+0xaa>
}
 8008a9c:	bf00      	nop
 8008a9e:	3718      	adds	r7, #24
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	bd80      	pop	{r7, pc}
 8008aa4:	0800b108 	.word	0x0800b108
 8008aa8:	080090d5 	.word	0x080090d5
 8008aac:	20000d84 	.word	0x20000d84
 8008ab0:	20000d80 	.word	0x20000d80
 8008ab4:	20000d6c 	.word	0x20000d6c
 8008ab8:	20000d64 	.word	0x20000d64

08008abc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008abc:	b480      	push	{r7}
 8008abe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008ac0:	4b04      	ldr	r3, [pc, #16]	; (8008ad4 <vTaskSuspendAll+0x18>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3301      	adds	r3, #1
 8008ac6:	4a03      	ldr	r2, [pc, #12]	; (8008ad4 <vTaskSuspendAll+0x18>)
 8008ac8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008aca:	bf00      	nop
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr
 8008ad4:	20000d88 	.word	0x20000d88

08008ad8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008ae6:	4b42      	ldr	r3, [pc, #264]	; (8008bf0 <xTaskResumeAll+0x118>)
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d10a      	bne.n	8008b04 <xTaskResumeAll+0x2c>
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af2:	f383 8811 	msr	BASEPRI, r3
 8008af6:	f3bf 8f6f 	isb	sy
 8008afa:	f3bf 8f4f 	dsb	sy
 8008afe:	603b      	str	r3, [r7, #0]
}
 8008b00:	bf00      	nop
 8008b02:	e7fe      	b.n	8008b02 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008b04:	f001 f916 	bl	8009d34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008b08:	4b39      	ldr	r3, [pc, #228]	; (8008bf0 <xTaskResumeAll+0x118>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	3b01      	subs	r3, #1
 8008b0e:	4a38      	ldr	r2, [pc, #224]	; (8008bf0 <xTaskResumeAll+0x118>)
 8008b10:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008b12:	4b37      	ldr	r3, [pc, #220]	; (8008bf0 <xTaskResumeAll+0x118>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d162      	bne.n	8008be0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008b1a:	4b36      	ldr	r3, [pc, #216]	; (8008bf4 <xTaskResumeAll+0x11c>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d05e      	beq.n	8008be0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b22:	e02f      	b.n	8008b84 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b24:	4b34      	ldr	r3, [pc, #208]	; (8008bf8 <xTaskResumeAll+0x120>)
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	68db      	ldr	r3, [r3, #12]
 8008b2a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	3318      	adds	r3, #24
 8008b30:	4618      	mov	r0, r3
 8008b32:	f7ff f871 	bl	8007c18 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	3304      	adds	r3, #4
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	f7ff f86c 	bl	8007c18 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b44:	4b2d      	ldr	r3, [pc, #180]	; (8008bfc <xTaskResumeAll+0x124>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	429a      	cmp	r2, r3
 8008b4a:	d903      	bls.n	8008b54 <xTaskResumeAll+0x7c>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b50:	4a2a      	ldr	r2, [pc, #168]	; (8008bfc <xTaskResumeAll+0x124>)
 8008b52:	6013      	str	r3, [r2, #0]
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b58:	4613      	mov	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	4413      	add	r3, r2
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	4a27      	ldr	r2, [pc, #156]	; (8008c00 <xTaskResumeAll+0x128>)
 8008b62:	441a      	add	r2, r3
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	3304      	adds	r3, #4
 8008b68:	4619      	mov	r1, r3
 8008b6a:	4610      	mov	r0, r2
 8008b6c:	f7fe fff7 	bl	8007b5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b74:	4b23      	ldr	r3, [pc, #140]	; (8008c04 <xTaskResumeAll+0x12c>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d302      	bcc.n	8008b84 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8008b7e:	4b22      	ldr	r3, [pc, #136]	; (8008c08 <xTaskResumeAll+0x130>)
 8008b80:	2201      	movs	r2, #1
 8008b82:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008b84:	4b1c      	ldr	r3, [pc, #112]	; (8008bf8 <xTaskResumeAll+0x120>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1cb      	bne.n	8008b24 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008b92:	f000 fb55 	bl	8009240 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008b96:	4b1d      	ldr	r3, [pc, #116]	; (8008c0c <xTaskResumeAll+0x134>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d010      	beq.n	8008bc4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008ba2:	f000 f847 	bl	8008c34 <xTaskIncrementTick>
 8008ba6:	4603      	mov	r3, r0
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d002      	beq.n	8008bb2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008bac:	4b16      	ldr	r3, [pc, #88]	; (8008c08 <xTaskResumeAll+0x130>)
 8008bae:	2201      	movs	r2, #1
 8008bb0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	3b01      	subs	r3, #1
 8008bb6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d1f1      	bne.n	8008ba2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8008bbe:	4b13      	ldr	r3, [pc, #76]	; (8008c0c <xTaskResumeAll+0x134>)
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008bc4:	4b10      	ldr	r3, [pc, #64]	; (8008c08 <xTaskResumeAll+0x130>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d009      	beq.n	8008be0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008bd0:	4b0f      	ldr	r3, [pc, #60]	; (8008c10 <xTaskResumeAll+0x138>)
 8008bd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008bd6:	601a      	str	r2, [r3, #0]
 8008bd8:	f3bf 8f4f 	dsb	sy
 8008bdc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008be0:	f001 f8d8 	bl	8009d94 <vPortExitCritical>

	return xAlreadyYielded;
 8008be4:	68bb      	ldr	r3, [r7, #8]
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3710      	adds	r7, #16
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	20000d88 	.word	0x20000d88
 8008bf4:	20000d60 	.word	0x20000d60
 8008bf8:	20000d20 	.word	0x20000d20
 8008bfc:	20000d68 	.word	0x20000d68
 8008c00:	20000890 	.word	0x20000890
 8008c04:	2000088c 	.word	0x2000088c
 8008c08:	20000d74 	.word	0x20000d74
 8008c0c:	20000d70 	.word	0x20000d70
 8008c10:	e000ed04 	.word	0xe000ed04

08008c14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008c14:	b480      	push	{r7}
 8008c16:	b083      	sub	sp, #12
 8008c18:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008c1a:	4b05      	ldr	r3, [pc, #20]	; (8008c30 <xTaskGetTickCount+0x1c>)
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008c20:	687b      	ldr	r3, [r7, #4]
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	370c      	adds	r7, #12
 8008c26:	46bd      	mov	sp, r7
 8008c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop
 8008c30:	20000d64 	.word	0x20000d64

08008c34 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008c34:	b580      	push	{r7, lr}
 8008c36:	b086      	sub	sp, #24
 8008c38:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c3e:	4b4f      	ldr	r3, [pc, #316]	; (8008d7c <xTaskIncrementTick+0x148>)
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f040 808f 	bne.w	8008d66 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c48:	4b4d      	ldr	r3, [pc, #308]	; (8008d80 <xTaskIncrementTick+0x14c>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	3301      	adds	r3, #1
 8008c4e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008c50:	4a4b      	ldr	r2, [pc, #300]	; (8008d80 <xTaskIncrementTick+0x14c>)
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d120      	bne.n	8008c9e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008c5c:	4b49      	ldr	r3, [pc, #292]	; (8008d84 <xTaskIncrementTick+0x150>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00a      	beq.n	8008c7c <xTaskIncrementTick+0x48>
	__asm volatile
 8008c66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c6a:	f383 8811 	msr	BASEPRI, r3
 8008c6e:	f3bf 8f6f 	isb	sy
 8008c72:	f3bf 8f4f 	dsb	sy
 8008c76:	603b      	str	r3, [r7, #0]
}
 8008c78:	bf00      	nop
 8008c7a:	e7fe      	b.n	8008c7a <xTaskIncrementTick+0x46>
 8008c7c:	4b41      	ldr	r3, [pc, #260]	; (8008d84 <xTaskIncrementTick+0x150>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	60fb      	str	r3, [r7, #12]
 8008c82:	4b41      	ldr	r3, [pc, #260]	; (8008d88 <xTaskIncrementTick+0x154>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a3f      	ldr	r2, [pc, #252]	; (8008d84 <xTaskIncrementTick+0x150>)
 8008c88:	6013      	str	r3, [r2, #0]
 8008c8a:	4a3f      	ldr	r2, [pc, #252]	; (8008d88 <xTaskIncrementTick+0x154>)
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6013      	str	r3, [r2, #0]
 8008c90:	4b3e      	ldr	r3, [pc, #248]	; (8008d8c <xTaskIncrementTick+0x158>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	3301      	adds	r3, #1
 8008c96:	4a3d      	ldr	r2, [pc, #244]	; (8008d8c <xTaskIncrementTick+0x158>)
 8008c98:	6013      	str	r3, [r2, #0]
 8008c9a:	f000 fad1 	bl	8009240 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008c9e:	4b3c      	ldr	r3, [pc, #240]	; (8008d90 <xTaskIncrementTick+0x15c>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	693a      	ldr	r2, [r7, #16]
 8008ca4:	429a      	cmp	r2, r3
 8008ca6:	d349      	bcc.n	8008d3c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008ca8:	4b36      	ldr	r3, [pc, #216]	; (8008d84 <xTaskIncrementTick+0x150>)
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d104      	bne.n	8008cbc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cb2:	4b37      	ldr	r3, [pc, #220]	; (8008d90 <xTaskIncrementTick+0x15c>)
 8008cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cb8:	601a      	str	r2, [r3, #0]
					break;
 8008cba:	e03f      	b.n	8008d3c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008cbc:	4b31      	ldr	r3, [pc, #196]	; (8008d84 <xTaskIncrementTick+0x150>)
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68db      	ldr	r3, [r3, #12]
 8008cc2:	68db      	ldr	r3, [r3, #12]
 8008cc4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008ccc:	693a      	ldr	r2, [r7, #16]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	429a      	cmp	r2, r3
 8008cd2:	d203      	bcs.n	8008cdc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008cd4:	4a2e      	ldr	r2, [pc, #184]	; (8008d90 <xTaskIncrementTick+0x15c>)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008cda:	e02f      	b.n	8008d3c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	3304      	adds	r3, #4
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f7fe ff99 	bl	8007c18 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d004      	beq.n	8008cf8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	3318      	adds	r3, #24
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	f7fe ff90 	bl	8007c18 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008cf8:	68bb      	ldr	r3, [r7, #8]
 8008cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cfc:	4b25      	ldr	r3, [pc, #148]	; (8008d94 <xTaskIncrementTick+0x160>)
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d903      	bls.n	8008d0c <xTaskIncrementTick+0xd8>
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d08:	4a22      	ldr	r2, [pc, #136]	; (8008d94 <xTaskIncrementTick+0x160>)
 8008d0a:	6013      	str	r3, [r2, #0]
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d10:	4613      	mov	r3, r2
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	4413      	add	r3, r2
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	4a1f      	ldr	r2, [pc, #124]	; (8008d98 <xTaskIncrementTick+0x164>)
 8008d1a:	441a      	add	r2, r3
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	3304      	adds	r3, #4
 8008d20:	4619      	mov	r1, r3
 8008d22:	4610      	mov	r0, r2
 8008d24:	f7fe ff1b 	bl	8007b5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d2c:	4b1b      	ldr	r3, [pc, #108]	; (8008d9c <xTaskIncrementTick+0x168>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d32:	429a      	cmp	r2, r3
 8008d34:	d3b8      	bcc.n	8008ca8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008d36:	2301      	movs	r3, #1
 8008d38:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d3a:	e7b5      	b.n	8008ca8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008d3c:	4b17      	ldr	r3, [pc, #92]	; (8008d9c <xTaskIncrementTick+0x168>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d42:	4915      	ldr	r1, [pc, #84]	; (8008d98 <xTaskIncrementTick+0x164>)
 8008d44:	4613      	mov	r3, r2
 8008d46:	009b      	lsls	r3, r3, #2
 8008d48:	4413      	add	r3, r2
 8008d4a:	009b      	lsls	r3, r3, #2
 8008d4c:	440b      	add	r3, r1
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d901      	bls.n	8008d58 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8008d54:	2301      	movs	r3, #1
 8008d56:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008d58:	4b11      	ldr	r3, [pc, #68]	; (8008da0 <xTaskIncrementTick+0x16c>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d007      	beq.n	8008d70 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008d60:	2301      	movs	r3, #1
 8008d62:	617b      	str	r3, [r7, #20]
 8008d64:	e004      	b.n	8008d70 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008d66:	4b0f      	ldr	r3, [pc, #60]	; (8008da4 <xTaskIncrementTick+0x170>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	4a0d      	ldr	r2, [pc, #52]	; (8008da4 <xTaskIncrementTick+0x170>)
 8008d6e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008d70:	697b      	ldr	r3, [r7, #20]
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3718      	adds	r7, #24
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bd80      	pop	{r7, pc}
 8008d7a:	bf00      	nop
 8008d7c:	20000d88 	.word	0x20000d88
 8008d80:	20000d64 	.word	0x20000d64
 8008d84:	20000d18 	.word	0x20000d18
 8008d88:	20000d1c 	.word	0x20000d1c
 8008d8c:	20000d78 	.word	0x20000d78
 8008d90:	20000d80 	.word	0x20000d80
 8008d94:	20000d68 	.word	0x20000d68
 8008d98:	20000890 	.word	0x20000890
 8008d9c:	2000088c 	.word	0x2000088c
 8008da0:	20000d74 	.word	0x20000d74
 8008da4:	20000d70 	.word	0x20000d70

08008da8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008dae:	4b28      	ldr	r3, [pc, #160]	; (8008e50 <vTaskSwitchContext+0xa8>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d003      	beq.n	8008dbe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008db6:	4b27      	ldr	r3, [pc, #156]	; (8008e54 <vTaskSwitchContext+0xac>)
 8008db8:	2201      	movs	r2, #1
 8008dba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008dbc:	e041      	b.n	8008e42 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8008dbe:	4b25      	ldr	r3, [pc, #148]	; (8008e54 <vTaskSwitchContext+0xac>)
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008dc4:	4b24      	ldr	r3, [pc, #144]	; (8008e58 <vTaskSwitchContext+0xb0>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	60fb      	str	r3, [r7, #12]
 8008dca:	e010      	b.n	8008dee <vTaskSwitchContext+0x46>
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d10a      	bne.n	8008de8 <vTaskSwitchContext+0x40>
	__asm volatile
 8008dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd6:	f383 8811 	msr	BASEPRI, r3
 8008dda:	f3bf 8f6f 	isb	sy
 8008dde:	f3bf 8f4f 	dsb	sy
 8008de2:	607b      	str	r3, [r7, #4]
}
 8008de4:	bf00      	nop
 8008de6:	e7fe      	b.n	8008de6 <vTaskSwitchContext+0x3e>
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	3b01      	subs	r3, #1
 8008dec:	60fb      	str	r3, [r7, #12]
 8008dee:	491b      	ldr	r1, [pc, #108]	; (8008e5c <vTaskSwitchContext+0xb4>)
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	4613      	mov	r3, r2
 8008df4:	009b      	lsls	r3, r3, #2
 8008df6:	4413      	add	r3, r2
 8008df8:	009b      	lsls	r3, r3, #2
 8008dfa:	440b      	add	r3, r1
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d0e4      	beq.n	8008dcc <vTaskSwitchContext+0x24>
 8008e02:	68fa      	ldr	r2, [r7, #12]
 8008e04:	4613      	mov	r3, r2
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	4413      	add	r3, r2
 8008e0a:	009b      	lsls	r3, r3, #2
 8008e0c:	4a13      	ldr	r2, [pc, #76]	; (8008e5c <vTaskSwitchContext+0xb4>)
 8008e0e:	4413      	add	r3, r2
 8008e10:	60bb      	str	r3, [r7, #8]
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	685b      	ldr	r3, [r3, #4]
 8008e16:	685a      	ldr	r2, [r3, #4]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	605a      	str	r2, [r3, #4]
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	3308      	adds	r3, #8
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d104      	bne.n	8008e32 <vTaskSwitchContext+0x8a>
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	685a      	ldr	r2, [r3, #4]
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	605a      	str	r2, [r3, #4]
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	685b      	ldr	r3, [r3, #4]
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	4a09      	ldr	r2, [pc, #36]	; (8008e60 <vTaskSwitchContext+0xb8>)
 8008e3a:	6013      	str	r3, [r2, #0]
 8008e3c:	4a06      	ldr	r2, [pc, #24]	; (8008e58 <vTaskSwitchContext+0xb0>)
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6013      	str	r3, [r2, #0]
}
 8008e42:	bf00      	nop
 8008e44:	3714      	adds	r7, #20
 8008e46:	46bd      	mov	sp, r7
 8008e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4c:	4770      	bx	lr
 8008e4e:	bf00      	nop
 8008e50:	20000d88 	.word	0x20000d88
 8008e54:	20000d74 	.word	0x20000d74
 8008e58:	20000d68 	.word	0x20000d68
 8008e5c:	20000890 	.word	0x20000890
 8008e60:	2000088c 	.word	0x2000088c

08008e64 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b084      	sub	sp, #16
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	6078      	str	r0, [r7, #4]
 8008e6c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10a      	bne.n	8008e8a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e78:	f383 8811 	msr	BASEPRI, r3
 8008e7c:	f3bf 8f6f 	isb	sy
 8008e80:	f3bf 8f4f 	dsb	sy
 8008e84:	60fb      	str	r3, [r7, #12]
}
 8008e86:	bf00      	nop
 8008e88:	e7fe      	b.n	8008e88 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008e8a:	4b07      	ldr	r3, [pc, #28]	; (8008ea8 <vTaskPlaceOnEventList+0x44>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	3318      	adds	r3, #24
 8008e90:	4619      	mov	r1, r3
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f7fe fe87 	bl	8007ba6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008e98:	2101      	movs	r1, #1
 8008e9a:	6838      	ldr	r0, [r7, #0]
 8008e9c:	f000 fa7c 	bl	8009398 <prvAddCurrentTaskToDelayedList>
}
 8008ea0:	bf00      	nop
 8008ea2:	3710      	adds	r7, #16
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	2000088c 	.word	0x2000088c

08008eac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b086      	sub	sp, #24
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	60f8      	str	r0, [r7, #12]
 8008eb4:	60b9      	str	r1, [r7, #8]
 8008eb6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d10a      	bne.n	8008ed4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8008ebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec2:	f383 8811 	msr	BASEPRI, r3
 8008ec6:	f3bf 8f6f 	isb	sy
 8008eca:	f3bf 8f4f 	dsb	sy
 8008ece:	617b      	str	r3, [r7, #20]
}
 8008ed0:	bf00      	nop
 8008ed2:	e7fe      	b.n	8008ed2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008ed4:	4b0a      	ldr	r3, [pc, #40]	; (8008f00 <vTaskPlaceOnEventListRestricted+0x54>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	3318      	adds	r3, #24
 8008eda:	4619      	mov	r1, r3
 8008edc:	68f8      	ldr	r0, [r7, #12]
 8008ede:	f7fe fe3e 	bl	8007b5e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d002      	beq.n	8008eee <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8008eec:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008eee:	6879      	ldr	r1, [r7, #4]
 8008ef0:	68b8      	ldr	r0, [r7, #8]
 8008ef2:	f000 fa51 	bl	8009398 <prvAddCurrentTaskToDelayedList>
	}
 8008ef6:	bf00      	nop
 8008ef8:	3718      	adds	r7, #24
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}
 8008efe:	bf00      	nop
 8008f00:	2000088c 	.word	0x2000088c

08008f04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b086      	sub	sp, #24
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	68db      	ldr	r3, [r3, #12]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d10a      	bne.n	8008f30 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f1e:	f383 8811 	msr	BASEPRI, r3
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	f3bf 8f4f 	dsb	sy
 8008f2a:	60fb      	str	r3, [r7, #12]
}
 8008f2c:	bf00      	nop
 8008f2e:	e7fe      	b.n	8008f2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008f30:	693b      	ldr	r3, [r7, #16]
 8008f32:	3318      	adds	r3, #24
 8008f34:	4618      	mov	r0, r3
 8008f36:	f7fe fe6f 	bl	8007c18 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f3a:	4b1e      	ldr	r3, [pc, #120]	; (8008fb4 <xTaskRemoveFromEventList+0xb0>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d11d      	bne.n	8008f7e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008f42:	693b      	ldr	r3, [r7, #16]
 8008f44:	3304      	adds	r3, #4
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7fe fe66 	bl	8007c18 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f50:	4b19      	ldr	r3, [pc, #100]	; (8008fb8 <xTaskRemoveFromEventList+0xb4>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d903      	bls.n	8008f60 <xTaskRemoveFromEventList+0x5c>
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f5c:	4a16      	ldr	r2, [pc, #88]	; (8008fb8 <xTaskRemoveFromEventList+0xb4>)
 8008f5e:	6013      	str	r3, [r2, #0]
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f64:	4613      	mov	r3, r2
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	4413      	add	r3, r2
 8008f6a:	009b      	lsls	r3, r3, #2
 8008f6c:	4a13      	ldr	r2, [pc, #76]	; (8008fbc <xTaskRemoveFromEventList+0xb8>)
 8008f6e:	441a      	add	r2, r3
 8008f70:	693b      	ldr	r3, [r7, #16]
 8008f72:	3304      	adds	r3, #4
 8008f74:	4619      	mov	r1, r3
 8008f76:	4610      	mov	r0, r2
 8008f78:	f7fe fdf1 	bl	8007b5e <vListInsertEnd>
 8008f7c:	e005      	b.n	8008f8a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	3318      	adds	r3, #24
 8008f82:	4619      	mov	r1, r3
 8008f84:	480e      	ldr	r0, [pc, #56]	; (8008fc0 <xTaskRemoveFromEventList+0xbc>)
 8008f86:	f7fe fdea 	bl	8007b5e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008f8e:	4b0d      	ldr	r3, [pc, #52]	; (8008fc4 <xTaskRemoveFromEventList+0xc0>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d905      	bls.n	8008fa4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008f98:	2301      	movs	r3, #1
 8008f9a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008f9c:	4b0a      	ldr	r3, [pc, #40]	; (8008fc8 <xTaskRemoveFromEventList+0xc4>)
 8008f9e:	2201      	movs	r2, #1
 8008fa0:	601a      	str	r2, [r3, #0]
 8008fa2:	e001      	b.n	8008fa8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008fa8:	697b      	ldr	r3, [r7, #20]
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3718      	adds	r7, #24
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
 8008fb2:	bf00      	nop
 8008fb4:	20000d88 	.word	0x20000d88
 8008fb8:	20000d68 	.word	0x20000d68
 8008fbc:	20000890 	.word	0x20000890
 8008fc0:	20000d20 	.word	0x20000d20
 8008fc4:	2000088c 	.word	0x2000088c
 8008fc8:	20000d74 	.word	0x20000d74

08008fcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008fd4:	4b06      	ldr	r3, [pc, #24]	; (8008ff0 <vTaskInternalSetTimeOutState+0x24>)
 8008fd6:	681a      	ldr	r2, [r3, #0]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008fdc:	4b05      	ldr	r3, [pc, #20]	; (8008ff4 <vTaskInternalSetTimeOutState+0x28>)
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	605a      	str	r2, [r3, #4]
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr
 8008ff0:	20000d78 	.word	0x20000d78
 8008ff4:	20000d64 	.word	0x20000d64

08008ff8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b088      	sub	sp, #32
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d10a      	bne.n	800901e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900c:	f383 8811 	msr	BASEPRI, r3
 8009010:	f3bf 8f6f 	isb	sy
 8009014:	f3bf 8f4f 	dsb	sy
 8009018:	613b      	str	r3, [r7, #16]
}
 800901a:	bf00      	nop
 800901c:	e7fe      	b.n	800901c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d10a      	bne.n	800903a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009024:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009028:	f383 8811 	msr	BASEPRI, r3
 800902c:	f3bf 8f6f 	isb	sy
 8009030:	f3bf 8f4f 	dsb	sy
 8009034:	60fb      	str	r3, [r7, #12]
}
 8009036:	bf00      	nop
 8009038:	e7fe      	b.n	8009038 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800903a:	f000 fe7b 	bl	8009d34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800903e:	4b1d      	ldr	r3, [pc, #116]	; (80090b4 <xTaskCheckForTimeOut+0xbc>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	69ba      	ldr	r2, [r7, #24]
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009056:	d102      	bne.n	800905e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009058:	2300      	movs	r3, #0
 800905a:	61fb      	str	r3, [r7, #28]
 800905c:	e023      	b.n	80090a6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	4b15      	ldr	r3, [pc, #84]	; (80090b8 <xTaskCheckForTimeOut+0xc0>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	429a      	cmp	r2, r3
 8009068:	d007      	beq.n	800907a <xTaskCheckForTimeOut+0x82>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	69ba      	ldr	r2, [r7, #24]
 8009070:	429a      	cmp	r2, r3
 8009072:	d302      	bcc.n	800907a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009074:	2301      	movs	r3, #1
 8009076:	61fb      	str	r3, [r7, #28]
 8009078:	e015      	b.n	80090a6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	429a      	cmp	r2, r3
 8009082:	d20b      	bcs.n	800909c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	1ad2      	subs	r2, r2, r3
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009090:	6878      	ldr	r0, [r7, #4]
 8009092:	f7ff ff9b 	bl	8008fcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009096:	2300      	movs	r3, #0
 8009098:	61fb      	str	r3, [r7, #28]
 800909a:	e004      	b.n	80090a6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	2200      	movs	r2, #0
 80090a0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80090a2:	2301      	movs	r3, #1
 80090a4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80090a6:	f000 fe75 	bl	8009d94 <vPortExitCritical>

	return xReturn;
 80090aa:	69fb      	ldr	r3, [r7, #28]
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3720      	adds	r7, #32
 80090b0:	46bd      	mov	sp, r7
 80090b2:	bd80      	pop	{r7, pc}
 80090b4:	20000d64 	.word	0x20000d64
 80090b8:	20000d78 	.word	0x20000d78

080090bc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80090bc:	b480      	push	{r7}
 80090be:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80090c0:	4b03      	ldr	r3, [pc, #12]	; (80090d0 <vTaskMissedYield+0x14>)
 80090c2:	2201      	movs	r2, #1
 80090c4:	601a      	str	r2, [r3, #0]
}
 80090c6:	bf00      	nop
 80090c8:	46bd      	mov	sp, r7
 80090ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ce:	4770      	bx	lr
 80090d0:	20000d74 	.word	0x20000d74

080090d4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b082      	sub	sp, #8
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80090dc:	f000 f852 	bl	8009184 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80090e0:	4b06      	ldr	r3, [pc, #24]	; (80090fc <prvIdleTask+0x28>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d9f9      	bls.n	80090dc <prvIdleTask+0x8>
			{
				taskYIELD();
 80090e8:	4b05      	ldr	r3, [pc, #20]	; (8009100 <prvIdleTask+0x2c>)
 80090ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090ee:	601a      	str	r2, [r3, #0]
 80090f0:	f3bf 8f4f 	dsb	sy
 80090f4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80090f8:	e7f0      	b.n	80090dc <prvIdleTask+0x8>
 80090fa:	bf00      	nop
 80090fc:	20000890 	.word	0x20000890
 8009100:	e000ed04 	.word	0xe000ed04

08009104 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b082      	sub	sp, #8
 8009108:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800910a:	2300      	movs	r3, #0
 800910c:	607b      	str	r3, [r7, #4]
 800910e:	e00c      	b.n	800912a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009110:	687a      	ldr	r2, [r7, #4]
 8009112:	4613      	mov	r3, r2
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4413      	add	r3, r2
 8009118:	009b      	lsls	r3, r3, #2
 800911a:	4a12      	ldr	r2, [pc, #72]	; (8009164 <prvInitialiseTaskLists+0x60>)
 800911c:	4413      	add	r3, r2
 800911e:	4618      	mov	r0, r3
 8009120:	f7fe fcf0 	bl	8007b04 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	3301      	adds	r3, #1
 8009128:	607b      	str	r3, [r7, #4]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2b37      	cmp	r3, #55	; 0x37
 800912e:	d9ef      	bls.n	8009110 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009130:	480d      	ldr	r0, [pc, #52]	; (8009168 <prvInitialiseTaskLists+0x64>)
 8009132:	f7fe fce7 	bl	8007b04 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009136:	480d      	ldr	r0, [pc, #52]	; (800916c <prvInitialiseTaskLists+0x68>)
 8009138:	f7fe fce4 	bl	8007b04 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800913c:	480c      	ldr	r0, [pc, #48]	; (8009170 <prvInitialiseTaskLists+0x6c>)
 800913e:	f7fe fce1 	bl	8007b04 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009142:	480c      	ldr	r0, [pc, #48]	; (8009174 <prvInitialiseTaskLists+0x70>)
 8009144:	f7fe fcde 	bl	8007b04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009148:	480b      	ldr	r0, [pc, #44]	; (8009178 <prvInitialiseTaskLists+0x74>)
 800914a:	f7fe fcdb 	bl	8007b04 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800914e:	4b0b      	ldr	r3, [pc, #44]	; (800917c <prvInitialiseTaskLists+0x78>)
 8009150:	4a05      	ldr	r2, [pc, #20]	; (8009168 <prvInitialiseTaskLists+0x64>)
 8009152:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009154:	4b0a      	ldr	r3, [pc, #40]	; (8009180 <prvInitialiseTaskLists+0x7c>)
 8009156:	4a05      	ldr	r2, [pc, #20]	; (800916c <prvInitialiseTaskLists+0x68>)
 8009158:	601a      	str	r2, [r3, #0]
}
 800915a:	bf00      	nop
 800915c:	3708      	adds	r7, #8
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	20000890 	.word	0x20000890
 8009168:	20000cf0 	.word	0x20000cf0
 800916c:	20000d04 	.word	0x20000d04
 8009170:	20000d20 	.word	0x20000d20
 8009174:	20000d34 	.word	0x20000d34
 8009178:	20000d4c 	.word	0x20000d4c
 800917c:	20000d18 	.word	0x20000d18
 8009180:	20000d1c 	.word	0x20000d1c

08009184 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b082      	sub	sp, #8
 8009188:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800918a:	e019      	b.n	80091c0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800918c:	f000 fdd2 	bl	8009d34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009190:	4b10      	ldr	r3, [pc, #64]	; (80091d4 <prvCheckTasksWaitingTermination+0x50>)
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	3304      	adds	r3, #4
 800919c:	4618      	mov	r0, r3
 800919e:	f7fe fd3b 	bl	8007c18 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80091a2:	4b0d      	ldr	r3, [pc, #52]	; (80091d8 <prvCheckTasksWaitingTermination+0x54>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	3b01      	subs	r3, #1
 80091a8:	4a0b      	ldr	r2, [pc, #44]	; (80091d8 <prvCheckTasksWaitingTermination+0x54>)
 80091aa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80091ac:	4b0b      	ldr	r3, [pc, #44]	; (80091dc <prvCheckTasksWaitingTermination+0x58>)
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	3b01      	subs	r3, #1
 80091b2:	4a0a      	ldr	r2, [pc, #40]	; (80091dc <prvCheckTasksWaitingTermination+0x58>)
 80091b4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80091b6:	f000 fded 	bl	8009d94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	f000 f810 	bl	80091e0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80091c0:	4b06      	ldr	r3, [pc, #24]	; (80091dc <prvCheckTasksWaitingTermination+0x58>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d1e1      	bne.n	800918c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80091c8:	bf00      	nop
 80091ca:	bf00      	nop
 80091cc:	3708      	adds	r7, #8
 80091ce:	46bd      	mov	sp, r7
 80091d0:	bd80      	pop	{r7, pc}
 80091d2:	bf00      	nop
 80091d4:	20000d34 	.word	0x20000d34
 80091d8:	20000d60 	.word	0x20000d60
 80091dc:	20000d48 	.word	0x20000d48

080091e0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80091e0:	b580      	push	{r7, lr}
 80091e2:	b084      	sub	sp, #16
 80091e4:	af00      	add	r7, sp, #0
 80091e6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d108      	bne.n	8009204 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091f6:	4618      	mov	r0, r3
 80091f8:	f000 ff8a 	bl	800a110 <vPortFree>
				vPortFree( pxTCB );
 80091fc:	6878      	ldr	r0, [r7, #4]
 80091fe:	f000 ff87 	bl	800a110 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009202:	e018      	b.n	8009236 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800920a:	2b01      	cmp	r3, #1
 800920c:	d103      	bne.n	8009216 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800920e:	6878      	ldr	r0, [r7, #4]
 8009210:	f000 ff7e 	bl	800a110 <vPortFree>
	}
 8009214:	e00f      	b.n	8009236 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800921c:	2b02      	cmp	r3, #2
 800921e:	d00a      	beq.n	8009236 <prvDeleteTCB+0x56>
	__asm volatile
 8009220:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009224:	f383 8811 	msr	BASEPRI, r3
 8009228:	f3bf 8f6f 	isb	sy
 800922c:	f3bf 8f4f 	dsb	sy
 8009230:	60fb      	str	r3, [r7, #12]
}
 8009232:	bf00      	nop
 8009234:	e7fe      	b.n	8009234 <prvDeleteTCB+0x54>
	}
 8009236:	bf00      	nop
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}
	...

08009240 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009240:	b480      	push	{r7}
 8009242:	b083      	sub	sp, #12
 8009244:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009246:	4b0c      	ldr	r3, [pc, #48]	; (8009278 <prvResetNextTaskUnblockTime+0x38>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d104      	bne.n	800925a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009250:	4b0a      	ldr	r3, [pc, #40]	; (800927c <prvResetNextTaskUnblockTime+0x3c>)
 8009252:	f04f 32ff 	mov.w	r2, #4294967295
 8009256:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009258:	e008      	b.n	800926c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800925a:	4b07      	ldr	r3, [pc, #28]	; (8009278 <prvResetNextTaskUnblockTime+0x38>)
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	68db      	ldr	r3, [r3, #12]
 8009260:	68db      	ldr	r3, [r3, #12]
 8009262:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	685b      	ldr	r3, [r3, #4]
 8009268:	4a04      	ldr	r2, [pc, #16]	; (800927c <prvResetNextTaskUnblockTime+0x3c>)
 800926a:	6013      	str	r3, [r2, #0]
}
 800926c:	bf00      	nop
 800926e:	370c      	adds	r7, #12
 8009270:	46bd      	mov	sp, r7
 8009272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009276:	4770      	bx	lr
 8009278:	20000d18 	.word	0x20000d18
 800927c:	20000d80 	.word	0x20000d80

08009280 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009280:	b480      	push	{r7}
 8009282:	b083      	sub	sp, #12
 8009284:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009286:	4b0b      	ldr	r3, [pc, #44]	; (80092b4 <xTaskGetSchedulerState+0x34>)
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d102      	bne.n	8009294 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800928e:	2301      	movs	r3, #1
 8009290:	607b      	str	r3, [r7, #4]
 8009292:	e008      	b.n	80092a6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009294:	4b08      	ldr	r3, [pc, #32]	; (80092b8 <xTaskGetSchedulerState+0x38>)
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d102      	bne.n	80092a2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800929c:	2302      	movs	r3, #2
 800929e:	607b      	str	r3, [r7, #4]
 80092a0:	e001      	b.n	80092a6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80092a2:	2300      	movs	r3, #0
 80092a4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80092a6:	687b      	ldr	r3, [r7, #4]
	}
 80092a8:	4618      	mov	r0, r3
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr
 80092b4:	20000d6c 	.word	0x20000d6c
 80092b8:	20000d88 	.word	0x20000d88

080092bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80092bc:	b580      	push	{r7, lr}
 80092be:	b086      	sub	sp, #24
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80092c8:	2300      	movs	r3, #0
 80092ca:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d056      	beq.n	8009380 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80092d2:	4b2e      	ldr	r3, [pc, #184]	; (800938c <xTaskPriorityDisinherit+0xd0>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	693a      	ldr	r2, [r7, #16]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d00a      	beq.n	80092f2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80092dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e0:	f383 8811 	msr	BASEPRI, r3
 80092e4:	f3bf 8f6f 	isb	sy
 80092e8:	f3bf 8f4f 	dsb	sy
 80092ec:	60fb      	str	r3, [r7, #12]
}
 80092ee:	bf00      	nop
 80092f0:	e7fe      	b.n	80092f0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10a      	bne.n	8009310 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	60bb      	str	r3, [r7, #8]
}
 800930c:	bf00      	nop
 800930e:	e7fe      	b.n	800930e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009310:	693b      	ldr	r3, [r7, #16]
 8009312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009314:	1e5a      	subs	r2, r3, #1
 8009316:	693b      	ldr	r3, [r7, #16]
 8009318:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800931a:	693b      	ldr	r3, [r7, #16]
 800931c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800931e:	693b      	ldr	r3, [r7, #16]
 8009320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009322:	429a      	cmp	r2, r3
 8009324:	d02c      	beq.n	8009380 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800932a:	2b00      	cmp	r3, #0
 800932c:	d128      	bne.n	8009380 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800932e:	693b      	ldr	r3, [r7, #16]
 8009330:	3304      	adds	r3, #4
 8009332:	4618      	mov	r0, r3
 8009334:	f7fe fc70 	bl	8007c18 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009344:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009350:	4b0f      	ldr	r3, [pc, #60]	; (8009390 <xTaskPriorityDisinherit+0xd4>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	429a      	cmp	r2, r3
 8009356:	d903      	bls.n	8009360 <xTaskPriorityDisinherit+0xa4>
 8009358:	693b      	ldr	r3, [r7, #16]
 800935a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800935c:	4a0c      	ldr	r2, [pc, #48]	; (8009390 <xTaskPriorityDisinherit+0xd4>)
 800935e:	6013      	str	r3, [r2, #0]
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009364:	4613      	mov	r3, r2
 8009366:	009b      	lsls	r3, r3, #2
 8009368:	4413      	add	r3, r2
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	4a09      	ldr	r2, [pc, #36]	; (8009394 <xTaskPriorityDisinherit+0xd8>)
 800936e:	441a      	add	r2, r3
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	3304      	adds	r3, #4
 8009374:	4619      	mov	r1, r3
 8009376:	4610      	mov	r0, r2
 8009378:	f7fe fbf1 	bl	8007b5e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800937c:	2301      	movs	r3, #1
 800937e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009380:	697b      	ldr	r3, [r7, #20]
	}
 8009382:	4618      	mov	r0, r3
 8009384:	3718      	adds	r7, #24
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}
 800938a:	bf00      	nop
 800938c:	2000088c 	.word	0x2000088c
 8009390:	20000d68 	.word	0x20000d68
 8009394:	20000890 	.word	0x20000890

08009398 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b084      	sub	sp, #16
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80093a2:	4b21      	ldr	r3, [pc, #132]	; (8009428 <prvAddCurrentTaskToDelayedList+0x90>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80093a8:	4b20      	ldr	r3, [pc, #128]	; (800942c <prvAddCurrentTaskToDelayedList+0x94>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	3304      	adds	r3, #4
 80093ae:	4618      	mov	r0, r3
 80093b0:	f7fe fc32 	bl	8007c18 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093ba:	d10a      	bne.n	80093d2 <prvAddCurrentTaskToDelayedList+0x3a>
 80093bc:	683b      	ldr	r3, [r7, #0]
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d007      	beq.n	80093d2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093c2:	4b1a      	ldr	r3, [pc, #104]	; (800942c <prvAddCurrentTaskToDelayedList+0x94>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	3304      	adds	r3, #4
 80093c8:	4619      	mov	r1, r3
 80093ca:	4819      	ldr	r0, [pc, #100]	; (8009430 <prvAddCurrentTaskToDelayedList+0x98>)
 80093cc:	f7fe fbc7 	bl	8007b5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80093d0:	e026      	b.n	8009420 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80093d2:	68fa      	ldr	r2, [r7, #12]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4413      	add	r3, r2
 80093d8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80093da:	4b14      	ldr	r3, [pc, #80]	; (800942c <prvAddCurrentTaskToDelayedList+0x94>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	68ba      	ldr	r2, [r7, #8]
 80093e0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80093e2:	68ba      	ldr	r2, [r7, #8]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d209      	bcs.n	80093fe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093ea:	4b12      	ldr	r3, [pc, #72]	; (8009434 <prvAddCurrentTaskToDelayedList+0x9c>)
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	4b0f      	ldr	r3, [pc, #60]	; (800942c <prvAddCurrentTaskToDelayedList+0x94>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	3304      	adds	r3, #4
 80093f4:	4619      	mov	r1, r3
 80093f6:	4610      	mov	r0, r2
 80093f8:	f7fe fbd5 	bl	8007ba6 <vListInsert>
}
 80093fc:	e010      	b.n	8009420 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80093fe:	4b0e      	ldr	r3, [pc, #56]	; (8009438 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009400:	681a      	ldr	r2, [r3, #0]
 8009402:	4b0a      	ldr	r3, [pc, #40]	; (800942c <prvAddCurrentTaskToDelayedList+0x94>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	3304      	adds	r3, #4
 8009408:	4619      	mov	r1, r3
 800940a:	4610      	mov	r0, r2
 800940c:	f7fe fbcb 	bl	8007ba6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009410:	4b0a      	ldr	r3, [pc, #40]	; (800943c <prvAddCurrentTaskToDelayedList+0xa4>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	68ba      	ldr	r2, [r7, #8]
 8009416:	429a      	cmp	r2, r3
 8009418:	d202      	bcs.n	8009420 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800941a:	4a08      	ldr	r2, [pc, #32]	; (800943c <prvAddCurrentTaskToDelayedList+0xa4>)
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	6013      	str	r3, [r2, #0]
}
 8009420:	bf00      	nop
 8009422:	3710      	adds	r7, #16
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	20000d64 	.word	0x20000d64
 800942c:	2000088c 	.word	0x2000088c
 8009430:	20000d4c 	.word	0x20000d4c
 8009434:	20000d1c 	.word	0x20000d1c
 8009438:	20000d18 	.word	0x20000d18
 800943c:	20000d80 	.word	0x20000d80

08009440 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009440:	b580      	push	{r7, lr}
 8009442:	b08a      	sub	sp, #40	; 0x28
 8009444:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009446:	2300      	movs	r3, #0
 8009448:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800944a:	f000 fb07 	bl	8009a5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800944e:	4b1c      	ldr	r3, [pc, #112]	; (80094c0 <xTimerCreateTimerTask+0x80>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d021      	beq.n	800949a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009456:	2300      	movs	r3, #0
 8009458:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800945a:	2300      	movs	r3, #0
 800945c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800945e:	1d3a      	adds	r2, r7, #4
 8009460:	f107 0108 	add.w	r1, r7, #8
 8009464:	f107 030c 	add.w	r3, r7, #12
 8009468:	4618      	mov	r0, r3
 800946a:	f7fe fb31 	bl	8007ad0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800946e:	6879      	ldr	r1, [r7, #4]
 8009470:	68bb      	ldr	r3, [r7, #8]
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	9202      	str	r2, [sp, #8]
 8009476:	9301      	str	r3, [sp, #4]
 8009478:	2302      	movs	r3, #2
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	2300      	movs	r3, #0
 800947e:	460a      	mov	r2, r1
 8009480:	4910      	ldr	r1, [pc, #64]	; (80094c4 <xTimerCreateTimerTask+0x84>)
 8009482:	4811      	ldr	r0, [pc, #68]	; (80094c8 <xTimerCreateTimerTask+0x88>)
 8009484:	f7ff f8de 	bl	8008644 <xTaskCreateStatic>
 8009488:	4603      	mov	r3, r0
 800948a:	4a10      	ldr	r2, [pc, #64]	; (80094cc <xTimerCreateTimerTask+0x8c>)
 800948c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800948e:	4b0f      	ldr	r3, [pc, #60]	; (80094cc <xTimerCreateTimerTask+0x8c>)
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d001      	beq.n	800949a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009496:	2301      	movs	r3, #1
 8009498:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d10a      	bne.n	80094b6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	613b      	str	r3, [r7, #16]
}
 80094b2:	bf00      	nop
 80094b4:	e7fe      	b.n	80094b4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80094b6:	697b      	ldr	r3, [r7, #20]
}
 80094b8:	4618      	mov	r0, r3
 80094ba:	3718      	adds	r7, #24
 80094bc:	46bd      	mov	sp, r7
 80094be:	bd80      	pop	{r7, pc}
 80094c0:	20000dbc 	.word	0x20000dbc
 80094c4:	0800b110 	.word	0x0800b110
 80094c8:	08009605 	.word	0x08009605
 80094cc:	20000dc0 	.word	0x20000dc0

080094d0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b08a      	sub	sp, #40	; 0x28
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	60f8      	str	r0, [r7, #12]
 80094d8:	60b9      	str	r1, [r7, #8]
 80094da:	607a      	str	r2, [r7, #4]
 80094dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80094de:	2300      	movs	r3, #0
 80094e0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <xTimerGenericCommand+0x2e>
	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	623b      	str	r3, [r7, #32]
}
 80094fa:	bf00      	nop
 80094fc:	e7fe      	b.n	80094fc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80094fe:	4b1a      	ldr	r3, [pc, #104]	; (8009568 <xTimerGenericCommand+0x98>)
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d02a      	beq.n	800955c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	2b05      	cmp	r3, #5
 8009516:	dc18      	bgt.n	800954a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009518:	f7ff feb2 	bl	8009280 <xTaskGetSchedulerState>
 800951c:	4603      	mov	r3, r0
 800951e:	2b02      	cmp	r3, #2
 8009520:	d109      	bne.n	8009536 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009522:	4b11      	ldr	r3, [pc, #68]	; (8009568 <xTimerGenericCommand+0x98>)
 8009524:	6818      	ldr	r0, [r3, #0]
 8009526:	f107 0110 	add.w	r1, r7, #16
 800952a:	2300      	movs	r3, #0
 800952c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800952e:	f7fe fca1 	bl	8007e74 <xQueueGenericSend>
 8009532:	6278      	str	r0, [r7, #36]	; 0x24
 8009534:	e012      	b.n	800955c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009536:	4b0c      	ldr	r3, [pc, #48]	; (8009568 <xTimerGenericCommand+0x98>)
 8009538:	6818      	ldr	r0, [r3, #0]
 800953a:	f107 0110 	add.w	r1, r7, #16
 800953e:	2300      	movs	r3, #0
 8009540:	2200      	movs	r2, #0
 8009542:	f7fe fc97 	bl	8007e74 <xQueueGenericSend>
 8009546:	6278      	str	r0, [r7, #36]	; 0x24
 8009548:	e008      	b.n	800955c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800954a:	4b07      	ldr	r3, [pc, #28]	; (8009568 <xTimerGenericCommand+0x98>)
 800954c:	6818      	ldr	r0, [r3, #0]
 800954e:	f107 0110 	add.w	r1, r7, #16
 8009552:	2300      	movs	r3, #0
 8009554:	683a      	ldr	r2, [r7, #0]
 8009556:	f7fe fd8b 	bl	8008070 <xQueueGenericSendFromISR>
 800955a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800955c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800955e:	4618      	mov	r0, r3
 8009560:	3728      	adds	r7, #40	; 0x28
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20000dbc 	.word	0x20000dbc

0800956c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b088      	sub	sp, #32
 8009570:	af02      	add	r7, sp, #8
 8009572:	6078      	str	r0, [r7, #4]
 8009574:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009576:	4b22      	ldr	r3, [pc, #136]	; (8009600 <prvProcessExpiredTimer+0x94>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	3304      	adds	r3, #4
 8009584:	4618      	mov	r0, r3
 8009586:	f7fe fb47 	bl	8007c18 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009590:	f003 0304 	and.w	r3, r3, #4
 8009594:	2b00      	cmp	r3, #0
 8009596:	d022      	beq.n	80095de <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	699a      	ldr	r2, [r3, #24]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	18d1      	adds	r1, r2, r3
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	683a      	ldr	r2, [r7, #0]
 80095a4:	6978      	ldr	r0, [r7, #20]
 80095a6:	f000 f8d1 	bl	800974c <prvInsertTimerInActiveList>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d01f      	beq.n	80095f0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80095b0:	2300      	movs	r3, #0
 80095b2:	9300      	str	r3, [sp, #0]
 80095b4:	2300      	movs	r3, #0
 80095b6:	687a      	ldr	r2, [r7, #4]
 80095b8:	2100      	movs	r1, #0
 80095ba:	6978      	ldr	r0, [r7, #20]
 80095bc:	f7ff ff88 	bl	80094d0 <xTimerGenericCommand>
 80095c0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d113      	bne.n	80095f0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80095c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095cc:	f383 8811 	msr	BASEPRI, r3
 80095d0:	f3bf 8f6f 	isb	sy
 80095d4:	f3bf 8f4f 	dsb	sy
 80095d8:	60fb      	str	r3, [r7, #12]
}
 80095da:	bf00      	nop
 80095dc:	e7fe      	b.n	80095dc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80095e4:	f023 0301 	bic.w	r3, r3, #1
 80095e8:	b2da      	uxtb	r2, r3
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	6a1b      	ldr	r3, [r3, #32]
 80095f4:	6978      	ldr	r0, [r7, #20]
 80095f6:	4798      	blx	r3
}
 80095f8:	bf00      	nop
 80095fa:	3718      	adds	r7, #24
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}
 8009600:	20000db4 	.word	0x20000db4

08009604 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800960c:	f107 0308 	add.w	r3, r7, #8
 8009610:	4618      	mov	r0, r3
 8009612:	f000 f857 	bl	80096c4 <prvGetNextExpireTime>
 8009616:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	4619      	mov	r1, r3
 800961c:	68f8      	ldr	r0, [r7, #12]
 800961e:	f000 f803 	bl	8009628 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009622:	f000 f8d5 	bl	80097d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009626:	e7f1      	b.n	800960c <prvTimerTask+0x8>

08009628 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009632:	f7ff fa43 	bl	8008abc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009636:	f107 0308 	add.w	r3, r7, #8
 800963a:	4618      	mov	r0, r3
 800963c:	f000 f866 	bl	800970c <prvSampleTimeNow>
 8009640:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d130      	bne.n	80096aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d10a      	bne.n	8009664 <prvProcessTimerOrBlockTask+0x3c>
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	429a      	cmp	r2, r3
 8009654:	d806      	bhi.n	8009664 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009656:	f7ff fa3f 	bl	8008ad8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800965a:	68f9      	ldr	r1, [r7, #12]
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f7ff ff85 	bl	800956c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009662:	e024      	b.n	80096ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d008      	beq.n	800967c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800966a:	4b13      	ldr	r3, [pc, #76]	; (80096b8 <prvProcessTimerOrBlockTask+0x90>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d101      	bne.n	8009678 <prvProcessTimerOrBlockTask+0x50>
 8009674:	2301      	movs	r3, #1
 8009676:	e000      	b.n	800967a <prvProcessTimerOrBlockTask+0x52>
 8009678:	2300      	movs	r3, #0
 800967a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800967c:	4b0f      	ldr	r3, [pc, #60]	; (80096bc <prvProcessTimerOrBlockTask+0x94>)
 800967e:	6818      	ldr	r0, [r3, #0]
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	1ad3      	subs	r3, r2, r3
 8009686:	683a      	ldr	r2, [r7, #0]
 8009688:	4619      	mov	r1, r3
 800968a:	f7fe ffa7 	bl	80085dc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800968e:	f7ff fa23 	bl	8008ad8 <xTaskResumeAll>
 8009692:	4603      	mov	r3, r0
 8009694:	2b00      	cmp	r3, #0
 8009696:	d10a      	bne.n	80096ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009698:	4b09      	ldr	r3, [pc, #36]	; (80096c0 <prvProcessTimerOrBlockTask+0x98>)
 800969a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800969e:	601a      	str	r2, [r3, #0]
 80096a0:	f3bf 8f4f 	dsb	sy
 80096a4:	f3bf 8f6f 	isb	sy
}
 80096a8:	e001      	b.n	80096ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80096aa:	f7ff fa15 	bl	8008ad8 <xTaskResumeAll>
}
 80096ae:	bf00      	nop
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	20000db8 	.word	0x20000db8
 80096bc:	20000dbc 	.word	0x20000dbc
 80096c0:	e000ed04 	.word	0xe000ed04

080096c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80096c4:	b480      	push	{r7}
 80096c6:	b085      	sub	sp, #20
 80096c8:	af00      	add	r7, sp, #0
 80096ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80096cc:	4b0e      	ldr	r3, [pc, #56]	; (8009708 <prvGetNextExpireTime+0x44>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d101      	bne.n	80096da <prvGetNextExpireTime+0x16>
 80096d6:	2201      	movs	r2, #1
 80096d8:	e000      	b.n	80096dc <prvGetNextExpireTime+0x18>
 80096da:	2200      	movs	r2, #0
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d105      	bne.n	80096f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80096e8:	4b07      	ldr	r3, [pc, #28]	; (8009708 <prvGetNextExpireTime+0x44>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	68db      	ldr	r3, [r3, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	60fb      	str	r3, [r7, #12]
 80096f2:	e001      	b.n	80096f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80096f4:	2300      	movs	r3, #0
 80096f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80096f8:	68fb      	ldr	r3, [r7, #12]
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3714      	adds	r7, #20
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	20000db4 	.word	0x20000db4

0800970c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800970c:	b580      	push	{r7, lr}
 800970e:	b084      	sub	sp, #16
 8009710:	af00      	add	r7, sp, #0
 8009712:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009714:	f7ff fa7e 	bl	8008c14 <xTaskGetTickCount>
 8009718:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800971a:	4b0b      	ldr	r3, [pc, #44]	; (8009748 <prvSampleTimeNow+0x3c>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68fa      	ldr	r2, [r7, #12]
 8009720:	429a      	cmp	r2, r3
 8009722:	d205      	bcs.n	8009730 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009724:	f000 f936 	bl	8009994 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	2201      	movs	r2, #1
 800972c:	601a      	str	r2, [r3, #0]
 800972e:	e002      	b.n	8009736 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009736:	4a04      	ldr	r2, [pc, #16]	; (8009748 <prvSampleTimeNow+0x3c>)
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800973c:	68fb      	ldr	r3, [r7, #12]
}
 800973e:	4618      	mov	r0, r3
 8009740:	3710      	adds	r7, #16
 8009742:	46bd      	mov	sp, r7
 8009744:	bd80      	pop	{r7, pc}
 8009746:	bf00      	nop
 8009748:	20000dc4 	.word	0x20000dc4

0800974c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b086      	sub	sp, #24
 8009750:	af00      	add	r7, sp, #0
 8009752:	60f8      	str	r0, [r7, #12]
 8009754:	60b9      	str	r1, [r7, #8]
 8009756:	607a      	str	r2, [r7, #4]
 8009758:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800975a:	2300      	movs	r3, #0
 800975c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	68ba      	ldr	r2, [r7, #8]
 8009762:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	68fa      	ldr	r2, [r7, #12]
 8009768:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800976a:	68ba      	ldr	r2, [r7, #8]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	429a      	cmp	r2, r3
 8009770:	d812      	bhi.n	8009798 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	1ad2      	subs	r2, r2, r3
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	699b      	ldr	r3, [r3, #24]
 800977c:	429a      	cmp	r2, r3
 800977e:	d302      	bcc.n	8009786 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009780:	2301      	movs	r3, #1
 8009782:	617b      	str	r3, [r7, #20]
 8009784:	e01b      	b.n	80097be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009786:	4b10      	ldr	r3, [pc, #64]	; (80097c8 <prvInsertTimerInActiveList+0x7c>)
 8009788:	681a      	ldr	r2, [r3, #0]
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	3304      	adds	r3, #4
 800978e:	4619      	mov	r1, r3
 8009790:	4610      	mov	r0, r2
 8009792:	f7fe fa08 	bl	8007ba6 <vListInsert>
 8009796:	e012      	b.n	80097be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009798:	687a      	ldr	r2, [r7, #4]
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	429a      	cmp	r2, r3
 800979e:	d206      	bcs.n	80097ae <prvInsertTimerInActiveList+0x62>
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d302      	bcc.n	80097ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80097a8:	2301      	movs	r3, #1
 80097aa:	617b      	str	r3, [r7, #20]
 80097ac:	e007      	b.n	80097be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80097ae:	4b07      	ldr	r3, [pc, #28]	; (80097cc <prvInsertTimerInActiveList+0x80>)
 80097b0:	681a      	ldr	r2, [r3, #0]
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	3304      	adds	r3, #4
 80097b6:	4619      	mov	r1, r3
 80097b8:	4610      	mov	r0, r2
 80097ba:	f7fe f9f4 	bl	8007ba6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80097be:	697b      	ldr	r3, [r7, #20]
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3718      	adds	r7, #24
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	20000db8 	.word	0x20000db8
 80097cc:	20000db4 	.word	0x20000db4

080097d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80097d0:	b580      	push	{r7, lr}
 80097d2:	b08e      	sub	sp, #56	; 0x38
 80097d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097d6:	e0ca      	b.n	800996e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	da18      	bge.n	8009810 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80097de:	1d3b      	adds	r3, r7, #4
 80097e0:	3304      	adds	r3, #4
 80097e2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80097e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d10a      	bne.n	8009800 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80097ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ee:	f383 8811 	msr	BASEPRI, r3
 80097f2:	f3bf 8f6f 	isb	sy
 80097f6:	f3bf 8f4f 	dsb	sy
 80097fa:	61fb      	str	r3, [r7, #28]
}
 80097fc:	bf00      	nop
 80097fe:	e7fe      	b.n	80097fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009806:	6850      	ldr	r0, [r2, #4]
 8009808:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800980a:	6892      	ldr	r2, [r2, #8]
 800980c:	4611      	mov	r1, r2
 800980e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	2b00      	cmp	r3, #0
 8009814:	f2c0 80aa 	blt.w	800996c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800981c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981e:	695b      	ldr	r3, [r3, #20]
 8009820:	2b00      	cmp	r3, #0
 8009822:	d004      	beq.n	800982e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009826:	3304      	adds	r3, #4
 8009828:	4618      	mov	r0, r3
 800982a:	f7fe f9f5 	bl	8007c18 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800982e:	463b      	mov	r3, r7
 8009830:	4618      	mov	r0, r3
 8009832:	f7ff ff6b 	bl	800970c <prvSampleTimeNow>
 8009836:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2b09      	cmp	r3, #9
 800983c:	f200 8097 	bhi.w	800996e <prvProcessReceivedCommands+0x19e>
 8009840:	a201      	add	r2, pc, #4	; (adr r2, 8009848 <prvProcessReceivedCommands+0x78>)
 8009842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009846:	bf00      	nop
 8009848:	08009871 	.word	0x08009871
 800984c:	08009871 	.word	0x08009871
 8009850:	08009871 	.word	0x08009871
 8009854:	080098e5 	.word	0x080098e5
 8009858:	080098f9 	.word	0x080098f9
 800985c:	08009943 	.word	0x08009943
 8009860:	08009871 	.word	0x08009871
 8009864:	08009871 	.word	0x08009871
 8009868:	080098e5 	.word	0x080098e5
 800986c:	080098f9 	.word	0x080098f9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009872:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009876:	f043 0301 	orr.w	r3, r3, #1
 800987a:	b2da      	uxtb	r2, r3
 800987c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800987e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009882:	68ba      	ldr	r2, [r7, #8]
 8009884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009886:	699b      	ldr	r3, [r3, #24]
 8009888:	18d1      	adds	r1, r2, r3
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800988e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009890:	f7ff ff5c 	bl	800974c <prvInsertTimerInActiveList>
 8009894:	4603      	mov	r3, r0
 8009896:	2b00      	cmp	r3, #0
 8009898:	d069      	beq.n	800996e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800989a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098a8:	f003 0304 	and.w	r3, r3, #4
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d05e      	beq.n	800996e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098b4:	699b      	ldr	r3, [r3, #24]
 80098b6:	441a      	add	r2, r3
 80098b8:	2300      	movs	r3, #0
 80098ba:	9300      	str	r3, [sp, #0]
 80098bc:	2300      	movs	r3, #0
 80098be:	2100      	movs	r1, #0
 80098c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80098c2:	f7ff fe05 	bl	80094d0 <xTimerGenericCommand>
 80098c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80098c8:	6a3b      	ldr	r3, [r7, #32]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d14f      	bne.n	800996e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80098ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098d2:	f383 8811 	msr	BASEPRI, r3
 80098d6:	f3bf 8f6f 	isb	sy
 80098da:	f3bf 8f4f 	dsb	sy
 80098de:	61bb      	str	r3, [r7, #24]
}
 80098e0:	bf00      	nop
 80098e2:	e7fe      	b.n	80098e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80098e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098ea:	f023 0301 	bic.w	r3, r3, #1
 80098ee:	b2da      	uxtb	r2, r3
 80098f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098f2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80098f6:	e03a      	b.n	800996e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80098f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80098fe:	f043 0301 	orr.w	r3, r3, #1
 8009902:	b2da      	uxtb	r2, r3
 8009904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009906:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800990a:	68ba      	ldr	r2, [r7, #8]
 800990c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800990e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009912:	699b      	ldr	r3, [r3, #24]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d10a      	bne.n	800992e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8009918:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991c:	f383 8811 	msr	BASEPRI, r3
 8009920:	f3bf 8f6f 	isb	sy
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	617b      	str	r3, [r7, #20]
}
 800992a:	bf00      	nop
 800992c:	e7fe      	b.n	800992c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800992e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009930:	699a      	ldr	r2, [r3, #24]
 8009932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009934:	18d1      	adds	r1, r2, r3
 8009936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800993a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800993c:	f7ff ff06 	bl	800974c <prvInsertTimerInActiveList>
					break;
 8009940:	e015      	b.n	800996e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009944:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009948:	f003 0302 	and.w	r3, r3, #2
 800994c:	2b00      	cmp	r3, #0
 800994e:	d103      	bne.n	8009958 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8009950:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009952:	f000 fbdd 	bl	800a110 <vPortFree>
 8009956:	e00a      	b.n	800996e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800995a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800995e:	f023 0301 	bic.w	r3, r3, #1
 8009962:	b2da      	uxtb	r2, r3
 8009964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009966:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800996a:	e000      	b.n	800996e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800996c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800996e:	4b08      	ldr	r3, [pc, #32]	; (8009990 <prvProcessReceivedCommands+0x1c0>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	1d39      	adds	r1, r7, #4
 8009974:	2200      	movs	r2, #0
 8009976:	4618      	mov	r0, r3
 8009978:	f7fe fc16 	bl	80081a8 <xQueueReceive>
 800997c:	4603      	mov	r3, r0
 800997e:	2b00      	cmp	r3, #0
 8009980:	f47f af2a 	bne.w	80097d8 <prvProcessReceivedCommands+0x8>
	}
}
 8009984:	bf00      	nop
 8009986:	bf00      	nop
 8009988:	3730      	adds	r7, #48	; 0x30
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	20000dbc 	.word	0x20000dbc

08009994 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b088      	sub	sp, #32
 8009998:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800999a:	e048      	b.n	8009a2e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800999c:	4b2d      	ldr	r3, [pc, #180]	; (8009a54 <prvSwitchTimerLists+0xc0>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	68db      	ldr	r3, [r3, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099a6:	4b2b      	ldr	r3, [pc, #172]	; (8009a54 <prvSwitchTimerLists+0xc0>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	68db      	ldr	r3, [r3, #12]
 80099ac:	68db      	ldr	r3, [r3, #12]
 80099ae:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	3304      	adds	r3, #4
 80099b4:	4618      	mov	r0, r3
 80099b6:	f7fe f92f 	bl	8007c18 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80099ba:	68fb      	ldr	r3, [r7, #12]
 80099bc:	6a1b      	ldr	r3, [r3, #32]
 80099be:	68f8      	ldr	r0, [r7, #12]
 80099c0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80099c8:	f003 0304 	and.w	r3, r3, #4
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d02e      	beq.n	8009a2e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	699b      	ldr	r3, [r3, #24]
 80099d4:	693a      	ldr	r2, [r7, #16]
 80099d6:	4413      	add	r3, r2
 80099d8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80099da:	68ba      	ldr	r2, [r7, #8]
 80099dc:	693b      	ldr	r3, [r7, #16]
 80099de:	429a      	cmp	r2, r3
 80099e0:	d90e      	bls.n	8009a00 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	68ba      	ldr	r2, [r7, #8]
 80099e6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	68fa      	ldr	r2, [r7, #12]
 80099ec:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80099ee:	4b19      	ldr	r3, [pc, #100]	; (8009a54 <prvSwitchTimerLists+0xc0>)
 80099f0:	681a      	ldr	r2, [r3, #0]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	3304      	adds	r3, #4
 80099f6:	4619      	mov	r1, r3
 80099f8:	4610      	mov	r0, r2
 80099fa:	f7fe f8d4 	bl	8007ba6 <vListInsert>
 80099fe:	e016      	b.n	8009a2e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009a00:	2300      	movs	r3, #0
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	2300      	movs	r3, #0
 8009a06:	693a      	ldr	r2, [r7, #16]
 8009a08:	2100      	movs	r1, #0
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f7ff fd60 	bl	80094d0 <xTimerGenericCommand>
 8009a10:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d10a      	bne.n	8009a2e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8009a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a1c:	f383 8811 	msr	BASEPRI, r3
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	f3bf 8f4f 	dsb	sy
 8009a28:	603b      	str	r3, [r7, #0]
}
 8009a2a:	bf00      	nop
 8009a2c:	e7fe      	b.n	8009a2c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009a2e:	4b09      	ldr	r3, [pc, #36]	; (8009a54 <prvSwitchTimerLists+0xc0>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d1b1      	bne.n	800999c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009a38:	4b06      	ldr	r3, [pc, #24]	; (8009a54 <prvSwitchTimerLists+0xc0>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009a3e:	4b06      	ldr	r3, [pc, #24]	; (8009a58 <prvSwitchTimerLists+0xc4>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	4a04      	ldr	r2, [pc, #16]	; (8009a54 <prvSwitchTimerLists+0xc0>)
 8009a44:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009a46:	4a04      	ldr	r2, [pc, #16]	; (8009a58 <prvSwitchTimerLists+0xc4>)
 8009a48:	697b      	ldr	r3, [r7, #20]
 8009a4a:	6013      	str	r3, [r2, #0]
}
 8009a4c:	bf00      	nop
 8009a4e:	3718      	adds	r7, #24
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	20000db4 	.word	0x20000db4
 8009a58:	20000db8 	.word	0x20000db8

08009a5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009a62:	f000 f967 	bl	8009d34 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009a66:	4b15      	ldr	r3, [pc, #84]	; (8009abc <prvCheckForValidListAndQueue+0x60>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d120      	bne.n	8009ab0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009a6e:	4814      	ldr	r0, [pc, #80]	; (8009ac0 <prvCheckForValidListAndQueue+0x64>)
 8009a70:	f7fe f848 	bl	8007b04 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009a74:	4813      	ldr	r0, [pc, #76]	; (8009ac4 <prvCheckForValidListAndQueue+0x68>)
 8009a76:	f7fe f845 	bl	8007b04 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009a7a:	4b13      	ldr	r3, [pc, #76]	; (8009ac8 <prvCheckForValidListAndQueue+0x6c>)
 8009a7c:	4a10      	ldr	r2, [pc, #64]	; (8009ac0 <prvCheckForValidListAndQueue+0x64>)
 8009a7e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009a80:	4b12      	ldr	r3, [pc, #72]	; (8009acc <prvCheckForValidListAndQueue+0x70>)
 8009a82:	4a10      	ldr	r2, [pc, #64]	; (8009ac4 <prvCheckForValidListAndQueue+0x68>)
 8009a84:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009a86:	2300      	movs	r3, #0
 8009a88:	9300      	str	r3, [sp, #0]
 8009a8a:	4b11      	ldr	r3, [pc, #68]	; (8009ad0 <prvCheckForValidListAndQueue+0x74>)
 8009a8c:	4a11      	ldr	r2, [pc, #68]	; (8009ad4 <prvCheckForValidListAndQueue+0x78>)
 8009a8e:	2110      	movs	r1, #16
 8009a90:	200a      	movs	r0, #10
 8009a92:	f7fe f953 	bl	8007d3c <xQueueGenericCreateStatic>
 8009a96:	4603      	mov	r3, r0
 8009a98:	4a08      	ldr	r2, [pc, #32]	; (8009abc <prvCheckForValidListAndQueue+0x60>)
 8009a9a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009a9c:	4b07      	ldr	r3, [pc, #28]	; (8009abc <prvCheckForValidListAndQueue+0x60>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d005      	beq.n	8009ab0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009aa4:	4b05      	ldr	r3, [pc, #20]	; (8009abc <prvCheckForValidListAndQueue+0x60>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	490b      	ldr	r1, [pc, #44]	; (8009ad8 <prvCheckForValidListAndQueue+0x7c>)
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f7fe fd6c 	bl	8008588 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ab0:	f000 f970 	bl	8009d94 <vPortExitCritical>
}
 8009ab4:	bf00      	nop
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	20000dbc 	.word	0x20000dbc
 8009ac0:	20000d8c 	.word	0x20000d8c
 8009ac4:	20000da0 	.word	0x20000da0
 8009ac8:	20000db4 	.word	0x20000db4
 8009acc:	20000db8 	.word	0x20000db8
 8009ad0:	20000e68 	.word	0x20000e68
 8009ad4:	20000dc8 	.word	0x20000dc8
 8009ad8:	0800b118 	.word	0x0800b118

08009adc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009adc:	b480      	push	{r7}
 8009ade:	b085      	sub	sp, #20
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	60f8      	str	r0, [r7, #12]
 8009ae4:	60b9      	str	r1, [r7, #8]
 8009ae6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	3b04      	subs	r3, #4
 8009aec:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009af4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	3b04      	subs	r3, #4
 8009afa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009afc:	68bb      	ldr	r3, [r7, #8]
 8009afe:	f023 0201 	bic.w	r2, r3, #1
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	3b04      	subs	r3, #4
 8009b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009b0c:	4a0c      	ldr	r2, [pc, #48]	; (8009b40 <pxPortInitialiseStack+0x64>)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	3b14      	subs	r3, #20
 8009b16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	3b04      	subs	r3, #4
 8009b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f06f 0202 	mvn.w	r2, #2
 8009b2a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	3b20      	subs	r3, #32
 8009b30:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009b32:	68fb      	ldr	r3, [r7, #12]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3714      	adds	r7, #20
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr
 8009b40:	08009b45 	.word	0x08009b45

08009b44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009b44:	b480      	push	{r7}
 8009b46:	b085      	sub	sp, #20
 8009b48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009b4e:	4b12      	ldr	r3, [pc, #72]	; (8009b98 <prvTaskExitError+0x54>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b56:	d00a      	beq.n	8009b6e <prvTaskExitError+0x2a>
	__asm volatile
 8009b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b5c:	f383 8811 	msr	BASEPRI, r3
 8009b60:	f3bf 8f6f 	isb	sy
 8009b64:	f3bf 8f4f 	dsb	sy
 8009b68:	60fb      	str	r3, [r7, #12]
}
 8009b6a:	bf00      	nop
 8009b6c:	e7fe      	b.n	8009b6c <prvTaskExitError+0x28>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	60bb      	str	r3, [r7, #8]
}
 8009b80:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009b82:	bf00      	nop
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d0fc      	beq.n	8009b84 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009b8a:	bf00      	nop
 8009b8c:	bf00      	nop
 8009b8e:	3714      	adds	r7, #20
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr
 8009b98:	20000120 	.word	0x20000120
 8009b9c:	00000000 	.word	0x00000000

08009ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009ba0:	4b07      	ldr	r3, [pc, #28]	; (8009bc0 <pxCurrentTCBConst2>)
 8009ba2:	6819      	ldr	r1, [r3, #0]
 8009ba4:	6808      	ldr	r0, [r1, #0]
 8009ba6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009baa:	f380 8809 	msr	PSP, r0
 8009bae:	f3bf 8f6f 	isb	sy
 8009bb2:	f04f 0000 	mov.w	r0, #0
 8009bb6:	f380 8811 	msr	BASEPRI, r0
 8009bba:	4770      	bx	lr
 8009bbc:	f3af 8000 	nop.w

08009bc0 <pxCurrentTCBConst2>:
 8009bc0:	2000088c 	.word	0x2000088c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009bc4:	bf00      	nop
 8009bc6:	bf00      	nop

08009bc8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009bc8:	4808      	ldr	r0, [pc, #32]	; (8009bec <prvPortStartFirstTask+0x24>)
 8009bca:	6800      	ldr	r0, [r0, #0]
 8009bcc:	6800      	ldr	r0, [r0, #0]
 8009bce:	f380 8808 	msr	MSP, r0
 8009bd2:	f04f 0000 	mov.w	r0, #0
 8009bd6:	f380 8814 	msr	CONTROL, r0
 8009bda:	b662      	cpsie	i
 8009bdc:	b661      	cpsie	f
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	f3bf 8f6f 	isb	sy
 8009be6:	df00      	svc	0
 8009be8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009bea:	bf00      	nop
 8009bec:	e000ed08 	.word	0xe000ed08

08009bf0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b086      	sub	sp, #24
 8009bf4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009bf6:	4b46      	ldr	r3, [pc, #280]	; (8009d10 <xPortStartScheduler+0x120>)
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a46      	ldr	r2, [pc, #280]	; (8009d14 <xPortStartScheduler+0x124>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d10a      	bne.n	8009c16 <xPortStartScheduler+0x26>
	__asm volatile
 8009c00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c04:	f383 8811 	msr	BASEPRI, r3
 8009c08:	f3bf 8f6f 	isb	sy
 8009c0c:	f3bf 8f4f 	dsb	sy
 8009c10:	613b      	str	r3, [r7, #16]
}
 8009c12:	bf00      	nop
 8009c14:	e7fe      	b.n	8009c14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009c16:	4b3e      	ldr	r3, [pc, #248]	; (8009d10 <xPortStartScheduler+0x120>)
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	4a3f      	ldr	r2, [pc, #252]	; (8009d18 <xPortStartScheduler+0x128>)
 8009c1c:	4293      	cmp	r3, r2
 8009c1e:	d10a      	bne.n	8009c36 <xPortStartScheduler+0x46>
	__asm volatile
 8009c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c24:	f383 8811 	msr	BASEPRI, r3
 8009c28:	f3bf 8f6f 	isb	sy
 8009c2c:	f3bf 8f4f 	dsb	sy
 8009c30:	60fb      	str	r3, [r7, #12]
}
 8009c32:	bf00      	nop
 8009c34:	e7fe      	b.n	8009c34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009c36:	4b39      	ldr	r3, [pc, #228]	; (8009d1c <xPortStartScheduler+0x12c>)
 8009c38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	781b      	ldrb	r3, [r3, #0]
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	22ff      	movs	r2, #255	; 0xff
 8009c46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	781b      	ldrb	r3, [r3, #0]
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009c50:	78fb      	ldrb	r3, [r7, #3]
 8009c52:	b2db      	uxtb	r3, r3
 8009c54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009c58:	b2da      	uxtb	r2, r3
 8009c5a:	4b31      	ldr	r3, [pc, #196]	; (8009d20 <xPortStartScheduler+0x130>)
 8009c5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c5e:	4b31      	ldr	r3, [pc, #196]	; (8009d24 <xPortStartScheduler+0x134>)
 8009c60:	2207      	movs	r2, #7
 8009c62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c64:	e009      	b.n	8009c7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009c66:	4b2f      	ldr	r3, [pc, #188]	; (8009d24 <xPortStartScheduler+0x134>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	4a2d      	ldr	r2, [pc, #180]	; (8009d24 <xPortStartScheduler+0x134>)
 8009c6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c70:	78fb      	ldrb	r3, [r7, #3]
 8009c72:	b2db      	uxtb	r3, r3
 8009c74:	005b      	lsls	r3, r3, #1
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c7a:	78fb      	ldrb	r3, [r7, #3]
 8009c7c:	b2db      	uxtb	r3, r3
 8009c7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c82:	2b80      	cmp	r3, #128	; 0x80
 8009c84:	d0ef      	beq.n	8009c66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c86:	4b27      	ldr	r3, [pc, #156]	; (8009d24 <xPortStartScheduler+0x134>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f1c3 0307 	rsb	r3, r3, #7
 8009c8e:	2b04      	cmp	r3, #4
 8009c90:	d00a      	beq.n	8009ca8 <xPortStartScheduler+0xb8>
	__asm volatile
 8009c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c96:	f383 8811 	msr	BASEPRI, r3
 8009c9a:	f3bf 8f6f 	isb	sy
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	60bb      	str	r3, [r7, #8]
}
 8009ca4:	bf00      	nop
 8009ca6:	e7fe      	b.n	8009ca6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ca8:	4b1e      	ldr	r3, [pc, #120]	; (8009d24 <xPortStartScheduler+0x134>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	021b      	lsls	r3, r3, #8
 8009cae:	4a1d      	ldr	r2, [pc, #116]	; (8009d24 <xPortStartScheduler+0x134>)
 8009cb0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009cb2:	4b1c      	ldr	r3, [pc, #112]	; (8009d24 <xPortStartScheduler+0x134>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009cba:	4a1a      	ldr	r2, [pc, #104]	; (8009d24 <xPortStartScheduler+0x134>)
 8009cbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	b2da      	uxtb	r2, r3
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009cc6:	4b18      	ldr	r3, [pc, #96]	; (8009d28 <xPortStartScheduler+0x138>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a17      	ldr	r2, [pc, #92]	; (8009d28 <xPortStartScheduler+0x138>)
 8009ccc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009cd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009cd2:	4b15      	ldr	r3, [pc, #84]	; (8009d28 <xPortStartScheduler+0x138>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a14      	ldr	r2, [pc, #80]	; (8009d28 <xPortStartScheduler+0x138>)
 8009cd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009cdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009cde:	f000 f8dd 	bl	8009e9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ce2:	4b12      	ldr	r3, [pc, #72]	; (8009d2c <xPortStartScheduler+0x13c>)
 8009ce4:	2200      	movs	r2, #0
 8009ce6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009ce8:	f000 f8fc 	bl	8009ee4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009cec:	4b10      	ldr	r3, [pc, #64]	; (8009d30 <xPortStartScheduler+0x140>)
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a0f      	ldr	r2, [pc, #60]	; (8009d30 <xPortStartScheduler+0x140>)
 8009cf2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009cf6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009cf8:	f7ff ff66 	bl	8009bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009cfc:	f7ff f854 	bl	8008da8 <vTaskSwitchContext>
	prvTaskExitError();
 8009d00:	f7ff ff20 	bl	8009b44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3718      	adds	r7, #24
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	e000ed00 	.word	0xe000ed00
 8009d14:	410fc271 	.word	0x410fc271
 8009d18:	410fc270 	.word	0x410fc270
 8009d1c:	e000e400 	.word	0xe000e400
 8009d20:	20000eb8 	.word	0x20000eb8
 8009d24:	20000ebc 	.word	0x20000ebc
 8009d28:	e000ed20 	.word	0xe000ed20
 8009d2c:	20000120 	.word	0x20000120
 8009d30:	e000ef34 	.word	0xe000ef34

08009d34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
	__asm volatile
 8009d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d3e:	f383 8811 	msr	BASEPRI, r3
 8009d42:	f3bf 8f6f 	isb	sy
 8009d46:	f3bf 8f4f 	dsb	sy
 8009d4a:	607b      	str	r3, [r7, #4]
}
 8009d4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009d4e:	4b0f      	ldr	r3, [pc, #60]	; (8009d8c <vPortEnterCritical+0x58>)
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	3301      	adds	r3, #1
 8009d54:	4a0d      	ldr	r2, [pc, #52]	; (8009d8c <vPortEnterCritical+0x58>)
 8009d56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009d58:	4b0c      	ldr	r3, [pc, #48]	; (8009d8c <vPortEnterCritical+0x58>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d10f      	bne.n	8009d80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d60:	4b0b      	ldr	r3, [pc, #44]	; (8009d90 <vPortEnterCritical+0x5c>)
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	b2db      	uxtb	r3, r3
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d00a      	beq.n	8009d80 <vPortEnterCritical+0x4c>
	__asm volatile
 8009d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d6e:	f383 8811 	msr	BASEPRI, r3
 8009d72:	f3bf 8f6f 	isb	sy
 8009d76:	f3bf 8f4f 	dsb	sy
 8009d7a:	603b      	str	r3, [r7, #0]
}
 8009d7c:	bf00      	nop
 8009d7e:	e7fe      	b.n	8009d7e <vPortEnterCritical+0x4a>
	}
}
 8009d80:	bf00      	nop
 8009d82:	370c      	adds	r7, #12
 8009d84:	46bd      	mov	sp, r7
 8009d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8a:	4770      	bx	lr
 8009d8c:	20000120 	.word	0x20000120
 8009d90:	e000ed04 	.word	0xe000ed04

08009d94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d94:	b480      	push	{r7}
 8009d96:	b083      	sub	sp, #12
 8009d98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009d9a:	4b12      	ldr	r3, [pc, #72]	; (8009de4 <vPortExitCritical+0x50>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d10a      	bne.n	8009db8 <vPortExitCritical+0x24>
	__asm volatile
 8009da2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	607b      	str	r3, [r7, #4]
}
 8009db4:	bf00      	nop
 8009db6:	e7fe      	b.n	8009db6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009db8:	4b0a      	ldr	r3, [pc, #40]	; (8009de4 <vPortExitCritical+0x50>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	3b01      	subs	r3, #1
 8009dbe:	4a09      	ldr	r2, [pc, #36]	; (8009de4 <vPortExitCritical+0x50>)
 8009dc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009dc2:	4b08      	ldr	r3, [pc, #32]	; (8009de4 <vPortExitCritical+0x50>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d105      	bne.n	8009dd6 <vPortExitCritical+0x42>
 8009dca:	2300      	movs	r3, #0
 8009dcc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	f383 8811 	msr	BASEPRI, r3
}
 8009dd4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009dd6:	bf00      	nop
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr
 8009de2:	bf00      	nop
 8009de4:	20000120 	.word	0x20000120
	...

08009df0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009df0:	f3ef 8009 	mrs	r0, PSP
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	4b15      	ldr	r3, [pc, #84]	; (8009e50 <pxCurrentTCBConst>)
 8009dfa:	681a      	ldr	r2, [r3, #0]
 8009dfc:	f01e 0f10 	tst.w	lr, #16
 8009e00:	bf08      	it	eq
 8009e02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009e06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e0a:	6010      	str	r0, [r2, #0]
 8009e0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009e10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009e14:	f380 8811 	msr	BASEPRI, r0
 8009e18:	f3bf 8f4f 	dsb	sy
 8009e1c:	f3bf 8f6f 	isb	sy
 8009e20:	f7fe ffc2 	bl	8008da8 <vTaskSwitchContext>
 8009e24:	f04f 0000 	mov.w	r0, #0
 8009e28:	f380 8811 	msr	BASEPRI, r0
 8009e2c:	bc09      	pop	{r0, r3}
 8009e2e:	6819      	ldr	r1, [r3, #0]
 8009e30:	6808      	ldr	r0, [r1, #0]
 8009e32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e36:	f01e 0f10 	tst.w	lr, #16
 8009e3a:	bf08      	it	eq
 8009e3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009e40:	f380 8809 	msr	PSP, r0
 8009e44:	f3bf 8f6f 	isb	sy
 8009e48:	4770      	bx	lr
 8009e4a:	bf00      	nop
 8009e4c:	f3af 8000 	nop.w

08009e50 <pxCurrentTCBConst>:
 8009e50:	2000088c 	.word	0x2000088c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e54:	bf00      	nop
 8009e56:	bf00      	nop

08009e58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e58:	b580      	push	{r7, lr}
 8009e5a:	b082      	sub	sp, #8
 8009e5c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e62:	f383 8811 	msr	BASEPRI, r3
 8009e66:	f3bf 8f6f 	isb	sy
 8009e6a:	f3bf 8f4f 	dsb	sy
 8009e6e:	607b      	str	r3, [r7, #4]
}
 8009e70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e72:	f7fe fedf 	bl	8008c34 <xTaskIncrementTick>
 8009e76:	4603      	mov	r3, r0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d003      	beq.n	8009e84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e7c:	4b06      	ldr	r3, [pc, #24]	; (8009e98 <xPortSysTickHandler+0x40>)
 8009e7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e82:	601a      	str	r2, [r3, #0]
 8009e84:	2300      	movs	r3, #0
 8009e86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	f383 8811 	msr	BASEPRI, r3
}
 8009e8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e90:	bf00      	nop
 8009e92:	3708      	adds	r7, #8
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	e000ed04 	.word	0xe000ed04

08009e9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e9c:	b480      	push	{r7}
 8009e9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009ea0:	4b0b      	ldr	r3, [pc, #44]	; (8009ed0 <vPortSetupTimerInterrupt+0x34>)
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009ea6:	4b0b      	ldr	r3, [pc, #44]	; (8009ed4 <vPortSetupTimerInterrupt+0x38>)
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009eac:	4b0a      	ldr	r3, [pc, #40]	; (8009ed8 <vPortSetupTimerInterrupt+0x3c>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	4a0a      	ldr	r2, [pc, #40]	; (8009edc <vPortSetupTimerInterrupt+0x40>)
 8009eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8009eb6:	099b      	lsrs	r3, r3, #6
 8009eb8:	4a09      	ldr	r2, [pc, #36]	; (8009ee0 <vPortSetupTimerInterrupt+0x44>)
 8009eba:	3b01      	subs	r3, #1
 8009ebc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009ebe:	4b04      	ldr	r3, [pc, #16]	; (8009ed0 <vPortSetupTimerInterrupt+0x34>)
 8009ec0:	2207      	movs	r2, #7
 8009ec2:	601a      	str	r2, [r3, #0]
}
 8009ec4:	bf00      	nop
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr
 8009ece:	bf00      	nop
 8009ed0:	e000e010 	.word	0xe000e010
 8009ed4:	e000e018 	.word	0xe000e018
 8009ed8:	20000004 	.word	0x20000004
 8009edc:	10624dd3 	.word	0x10624dd3
 8009ee0:	e000e014 	.word	0xe000e014

08009ee4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009ee4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009ef4 <vPortEnableVFP+0x10>
 8009ee8:	6801      	ldr	r1, [r0, #0]
 8009eea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8009eee:	6001      	str	r1, [r0, #0]
 8009ef0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009ef2:	bf00      	nop
 8009ef4:	e000ed88 	.word	0xe000ed88

08009ef8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009ef8:	b480      	push	{r7}
 8009efa:	b085      	sub	sp, #20
 8009efc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009efe:	f3ef 8305 	mrs	r3, IPSR
 8009f02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2b0f      	cmp	r3, #15
 8009f08:	d914      	bls.n	8009f34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009f0a:	4a17      	ldr	r2, [pc, #92]	; (8009f68 <vPortValidateInterruptPriority+0x70>)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	4413      	add	r3, r2
 8009f10:	781b      	ldrb	r3, [r3, #0]
 8009f12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009f14:	4b15      	ldr	r3, [pc, #84]	; (8009f6c <vPortValidateInterruptPriority+0x74>)
 8009f16:	781b      	ldrb	r3, [r3, #0]
 8009f18:	7afa      	ldrb	r2, [r7, #11]
 8009f1a:	429a      	cmp	r2, r3
 8009f1c:	d20a      	bcs.n	8009f34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8009f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f22:	f383 8811 	msr	BASEPRI, r3
 8009f26:	f3bf 8f6f 	isb	sy
 8009f2a:	f3bf 8f4f 	dsb	sy
 8009f2e:	607b      	str	r3, [r7, #4]
}
 8009f30:	bf00      	nop
 8009f32:	e7fe      	b.n	8009f32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009f34:	4b0e      	ldr	r3, [pc, #56]	; (8009f70 <vPortValidateInterruptPriority+0x78>)
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009f3c:	4b0d      	ldr	r3, [pc, #52]	; (8009f74 <vPortValidateInterruptPriority+0x7c>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d90a      	bls.n	8009f5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8009f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f48:	f383 8811 	msr	BASEPRI, r3
 8009f4c:	f3bf 8f6f 	isb	sy
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	603b      	str	r3, [r7, #0]
}
 8009f56:	bf00      	nop
 8009f58:	e7fe      	b.n	8009f58 <vPortValidateInterruptPriority+0x60>
	}
 8009f5a:	bf00      	nop
 8009f5c:	3714      	adds	r7, #20
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f64:	4770      	bx	lr
 8009f66:	bf00      	nop
 8009f68:	e000e3f0 	.word	0xe000e3f0
 8009f6c:	20000eb8 	.word	0x20000eb8
 8009f70:	e000ed0c 	.word	0xe000ed0c
 8009f74:	20000ebc 	.word	0x20000ebc

08009f78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b08a      	sub	sp, #40	; 0x28
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f80:	2300      	movs	r3, #0
 8009f82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009f84:	f7fe fd9a 	bl	8008abc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f88:	4b5b      	ldr	r3, [pc, #364]	; (800a0f8 <pvPortMalloc+0x180>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d101      	bne.n	8009f94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f90:	f000 f920 	bl	800a1d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f94:	4b59      	ldr	r3, [pc, #356]	; (800a0fc <pvPortMalloc+0x184>)
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	f040 8093 	bne.w	800a0c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d01d      	beq.n	8009fe4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009fa8:	2208      	movs	r2, #8
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	4413      	add	r3, r2
 8009fae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f003 0307 	and.w	r3, r3, #7
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d014      	beq.n	8009fe4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f023 0307 	bic.w	r3, r3, #7
 8009fc0:	3308      	adds	r3, #8
 8009fc2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f003 0307 	and.w	r3, r3, #7
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00a      	beq.n	8009fe4 <pvPortMalloc+0x6c>
	__asm volatile
 8009fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	617b      	str	r3, [r7, #20]
}
 8009fe0:	bf00      	nop
 8009fe2:	e7fe      	b.n	8009fe2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d06e      	beq.n	800a0c8 <pvPortMalloc+0x150>
 8009fea:	4b45      	ldr	r3, [pc, #276]	; (800a100 <pvPortMalloc+0x188>)
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	687a      	ldr	r2, [r7, #4]
 8009ff0:	429a      	cmp	r2, r3
 8009ff2:	d869      	bhi.n	800a0c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009ff4:	4b43      	ldr	r3, [pc, #268]	; (800a104 <pvPortMalloc+0x18c>)
 8009ff6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009ff8:	4b42      	ldr	r3, [pc, #264]	; (800a104 <pvPortMalloc+0x18c>)
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ffe:	e004      	b.n	800a00a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a002:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	687a      	ldr	r2, [r7, #4]
 800a010:	429a      	cmp	r2, r3
 800a012:	d903      	bls.n	800a01c <pvPortMalloc+0xa4>
 800a014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d1f1      	bne.n	800a000 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a01c:	4b36      	ldr	r3, [pc, #216]	; (800a0f8 <pvPortMalloc+0x180>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a022:	429a      	cmp	r2, r3
 800a024:	d050      	beq.n	800a0c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a026:	6a3b      	ldr	r3, [r7, #32]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2208      	movs	r2, #8
 800a02c:	4413      	add	r3, r2
 800a02e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a030:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a032:	681a      	ldr	r2, [r3, #0]
 800a034:	6a3b      	ldr	r3, [r7, #32]
 800a036:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03a:	685a      	ldr	r2, [r3, #4]
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	1ad2      	subs	r2, r2, r3
 800a040:	2308      	movs	r3, #8
 800a042:	005b      	lsls	r3, r3, #1
 800a044:	429a      	cmp	r2, r3
 800a046:	d91f      	bls.n	800a088 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a048:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4413      	add	r3, r2
 800a04e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a050:	69bb      	ldr	r3, [r7, #24]
 800a052:	f003 0307 	and.w	r3, r3, #7
 800a056:	2b00      	cmp	r3, #0
 800a058:	d00a      	beq.n	800a070 <pvPortMalloc+0xf8>
	__asm volatile
 800a05a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a05e:	f383 8811 	msr	BASEPRI, r3
 800a062:	f3bf 8f6f 	isb	sy
 800a066:	f3bf 8f4f 	dsb	sy
 800a06a:	613b      	str	r3, [r7, #16]
}
 800a06c:	bf00      	nop
 800a06e:	e7fe      	b.n	800a06e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a072:	685a      	ldr	r2, [r3, #4]
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	1ad2      	subs	r2, r2, r3
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a07c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a082:	69b8      	ldr	r0, [r7, #24]
 800a084:	f000 f908 	bl	800a298 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a088:	4b1d      	ldr	r3, [pc, #116]	; (800a100 <pvPortMalloc+0x188>)
 800a08a:	681a      	ldr	r2, [r3, #0]
 800a08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	1ad3      	subs	r3, r2, r3
 800a092:	4a1b      	ldr	r2, [pc, #108]	; (800a100 <pvPortMalloc+0x188>)
 800a094:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a096:	4b1a      	ldr	r3, [pc, #104]	; (800a100 <pvPortMalloc+0x188>)
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	4b1b      	ldr	r3, [pc, #108]	; (800a108 <pvPortMalloc+0x190>)
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d203      	bcs.n	800a0aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a0a2:	4b17      	ldr	r3, [pc, #92]	; (800a100 <pvPortMalloc+0x188>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a18      	ldr	r2, [pc, #96]	; (800a108 <pvPortMalloc+0x190>)
 800a0a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ac:	685a      	ldr	r2, [r3, #4]
 800a0ae:	4b13      	ldr	r3, [pc, #76]	; (800a0fc <pvPortMalloc+0x184>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	431a      	orrs	r2, r3
 800a0b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a0b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a0be:	4b13      	ldr	r3, [pc, #76]	; (800a10c <pvPortMalloc+0x194>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	3301      	adds	r3, #1
 800a0c4:	4a11      	ldr	r2, [pc, #68]	; (800a10c <pvPortMalloc+0x194>)
 800a0c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a0c8:	f7fe fd06 	bl	8008ad8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a0cc:	69fb      	ldr	r3, [r7, #28]
 800a0ce:	f003 0307 	and.w	r3, r3, #7
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00a      	beq.n	800a0ec <pvPortMalloc+0x174>
	__asm volatile
 800a0d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0da:	f383 8811 	msr	BASEPRI, r3
 800a0de:	f3bf 8f6f 	isb	sy
 800a0e2:	f3bf 8f4f 	dsb	sy
 800a0e6:	60fb      	str	r3, [r7, #12]
}
 800a0e8:	bf00      	nop
 800a0ea:	e7fe      	b.n	800a0ea <pvPortMalloc+0x172>
	return pvReturn;
 800a0ec:	69fb      	ldr	r3, [r7, #28]
}
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	3728      	adds	r7, #40	; 0x28
 800a0f2:	46bd      	mov	sp, r7
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	bf00      	nop
 800a0f8:	20001a80 	.word	0x20001a80
 800a0fc:	20001a94 	.word	0x20001a94
 800a100:	20001a84 	.word	0x20001a84
 800a104:	20001a78 	.word	0x20001a78
 800a108:	20001a88 	.word	0x20001a88
 800a10c:	20001a8c 	.word	0x20001a8c

0800a110 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b086      	sub	sp, #24
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d04d      	beq.n	800a1be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a122:	2308      	movs	r3, #8
 800a124:	425b      	negs	r3, r3
 800a126:	697a      	ldr	r2, [r7, #20]
 800a128:	4413      	add	r3, r2
 800a12a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a12c:	697b      	ldr	r3, [r7, #20]
 800a12e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a130:	693b      	ldr	r3, [r7, #16]
 800a132:	685a      	ldr	r2, [r3, #4]
 800a134:	4b24      	ldr	r3, [pc, #144]	; (800a1c8 <vPortFree+0xb8>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	4013      	ands	r3, r2
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d10a      	bne.n	800a154 <vPortFree+0x44>
	__asm volatile
 800a13e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a142:	f383 8811 	msr	BASEPRI, r3
 800a146:	f3bf 8f6f 	isb	sy
 800a14a:	f3bf 8f4f 	dsb	sy
 800a14e:	60fb      	str	r3, [r7, #12]
}
 800a150:	bf00      	nop
 800a152:	e7fe      	b.n	800a152 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d00a      	beq.n	800a172 <vPortFree+0x62>
	__asm volatile
 800a15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a160:	f383 8811 	msr	BASEPRI, r3
 800a164:	f3bf 8f6f 	isb	sy
 800a168:	f3bf 8f4f 	dsb	sy
 800a16c:	60bb      	str	r3, [r7, #8]
}
 800a16e:	bf00      	nop
 800a170:	e7fe      	b.n	800a170 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a172:	693b      	ldr	r3, [r7, #16]
 800a174:	685a      	ldr	r2, [r3, #4]
 800a176:	4b14      	ldr	r3, [pc, #80]	; (800a1c8 <vPortFree+0xb8>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4013      	ands	r3, r2
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d01e      	beq.n	800a1be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a180:	693b      	ldr	r3, [r7, #16]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d11a      	bne.n	800a1be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	685a      	ldr	r2, [r3, #4]
 800a18c:	4b0e      	ldr	r3, [pc, #56]	; (800a1c8 <vPortFree+0xb8>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	43db      	mvns	r3, r3
 800a192:	401a      	ands	r2, r3
 800a194:	693b      	ldr	r3, [r7, #16]
 800a196:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a198:	f7fe fc90 	bl	8008abc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	685a      	ldr	r2, [r3, #4]
 800a1a0:	4b0a      	ldr	r3, [pc, #40]	; (800a1cc <vPortFree+0xbc>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	4a09      	ldr	r2, [pc, #36]	; (800a1cc <vPortFree+0xbc>)
 800a1a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a1aa:	6938      	ldr	r0, [r7, #16]
 800a1ac:	f000 f874 	bl	800a298 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a1b0:	4b07      	ldr	r3, [pc, #28]	; (800a1d0 <vPortFree+0xc0>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	3301      	adds	r3, #1
 800a1b6:	4a06      	ldr	r2, [pc, #24]	; (800a1d0 <vPortFree+0xc0>)
 800a1b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a1ba:	f7fe fc8d 	bl	8008ad8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a1be:	bf00      	nop
 800a1c0:	3718      	adds	r7, #24
 800a1c2:	46bd      	mov	sp, r7
 800a1c4:	bd80      	pop	{r7, pc}
 800a1c6:	bf00      	nop
 800a1c8:	20001a94 	.word	0x20001a94
 800a1cc:	20001a84 	.word	0x20001a84
 800a1d0:	20001a90 	.word	0x20001a90

0800a1d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a1d4:	b480      	push	{r7}
 800a1d6:	b085      	sub	sp, #20
 800a1d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a1da:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800a1de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a1e0:	4b27      	ldr	r3, [pc, #156]	; (800a280 <prvHeapInit+0xac>)
 800a1e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	f003 0307 	and.w	r3, r3, #7
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d00c      	beq.n	800a208 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	3307      	adds	r3, #7
 800a1f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f023 0307 	bic.w	r3, r3, #7
 800a1fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a1fc:	68ba      	ldr	r2, [r7, #8]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	1ad3      	subs	r3, r2, r3
 800a202:	4a1f      	ldr	r2, [pc, #124]	; (800a280 <prvHeapInit+0xac>)
 800a204:	4413      	add	r3, r2
 800a206:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a20c:	4a1d      	ldr	r2, [pc, #116]	; (800a284 <prvHeapInit+0xb0>)
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a212:	4b1c      	ldr	r3, [pc, #112]	; (800a284 <prvHeapInit+0xb0>)
 800a214:	2200      	movs	r2, #0
 800a216:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	68ba      	ldr	r2, [r7, #8]
 800a21c:	4413      	add	r3, r2
 800a21e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a220:	2208      	movs	r2, #8
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	1a9b      	subs	r3, r3, r2
 800a226:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	f023 0307 	bic.w	r3, r3, #7
 800a22e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	4a15      	ldr	r2, [pc, #84]	; (800a288 <prvHeapInit+0xb4>)
 800a234:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a236:	4b14      	ldr	r3, [pc, #80]	; (800a288 <prvHeapInit+0xb4>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	2200      	movs	r2, #0
 800a23c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a23e:	4b12      	ldr	r3, [pc, #72]	; (800a288 <prvHeapInit+0xb4>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	2200      	movs	r2, #0
 800a244:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	68fa      	ldr	r2, [r7, #12]
 800a24e:	1ad2      	subs	r2, r2, r3
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a254:	4b0c      	ldr	r3, [pc, #48]	; (800a288 <prvHeapInit+0xb4>)
 800a256:	681a      	ldr	r2, [r3, #0]
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a25c:	683b      	ldr	r3, [r7, #0]
 800a25e:	685b      	ldr	r3, [r3, #4]
 800a260:	4a0a      	ldr	r2, [pc, #40]	; (800a28c <prvHeapInit+0xb8>)
 800a262:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	4a09      	ldr	r2, [pc, #36]	; (800a290 <prvHeapInit+0xbc>)
 800a26a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a26c:	4b09      	ldr	r3, [pc, #36]	; (800a294 <prvHeapInit+0xc0>)
 800a26e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a272:	601a      	str	r2, [r3, #0]
}
 800a274:	bf00      	nop
 800a276:	3714      	adds	r7, #20
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr
 800a280:	20000ec0 	.word	0x20000ec0
 800a284:	20001a78 	.word	0x20001a78
 800a288:	20001a80 	.word	0x20001a80
 800a28c:	20001a88 	.word	0x20001a88
 800a290:	20001a84 	.word	0x20001a84
 800a294:	20001a94 	.word	0x20001a94

0800a298 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a298:	b480      	push	{r7}
 800a29a:	b085      	sub	sp, #20
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a2a0:	4b28      	ldr	r3, [pc, #160]	; (800a344 <prvInsertBlockIntoFreeList+0xac>)
 800a2a2:	60fb      	str	r3, [r7, #12]
 800a2a4:	e002      	b.n	800a2ac <prvInsertBlockIntoFreeList+0x14>
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	60fb      	str	r3, [r7, #12]
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	429a      	cmp	r2, r3
 800a2b4:	d8f7      	bhi.n	800a2a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	685b      	ldr	r3, [r3, #4]
 800a2be:	68ba      	ldr	r2, [r7, #8]
 800a2c0:	4413      	add	r3, r2
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	429a      	cmp	r2, r3
 800a2c6:	d108      	bne.n	800a2da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	685a      	ldr	r2, [r3, #4]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	685b      	ldr	r3, [r3, #4]
 800a2d0:	441a      	add	r2, r3
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	685b      	ldr	r3, [r3, #4]
 800a2e2:	68ba      	ldr	r2, [r7, #8]
 800a2e4:	441a      	add	r2, r3
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d118      	bne.n	800a320 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681a      	ldr	r2, [r3, #0]
 800a2f2:	4b15      	ldr	r3, [pc, #84]	; (800a348 <prvInsertBlockIntoFreeList+0xb0>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d00d      	beq.n	800a316 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	685a      	ldr	r2, [r3, #4]
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	441a      	add	r2, r3
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	601a      	str	r2, [r3, #0]
 800a314:	e008      	b.n	800a328 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a316:	4b0c      	ldr	r3, [pc, #48]	; (800a348 <prvInsertBlockIntoFreeList+0xb0>)
 800a318:	681a      	ldr	r2, [r3, #0]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	601a      	str	r2, [r3, #0]
 800a31e:	e003      	b.n	800a328 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a328:	68fa      	ldr	r2, [r7, #12]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d002      	beq.n	800a336 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a336:	bf00      	nop
 800a338:	3714      	adds	r7, #20
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr
 800a342:	bf00      	nop
 800a344:	20001a78 	.word	0x20001a78
 800a348:	20001a80 	.word	0x20001a80

0800a34c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a350:	2200      	movs	r2, #0
 800a352:	4912      	ldr	r1, [pc, #72]	; (800a39c <MX_USB_DEVICE_Init+0x50>)
 800a354:	4812      	ldr	r0, [pc, #72]	; (800a3a0 <MX_USB_DEVICE_Init+0x54>)
 800a356:	f7fc f8e1 	bl	800651c <USBD_Init>
 800a35a:	4603      	mov	r3, r0
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d001      	beq.n	800a364 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a360:	f7f6 fbac 	bl	8000abc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a364:	490f      	ldr	r1, [pc, #60]	; (800a3a4 <MX_USB_DEVICE_Init+0x58>)
 800a366:	480e      	ldr	r0, [pc, #56]	; (800a3a0 <MX_USB_DEVICE_Init+0x54>)
 800a368:	f7fc f908 	bl	800657c <USBD_RegisterClass>
 800a36c:	4603      	mov	r3, r0
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d001      	beq.n	800a376 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a372:	f7f6 fba3 	bl	8000abc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a376:	490c      	ldr	r1, [pc, #48]	; (800a3a8 <MX_USB_DEVICE_Init+0x5c>)
 800a378:	4809      	ldr	r0, [pc, #36]	; (800a3a0 <MX_USB_DEVICE_Init+0x54>)
 800a37a:	f7fc f829 	bl	80063d0 <USBD_CDC_RegisterInterface>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d001      	beq.n	800a388 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a384:	f7f6 fb9a 	bl	8000abc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a388:	4805      	ldr	r0, [pc, #20]	; (800a3a0 <MX_USB_DEVICE_Init+0x54>)
 800a38a:	f7fc f91e 	bl	80065ca <USBD_Start>
 800a38e:	4603      	mov	r3, r0
 800a390:	2b00      	cmp	r3, #0
 800a392:	d001      	beq.n	800a398 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a394:	f7f6 fb92 	bl	8000abc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a398:	bf00      	nop
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	20000140 	.word	0x20000140
 800a3a0:	20001eac 	.word	0x20001eac
 800a3a4:	2000001c 	.word	0x2000001c
 800a3a8:	2000012c 	.word	0x2000012c

0800a3ac <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	4905      	ldr	r1, [pc, #20]	; (800a3c8 <CDC_Init_FS+0x1c>)
 800a3b4:	4805      	ldr	r0, [pc, #20]	; (800a3cc <CDC_Init_FS+0x20>)
 800a3b6:	f7fc f820 	bl	80063fa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a3ba:	4905      	ldr	r1, [pc, #20]	; (800a3d0 <CDC_Init_FS+0x24>)
 800a3bc:	4803      	ldr	r0, [pc, #12]	; (800a3cc <CDC_Init_FS+0x20>)
 800a3be:	f7fc f83a 	bl	8006436 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a3c2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	2000297c 	.word	0x2000297c
 800a3cc:	20001eac 	.word	0x20001eac
 800a3d0:	2000217c 	.word	0x2000217c

0800a3d4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a3d8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a3da:	4618      	mov	r0, r3
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e2:	4770      	bx	lr

0800a3e4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b083      	sub	sp, #12
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	6039      	str	r1, [r7, #0]
 800a3ee:	71fb      	strb	r3, [r7, #7]
 800a3f0:	4613      	mov	r3, r2
 800a3f2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a3f4:	79fb      	ldrb	r3, [r7, #7]
 800a3f6:	2b23      	cmp	r3, #35	; 0x23
 800a3f8:	f200 8098 	bhi.w	800a52c <CDC_Control_FS+0x148>
 800a3fc:	a201      	add	r2, pc, #4	; (adr r2, 800a404 <CDC_Control_FS+0x20>)
 800a3fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a402:	bf00      	nop
 800a404:	0800a52d 	.word	0x0800a52d
 800a408:	0800a52d 	.word	0x0800a52d
 800a40c:	0800a52d 	.word	0x0800a52d
 800a410:	0800a52d 	.word	0x0800a52d
 800a414:	0800a52d 	.word	0x0800a52d
 800a418:	0800a52d 	.word	0x0800a52d
 800a41c:	0800a52d 	.word	0x0800a52d
 800a420:	0800a52d 	.word	0x0800a52d
 800a424:	0800a52d 	.word	0x0800a52d
 800a428:	0800a52d 	.word	0x0800a52d
 800a42c:	0800a52d 	.word	0x0800a52d
 800a430:	0800a52d 	.word	0x0800a52d
 800a434:	0800a52d 	.word	0x0800a52d
 800a438:	0800a52d 	.word	0x0800a52d
 800a43c:	0800a52d 	.word	0x0800a52d
 800a440:	0800a52d 	.word	0x0800a52d
 800a444:	0800a52d 	.word	0x0800a52d
 800a448:	0800a52d 	.word	0x0800a52d
 800a44c:	0800a52d 	.word	0x0800a52d
 800a450:	0800a52d 	.word	0x0800a52d
 800a454:	0800a52d 	.word	0x0800a52d
 800a458:	0800a52d 	.word	0x0800a52d
 800a45c:	0800a52d 	.word	0x0800a52d
 800a460:	0800a52d 	.word	0x0800a52d
 800a464:	0800a52d 	.word	0x0800a52d
 800a468:	0800a52d 	.word	0x0800a52d
 800a46c:	0800a52d 	.word	0x0800a52d
 800a470:	0800a52d 	.word	0x0800a52d
 800a474:	0800a52d 	.word	0x0800a52d
 800a478:	0800a52d 	.word	0x0800a52d
 800a47c:	0800a52d 	.word	0x0800a52d
 800a480:	0800a52d 	.word	0x0800a52d
 800a484:	0800a495 	.word	0x0800a495
 800a488:	0800a4d9 	.word	0x0800a4d9
 800a48c:	0800a52d 	.word	0x0800a52d
 800a490:	0800a52d 	.word	0x0800a52d
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
	case CDC_SET_LINE_CODING:
		LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8)
 800a494:	683b      	ldr	r3, [r7, #0]
 800a496:	781b      	ldrb	r3, [r3, #0]
 800a498:	461a      	mov	r2, r3
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	3301      	adds	r3, #1
 800a49e:	781b      	ldrb	r3, [r3, #0]
 800a4a0:	021b      	lsls	r3, r3, #8
 800a4a2:	431a      	orrs	r2, r3
				| (pbuf[2] << 16) | (pbuf[3] << 24));
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	3302      	adds	r3, #2
 800a4a8:	781b      	ldrb	r3, [r3, #0]
 800a4aa:	041b      	lsls	r3, r3, #16
 800a4ac:	431a      	orrs	r2, r3
 800a4ae:	683b      	ldr	r3, [r7, #0]
 800a4b0:	3303      	adds	r3, #3
 800a4b2:	781b      	ldrb	r3, [r3, #0]
 800a4b4:	061b      	lsls	r3, r3, #24
 800a4b6:	4313      	orrs	r3, r2
		LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8)
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	4b20      	ldr	r3, [pc, #128]	; (800a53c <CDC_Control_FS+0x158>)
 800a4bc:	601a      	str	r2, [r3, #0]
		LineCoding.format = pbuf[4];
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	791a      	ldrb	r2, [r3, #4]
 800a4c2:	4b1e      	ldr	r3, [pc, #120]	; (800a53c <CDC_Control_FS+0x158>)
 800a4c4:	711a      	strb	r2, [r3, #4]
		LineCoding.paritytype = pbuf[5];
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	795a      	ldrb	r2, [r3, #5]
 800a4ca:	4b1c      	ldr	r3, [pc, #112]	; (800a53c <CDC_Control_FS+0x158>)
 800a4cc:	715a      	strb	r2, [r3, #5]
		LineCoding.datatype = pbuf[6];
 800a4ce:	683b      	ldr	r3, [r7, #0]
 800a4d0:	799a      	ldrb	r2, [r3, #6]
 800a4d2:	4b1a      	ldr	r3, [pc, #104]	; (800a53c <CDC_Control_FS+0x158>)
 800a4d4:	719a      	strb	r2, [r3, #6]
		break;
 800a4d6:	e02a      	b.n	800a52e <CDC_Control_FS+0x14a>

	case CDC_GET_LINE_CODING:
		pbuf[0] = (uint8_t) (LineCoding.bitrate);
 800a4d8:	4b18      	ldr	r3, [pc, #96]	; (800a53c <CDC_Control_FS+0x158>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	b2da      	uxtb	r2, r3
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	701a      	strb	r2, [r3, #0]
		pbuf[1] = (uint8_t) (LineCoding.bitrate >> 8);
 800a4e2:	4b16      	ldr	r3, [pc, #88]	; (800a53c <CDC_Control_FS+0x158>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	0a1a      	lsrs	r2, r3, #8
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	3301      	adds	r3, #1
 800a4ec:	b2d2      	uxtb	r2, r2
 800a4ee:	701a      	strb	r2, [r3, #0]
		pbuf[2] = (uint8_t) (LineCoding.bitrate >> 16);
 800a4f0:	4b12      	ldr	r3, [pc, #72]	; (800a53c <CDC_Control_FS+0x158>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	0c1a      	lsrs	r2, r3, #16
 800a4f6:	683b      	ldr	r3, [r7, #0]
 800a4f8:	3302      	adds	r3, #2
 800a4fa:	b2d2      	uxtb	r2, r2
 800a4fc:	701a      	strb	r2, [r3, #0]
		pbuf[3] = (uint8_t) (LineCoding.bitrate >> 24);
 800a4fe:	4b0f      	ldr	r3, [pc, #60]	; (800a53c <CDC_Control_FS+0x158>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	0e1a      	lsrs	r2, r3, #24
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	3303      	adds	r3, #3
 800a508:	b2d2      	uxtb	r2, r2
 800a50a:	701a      	strb	r2, [r3, #0]
		pbuf[4] = LineCoding.format;
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	3304      	adds	r3, #4
 800a510:	4a0a      	ldr	r2, [pc, #40]	; (800a53c <CDC_Control_FS+0x158>)
 800a512:	7912      	ldrb	r2, [r2, #4]
 800a514:	701a      	strb	r2, [r3, #0]
		pbuf[5] = LineCoding.paritytype;
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	3305      	adds	r3, #5
 800a51a:	4a08      	ldr	r2, [pc, #32]	; (800a53c <CDC_Control_FS+0x158>)
 800a51c:	7952      	ldrb	r2, [r2, #5]
 800a51e:	701a      	strb	r2, [r3, #0]
		pbuf[6] = LineCoding.datatype;
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	3306      	adds	r3, #6
 800a524:	4a05      	ldr	r2, [pc, #20]	; (800a53c <CDC_Control_FS+0x158>)
 800a526:	7992      	ldrb	r2, [r2, #6]
 800a528:	701a      	strb	r2, [r3, #0]
		break;
 800a52a:	e000      	b.n	800a52e <CDC_Control_FS+0x14a>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800a52c:	bf00      	nop
	}

  return (USBD_OK);
 800a52e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a530:	4618      	mov	r0, r3
 800a532:	370c      	adds	r7, #12
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr
 800a53c:	20000124 	.word	0x20000124

0800a540 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b082      	sub	sp, #8
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a54a:	6879      	ldr	r1, [r7, #4]
 800a54c:	4808      	ldr	r0, [pc, #32]	; (800a570 <CDC_Receive_FS+0x30>)
 800a54e:	f7fb ff72 	bl	8006436 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a552:	4807      	ldr	r0, [pc, #28]	; (800a570 <CDC_Receive_FS+0x30>)
 800a554:	f7fb ffb8 	bl	80064c8 <USBD_CDC_ReceivePacket>
  CDC_ReceiveCallback(Buf,Len[0]);
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4619      	mov	r1, r3
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f7f6 f9b6 	bl	80008d0 <CDC_ReceiveCallback>
  return (USBD_OK);
 800a564:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a566:	4618      	mov	r0, r3
 800a568:	3708      	adds	r7, #8
 800a56a:	46bd      	mov	sp, r7
 800a56c:	bd80      	pop	{r7, pc}
 800a56e:	bf00      	nop
 800a570:	20001eac 	.word	0x20001eac

0800a574 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
 800a57c:	460b      	mov	r3, r1
 800a57e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a580:	2300      	movs	r3, #0
 800a582:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a584:	4b0d      	ldr	r3, [pc, #52]	; (800a5bc <CDC_Transmit_FS+0x48>)
 800a586:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a58a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a58c:	68bb      	ldr	r3, [r7, #8]
 800a58e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a592:	2b00      	cmp	r3, #0
 800a594:	d001      	beq.n	800a59a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a596:	2301      	movs	r3, #1
 800a598:	e00b      	b.n	800a5b2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a59a:	887b      	ldrh	r3, [r7, #2]
 800a59c:	461a      	mov	r2, r3
 800a59e:	6879      	ldr	r1, [r7, #4]
 800a5a0:	4806      	ldr	r0, [pc, #24]	; (800a5bc <CDC_Transmit_FS+0x48>)
 800a5a2:	f7fb ff2a 	bl	80063fa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a5a6:	4805      	ldr	r0, [pc, #20]	; (800a5bc <CDC_Transmit_FS+0x48>)
 800a5a8:	f7fb ff5e 	bl	8006468 <USBD_CDC_TransmitPacket>
 800a5ac:	4603      	mov	r3, r0
 800a5ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	20001eac 	.word	0x20001eac

0800a5c0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b087      	sub	sp, #28
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	60f8      	str	r0, [r7, #12]
 800a5c8:	60b9      	str	r1, [r7, #8]
 800a5ca:	4613      	mov	r3, r2
 800a5cc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a5d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	371c      	adds	r7, #28
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
	...

0800a5e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b083      	sub	sp, #12
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	4603      	mov	r3, r0
 800a5ec:	6039      	str	r1, [r7, #0]
 800a5ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	2212      	movs	r2, #18
 800a5f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a5f6:	4b03      	ldr	r3, [pc, #12]	; (800a604 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a5f8:	4618      	mov	r0, r3
 800a5fa:	370c      	adds	r7, #12
 800a5fc:	46bd      	mov	sp, r7
 800a5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a602:	4770      	bx	lr
 800a604:	20000160 	.word	0x20000160

0800a608 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a608:	b480      	push	{r7}
 800a60a:	b083      	sub	sp, #12
 800a60c:	af00      	add	r7, sp, #0
 800a60e:	4603      	mov	r3, r0
 800a610:	6039      	str	r1, [r7, #0]
 800a612:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	2204      	movs	r2, #4
 800a618:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a61a:	4b03      	ldr	r3, [pc, #12]	; (800a628 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr
 800a628:	20000180 	.word	0x20000180

0800a62c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b082      	sub	sp, #8
 800a630:	af00      	add	r7, sp, #0
 800a632:	4603      	mov	r3, r0
 800a634:	6039      	str	r1, [r7, #0]
 800a636:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a638:	79fb      	ldrb	r3, [r7, #7]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d105      	bne.n	800a64a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a63e:	683a      	ldr	r2, [r7, #0]
 800a640:	4907      	ldr	r1, [pc, #28]	; (800a660 <USBD_FS_ProductStrDescriptor+0x34>)
 800a642:	4808      	ldr	r0, [pc, #32]	; (800a664 <USBD_FS_ProductStrDescriptor+0x38>)
 800a644:	f7fd f81d 	bl	8007682 <USBD_GetString>
 800a648:	e004      	b.n	800a654 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a64a:	683a      	ldr	r2, [r7, #0]
 800a64c:	4904      	ldr	r1, [pc, #16]	; (800a660 <USBD_FS_ProductStrDescriptor+0x34>)
 800a64e:	4805      	ldr	r0, [pc, #20]	; (800a664 <USBD_FS_ProductStrDescriptor+0x38>)
 800a650:	f7fd f817 	bl	8007682 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a654:	4b02      	ldr	r3, [pc, #8]	; (800a660 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a656:	4618      	mov	r0, r3
 800a658:	3708      	adds	r7, #8
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
 800a65e:	bf00      	nop
 800a660:	2000317c 	.word	0x2000317c
 800a664:	0800b120 	.word	0x0800b120

0800a668 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b082      	sub	sp, #8
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	4603      	mov	r3, r0
 800a670:	6039      	str	r1, [r7, #0]
 800a672:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a674:	683a      	ldr	r2, [r7, #0]
 800a676:	4904      	ldr	r1, [pc, #16]	; (800a688 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a678:	4804      	ldr	r0, [pc, #16]	; (800a68c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a67a:	f7fd f802 	bl	8007682 <USBD_GetString>
  return USBD_StrDesc;
 800a67e:	4b02      	ldr	r3, [pc, #8]	; (800a688 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a680:	4618      	mov	r0, r3
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}
 800a688:	2000317c 	.word	0x2000317c
 800a68c:	0800b138 	.word	0x0800b138

0800a690 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a690:	b580      	push	{r7, lr}
 800a692:	b082      	sub	sp, #8
 800a694:	af00      	add	r7, sp, #0
 800a696:	4603      	mov	r3, r0
 800a698:	6039      	str	r1, [r7, #0]
 800a69a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	221a      	movs	r2, #26
 800a6a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a6a2:	f000 f855 	bl	800a750 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a6a6:	4b02      	ldr	r3, [pc, #8]	; (800a6b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	3708      	adds	r7, #8
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	bd80      	pop	{r7, pc}
 800a6b0:	20000184 	.word	0x20000184

0800a6b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b082      	sub	sp, #8
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	6039      	str	r1, [r7, #0]
 800a6be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a6c0:	79fb      	ldrb	r3, [r7, #7]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d105      	bne.n	800a6d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6c6:	683a      	ldr	r2, [r7, #0]
 800a6c8:	4907      	ldr	r1, [pc, #28]	; (800a6e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6ca:	4808      	ldr	r0, [pc, #32]	; (800a6ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6cc:	f7fc ffd9 	bl	8007682 <USBD_GetString>
 800a6d0:	e004      	b.n	800a6dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a6d2:	683a      	ldr	r2, [r7, #0]
 800a6d4:	4904      	ldr	r1, [pc, #16]	; (800a6e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a6d6:	4805      	ldr	r0, [pc, #20]	; (800a6ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800a6d8:	f7fc ffd3 	bl	8007682 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a6dc:	4b02      	ldr	r3, [pc, #8]	; (800a6e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	2000317c 	.word	0x2000317c
 800a6ec:	0800b14c 	.word	0x0800b14c

0800a6f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	b082      	sub	sp, #8
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	4603      	mov	r3, r0
 800a6f8:	6039      	str	r1, [r7, #0]
 800a6fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a6fc:	79fb      	ldrb	r3, [r7, #7]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d105      	bne.n	800a70e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a702:	683a      	ldr	r2, [r7, #0]
 800a704:	4907      	ldr	r1, [pc, #28]	; (800a724 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a706:	4808      	ldr	r0, [pc, #32]	; (800a728 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a708:	f7fc ffbb 	bl	8007682 <USBD_GetString>
 800a70c:	e004      	b.n	800a718 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a70e:	683a      	ldr	r2, [r7, #0]
 800a710:	4904      	ldr	r1, [pc, #16]	; (800a724 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a712:	4805      	ldr	r0, [pc, #20]	; (800a728 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a714:	f7fc ffb5 	bl	8007682 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a718:	4b02      	ldr	r3, [pc, #8]	; (800a724 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a71a:	4618      	mov	r0, r3
 800a71c:	3708      	adds	r7, #8
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}
 800a722:	bf00      	nop
 800a724:	2000317c 	.word	0x2000317c
 800a728:	0800b158 	.word	0x0800b158

0800a72c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	4603      	mov	r3, r0
 800a734:	6039      	str	r1, [r7, #0]
 800a736:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800a738:	683b      	ldr	r3, [r7, #0]
 800a73a:	220c      	movs	r2, #12
 800a73c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800a73e:	4b03      	ldr	r3, [pc, #12]	; (800a74c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800a740:	4618      	mov	r0, r3
 800a742:	370c      	adds	r7, #12
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr
 800a74c:	20000174 	.word	0x20000174

0800a750 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a750:	b580      	push	{r7, lr}
 800a752:	b084      	sub	sp, #16
 800a754:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a756:	4b0f      	ldr	r3, [pc, #60]	; (800a794 <Get_SerialNum+0x44>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a75c:	4b0e      	ldr	r3, [pc, #56]	; (800a798 <Get_SerialNum+0x48>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a762:	4b0e      	ldr	r3, [pc, #56]	; (800a79c <Get_SerialNum+0x4c>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	4413      	add	r3, r2
 800a76e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d009      	beq.n	800a78a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a776:	2208      	movs	r2, #8
 800a778:	4909      	ldr	r1, [pc, #36]	; (800a7a0 <Get_SerialNum+0x50>)
 800a77a:	68f8      	ldr	r0, [r7, #12]
 800a77c:	f000 f814 	bl	800a7a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a780:	2204      	movs	r2, #4
 800a782:	4908      	ldr	r1, [pc, #32]	; (800a7a4 <Get_SerialNum+0x54>)
 800a784:	68b8      	ldr	r0, [r7, #8]
 800a786:	f000 f80f 	bl	800a7a8 <IntToUnicode>
  }
}
 800a78a:	bf00      	nop
 800a78c:	3710      	adds	r7, #16
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}
 800a792:	bf00      	nop
 800a794:	1fff7590 	.word	0x1fff7590
 800a798:	1fff7594 	.word	0x1fff7594
 800a79c:	1fff7598 	.word	0x1fff7598
 800a7a0:	20000186 	.word	0x20000186
 800a7a4:	20000196 	.word	0x20000196

0800a7a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b087      	sub	sp, #28
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	4613      	mov	r3, r2
 800a7b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a7b6:	2300      	movs	r3, #0
 800a7b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	75fb      	strb	r3, [r7, #23]
 800a7be:	e027      	b.n	800a810 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	0f1b      	lsrs	r3, r3, #28
 800a7c4:	2b09      	cmp	r3, #9
 800a7c6:	d80b      	bhi.n	800a7e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	0f1b      	lsrs	r3, r3, #28
 800a7cc:	b2da      	uxtb	r2, r3
 800a7ce:	7dfb      	ldrb	r3, [r7, #23]
 800a7d0:	005b      	lsls	r3, r3, #1
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	68bb      	ldr	r3, [r7, #8]
 800a7d6:	440b      	add	r3, r1
 800a7d8:	3230      	adds	r2, #48	; 0x30
 800a7da:	b2d2      	uxtb	r2, r2
 800a7dc:	701a      	strb	r2, [r3, #0]
 800a7de:	e00a      	b.n	800a7f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	0f1b      	lsrs	r3, r3, #28
 800a7e4:	b2da      	uxtb	r2, r3
 800a7e6:	7dfb      	ldrb	r3, [r7, #23]
 800a7e8:	005b      	lsls	r3, r3, #1
 800a7ea:	4619      	mov	r1, r3
 800a7ec:	68bb      	ldr	r3, [r7, #8]
 800a7ee:	440b      	add	r3, r1
 800a7f0:	3237      	adds	r2, #55	; 0x37
 800a7f2:	b2d2      	uxtb	r2, r2
 800a7f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	011b      	lsls	r3, r3, #4
 800a7fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a7fc:	7dfb      	ldrb	r3, [r7, #23]
 800a7fe:	005b      	lsls	r3, r3, #1
 800a800:	3301      	adds	r3, #1
 800a802:	68ba      	ldr	r2, [r7, #8]
 800a804:	4413      	add	r3, r2
 800a806:	2200      	movs	r2, #0
 800a808:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a80a:	7dfb      	ldrb	r3, [r7, #23]
 800a80c:	3301      	adds	r3, #1
 800a80e:	75fb      	strb	r3, [r7, #23]
 800a810:	7dfa      	ldrb	r2, [r7, #23]
 800a812:	79fb      	ldrb	r3, [r7, #7]
 800a814:	429a      	cmp	r2, r3
 800a816:	d3d3      	bcc.n	800a7c0 <IntToUnicode+0x18>
  }
}
 800a818:	bf00      	nop
 800a81a:	bf00      	nop
 800a81c:	371c      	adds	r7, #28
 800a81e:	46bd      	mov	sp, r7
 800a820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a824:	4770      	bx	lr
	...

0800a828 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b08a      	sub	sp, #40	; 0x28
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a830:	f107 0314 	add.w	r3, r7, #20
 800a834:	2200      	movs	r2, #0
 800a836:	601a      	str	r2, [r3, #0]
 800a838:	605a      	str	r2, [r3, #4]
 800a83a:	609a      	str	r2, [r3, #8]
 800a83c:	60da      	str	r2, [r3, #12]
 800a83e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a848:	d14e      	bne.n	800a8e8 <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a84a:	4b29      	ldr	r3, [pc, #164]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a84c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a84e:	4a28      	ldr	r2, [pc, #160]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a850:	f043 0301 	orr.w	r3, r3, #1
 800a854:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a856:	4b26      	ldr	r3, [pc, #152]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a85a:	f003 0301 	and.w	r3, r3, #1
 800a85e:	613b      	str	r3, [r7, #16]
 800a860:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a862:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a868:	2302      	movs	r3, #2
 800a86a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a86c:	2300      	movs	r3, #0
 800a86e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a870:	2303      	movs	r3, #3
 800a872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a874:	230a      	movs	r3, #10
 800a876:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a878:	f107 0314 	add.w	r3, r7, #20
 800a87c:	4619      	mov	r1, r3
 800a87e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a882:	f7f6 fd4b 	bl	800131c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a886:	4b1a      	ldr	r3, [pc, #104]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a88a:	4a19      	ldr	r2, [pc, #100]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a88c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a890:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a892:	4b17      	ldr	r3, [pc, #92]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a896:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a89a:	60fb      	str	r3, [r7, #12]
 800a89c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a89e:	4b14      	ldr	r3, [pc, #80]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a8a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d114      	bne.n	800a8d4 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8aa:	4b11      	ldr	r3, [pc, #68]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a8ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8ae:	4a10      	ldr	r2, [pc, #64]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a8b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8b4:	6593      	str	r3, [r2, #88]	; 0x58
 800a8b6:	4b0e      	ldr	r3, [pc, #56]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a8b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8be:	60bb      	str	r3, [r7, #8]
 800a8c0:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800a8c2:	f7f8 f85b 	bl	800297c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800a8c6:	4b0a      	ldr	r3, [pc, #40]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a8c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8ca:	4a09      	ldr	r2, [pc, #36]	; (800a8f0 <HAL_PCD_MspInit+0xc8>)
 800a8cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a8d0:	6593      	str	r3, [r2, #88]	; 0x58
 800a8d2:	e001      	b.n	800a8d8 <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800a8d4:	f7f8 f852 	bl	800297c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a8d8:	2200      	movs	r2, #0
 800a8da:	2105      	movs	r1, #5
 800a8dc:	2043      	movs	r0, #67	; 0x43
 800a8de:	f7f6 fce6 	bl	80012ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a8e2:	2043      	movs	r0, #67	; 0x43
 800a8e4:	f7f6 fcff 	bl	80012e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a8e8:	bf00      	nop
 800a8ea:	3728      	adds	r7, #40	; 0x28
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	bd80      	pop	{r7, pc}
 800a8f0:	40021000 	.word	0x40021000

0800a8f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b082      	sub	sp, #8
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a908:	4619      	mov	r1, r3
 800a90a:	4610      	mov	r0, r2
 800a90c:	f7fb fea8 	bl	8006660 <USBD_LL_SetupStage>
}
 800a910:	bf00      	nop
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b082      	sub	sp, #8
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
 800a920:	460b      	mov	r3, r1
 800a922:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800a92a:	78fa      	ldrb	r2, [r7, #3]
 800a92c:	6879      	ldr	r1, [r7, #4]
 800a92e:	4613      	mov	r3, r2
 800a930:	00db      	lsls	r3, r3, #3
 800a932:	1a9b      	subs	r3, r3, r2
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	440b      	add	r3, r1
 800a938:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	78fb      	ldrb	r3, [r7, #3]
 800a940:	4619      	mov	r1, r3
 800a942:	f7fb fee2 	bl	800670a <USBD_LL_DataOutStage>
}
 800a946:	bf00      	nop
 800a948:	3708      	adds	r7, #8
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}

0800a94e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a94e:	b580      	push	{r7, lr}
 800a950:	b082      	sub	sp, #8
 800a952:	af00      	add	r7, sp, #0
 800a954:	6078      	str	r0, [r7, #4]
 800a956:	460b      	mov	r3, r1
 800a958:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800a960:	78fa      	ldrb	r2, [r7, #3]
 800a962:	6879      	ldr	r1, [r7, #4]
 800a964:	4613      	mov	r3, r2
 800a966:	00db      	lsls	r3, r3, #3
 800a968:	1a9b      	subs	r3, r3, r2
 800a96a:	009b      	lsls	r3, r3, #2
 800a96c:	440b      	add	r3, r1
 800a96e:	3348      	adds	r3, #72	; 0x48
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	78fb      	ldrb	r3, [r7, #3]
 800a974:	4619      	mov	r1, r3
 800a976:	f7fb ff2b 	bl	80067d0 <USBD_LL_DataInStage>
}
 800a97a:	bf00      	nop
 800a97c:	3708      	adds	r7, #8
 800a97e:	46bd      	mov	sp, r7
 800a980:	bd80      	pop	{r7, pc}

0800a982 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a982:	b580      	push	{r7, lr}
 800a984:	b082      	sub	sp, #8
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a990:	4618      	mov	r0, r3
 800a992:	f7fc f83f 	bl	8006a14 <USBD_LL_SOF>
}
 800a996:	bf00      	nop
 800a998:	3708      	adds	r7, #8
 800a99a:	46bd      	mov	sp, r7
 800a99c:	bd80      	pop	{r7, pc}

0800a99e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a99e:	b580      	push	{r7, lr}
 800a9a0:	b084      	sub	sp, #16
 800a9a2:	af00      	add	r7, sp, #0
 800a9a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a9a6:	2301      	movs	r3, #1
 800a9a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	68db      	ldr	r3, [r3, #12]
 800a9ae:	2b02      	cmp	r3, #2
 800a9b0:	d001      	beq.n	800a9b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a9b2:	f7f6 f883 	bl	8000abc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a9bc:	7bfa      	ldrb	r2, [r7, #15]
 800a9be:	4611      	mov	r1, r2
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f7fb ffe9 	bl	8006998 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f7fb ff95 	bl	80068fc <USBD_LL_Reset>
}
 800a9d2:	bf00      	nop
 800a9d4:	3710      	adds	r7, #16
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
	...

0800a9dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b082      	sub	sp, #8
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	687a      	ldr	r2, [r7, #4]
 800a9f0:	6812      	ldr	r2, [r2, #0]
 800a9f2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a9f6:	f043 0301 	orr.w	r3, r3, #1
 800a9fa:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aa02:	4618      	mov	r0, r3
 800aa04:	f7fb ffd8 	bl	80069b8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6a1b      	ldr	r3, [r3, #32]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d005      	beq.n	800aa1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aa10:	4b04      	ldr	r3, [pc, #16]	; (800aa24 <HAL_PCD_SuspendCallback+0x48>)
 800aa12:	691b      	ldr	r3, [r3, #16]
 800aa14:	4a03      	ldr	r2, [pc, #12]	; (800aa24 <HAL_PCD_SuspendCallback+0x48>)
 800aa16:	f043 0306 	orr.w	r3, r3, #6
 800aa1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aa1c:	bf00      	nop
 800aa1e:	3708      	adds	r7, #8
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	e000ed00 	.word	0xe000ed00

0800aa28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b082      	sub	sp, #8
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	6812      	ldr	r2, [r2, #0]
 800aa3e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800aa42:	f023 0301 	bic.w	r3, r3, #1
 800aa46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6a1b      	ldr	r3, [r3, #32]
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d007      	beq.n	800aa60 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aa50:	4b08      	ldr	r3, [pc, #32]	; (800aa74 <HAL_PCD_ResumeCallback+0x4c>)
 800aa52:	691b      	ldr	r3, [r3, #16]
 800aa54:	4a07      	ldr	r2, [pc, #28]	; (800aa74 <HAL_PCD_ResumeCallback+0x4c>)
 800aa56:	f023 0306 	bic.w	r3, r3, #6
 800aa5a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800aa5c:	f000 faf6 	bl	800b04c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fb ffbc 	bl	80069e4 <USBD_LL_Resume>
}
 800aa6c:	bf00      	nop
 800aa6e:	3708      	adds	r7, #8
 800aa70:	46bd      	mov	sp, r7
 800aa72:	bd80      	pop	{r7, pc}
 800aa74:	e000ed00 	.word	0xe000ed00

0800aa78 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b082      	sub	sp, #8
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	6078      	str	r0, [r7, #4]
 800aa80:	460b      	mov	r3, r1
 800aa82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aa8a:	78fa      	ldrb	r2, [r7, #3]
 800aa8c:	4611      	mov	r1, r2
 800aa8e:	4618      	mov	r0, r3
 800aa90:	f7fc f808 	bl	8006aa4 <USBD_LL_IsoOUTIncomplete>
}
 800aa94:	bf00      	nop
 800aa96:	3708      	adds	r7, #8
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b082      	sub	sp, #8
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
 800aaa4:	460b      	mov	r3, r1
 800aaa6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aaae:	78fa      	ldrb	r2, [r7, #3]
 800aab0:	4611      	mov	r1, r2
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7fb ffd0 	bl	8006a58 <USBD_LL_IsoINIncomplete>
}
 800aab8:	bf00      	nop
 800aaba:	3708      	adds	r7, #8
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b082      	sub	sp, #8
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aace:	4618      	mov	r0, r3
 800aad0:	f7fc f80e 	bl	8006af0 <USBD_LL_DevConnected>
}
 800aad4:	bf00      	nop
 800aad6:	3708      	adds	r7, #8
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aaea:	4618      	mov	r0, r3
 800aaec:	f7fc f80b 	bl	8006b06 <USBD_LL_DevDisconnected>
}
 800aaf0:	bf00      	nop
 800aaf2:	3708      	adds	r7, #8
 800aaf4:	46bd      	mov	sp, r7
 800aaf6:	bd80      	pop	{r7, pc}

0800aaf8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b082      	sub	sp, #8
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	781b      	ldrb	r3, [r3, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d13c      	bne.n	800ab82 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ab08:	4a20      	ldr	r2, [pc, #128]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	4a1e      	ldr	r2, [pc, #120]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab14:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ab18:	4b1c      	ldr	r3, [pc, #112]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab1a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ab1e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800ab20:	4b1a      	ldr	r3, [pc, #104]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab22:	2206      	movs	r2, #6
 800ab24:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ab26:	4b19      	ldr	r3, [pc, #100]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab28:	2202      	movs	r2, #2
 800ab2a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ab2c:	4b17      	ldr	r3, [pc, #92]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab2e:	2202      	movs	r2, #2
 800ab30:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ab32:	4b16      	ldr	r3, [pc, #88]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab34:	2200      	movs	r2, #0
 800ab36:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ab38:	4b14      	ldr	r3, [pc, #80]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab3a:	2200      	movs	r2, #0
 800ab3c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ab3e:	4b13      	ldr	r3, [pc, #76]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab40:	2200      	movs	r2, #0
 800ab42:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800ab44:	4b11      	ldr	r3, [pc, #68]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab46:	2200      	movs	r2, #0
 800ab48:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ab4a:	4b10      	ldr	r3, [pc, #64]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab4c:	2200      	movs	r2, #0
 800ab4e:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ab50:	4b0e      	ldr	r3, [pc, #56]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab52:	2200      	movs	r2, #0
 800ab54:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ab56:	480d      	ldr	r0, [pc, #52]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab58:	f7f6 fe0c 	bl	8001774 <HAL_PCD_Init>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d001      	beq.n	800ab66 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ab62:	f7f5 ffab 	bl	8000abc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ab66:	2180      	movs	r1, #128	; 0x80
 800ab68:	4808      	ldr	r0, [pc, #32]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab6a:	f7f7 fe6e 	bl	800284a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ab6e:	2240      	movs	r2, #64	; 0x40
 800ab70:	2100      	movs	r1, #0
 800ab72:	4806      	ldr	r0, [pc, #24]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab74:	f7f7 fe22 	bl	80027bc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ab78:	2280      	movs	r2, #128	; 0x80
 800ab7a:	2101      	movs	r1, #1
 800ab7c:	4803      	ldr	r0, [pc, #12]	; (800ab8c <USBD_LL_Init+0x94>)
 800ab7e:	f7f7 fe1d 	bl	80027bc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ab82:	2300      	movs	r3, #0
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	3708      	adds	r7, #8
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bd80      	pop	{r7, pc}
 800ab8c:	2000337c 	.word	0x2000337c

0800ab90 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b084      	sub	sp, #16
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab98:	2300      	movs	r3, #0
 800ab9a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800aba6:	4618      	mov	r0, r3
 800aba8:	f7f6 ff08 	bl	80019bc <HAL_PCD_Start>
 800abac:	4603      	mov	r3, r0
 800abae:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800abb0:	7bbb      	ldrb	r3, [r7, #14]
 800abb2:	2b03      	cmp	r3, #3
 800abb4:	d816      	bhi.n	800abe4 <USBD_LL_Start+0x54>
 800abb6:	a201      	add	r2, pc, #4	; (adr r2, 800abbc <USBD_LL_Start+0x2c>)
 800abb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abbc:	0800abcd 	.word	0x0800abcd
 800abc0:	0800abd3 	.word	0x0800abd3
 800abc4:	0800abd9 	.word	0x0800abd9
 800abc8:	0800abdf 	.word	0x0800abdf
    case HAL_OK :
      usb_status = USBD_OK;
 800abcc:	2300      	movs	r3, #0
 800abce:	73fb      	strb	r3, [r7, #15]
    break;
 800abd0:	e00b      	b.n	800abea <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800abd2:	2303      	movs	r3, #3
 800abd4:	73fb      	strb	r3, [r7, #15]
    break;
 800abd6:	e008      	b.n	800abea <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800abd8:	2301      	movs	r3, #1
 800abda:	73fb      	strb	r3, [r7, #15]
    break;
 800abdc:	e005      	b.n	800abea <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800abde:	2303      	movs	r3, #3
 800abe0:	73fb      	strb	r3, [r7, #15]
    break;
 800abe2:	e002      	b.n	800abea <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800abe4:	2303      	movs	r3, #3
 800abe6:	73fb      	strb	r3, [r7, #15]
    break;
 800abe8:	bf00      	nop
  }
  return usb_status;
 800abea:	7bfb      	ldrb	r3, [r7, #15]
}
 800abec:	4618      	mov	r0, r3
 800abee:	3710      	adds	r7, #16
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}

0800abf4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b084      	sub	sp, #16
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	4608      	mov	r0, r1
 800abfe:	4611      	mov	r1, r2
 800ac00:	461a      	mov	r2, r3
 800ac02:	4603      	mov	r3, r0
 800ac04:	70fb      	strb	r3, [r7, #3]
 800ac06:	460b      	mov	r3, r1
 800ac08:	70bb      	strb	r3, [r7, #2]
 800ac0a:	4613      	mov	r3, r2
 800ac0c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac0e:	2300      	movs	r3, #0
 800ac10:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac12:	2300      	movs	r3, #0
 800ac14:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ac1c:	78bb      	ldrb	r3, [r7, #2]
 800ac1e:	883a      	ldrh	r2, [r7, #0]
 800ac20:	78f9      	ldrb	r1, [r7, #3]
 800ac22:	f7f7 fac3 	bl	80021ac <HAL_PCD_EP_Open>
 800ac26:	4603      	mov	r3, r0
 800ac28:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ac2a:	7bbb      	ldrb	r3, [r7, #14]
 800ac2c:	2b03      	cmp	r3, #3
 800ac2e:	d817      	bhi.n	800ac60 <USBD_LL_OpenEP+0x6c>
 800ac30:	a201      	add	r2, pc, #4	; (adr r2, 800ac38 <USBD_LL_OpenEP+0x44>)
 800ac32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac36:	bf00      	nop
 800ac38:	0800ac49 	.word	0x0800ac49
 800ac3c:	0800ac4f 	.word	0x0800ac4f
 800ac40:	0800ac55 	.word	0x0800ac55
 800ac44:	0800ac5b 	.word	0x0800ac5b
    case HAL_OK :
      usb_status = USBD_OK;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	73fb      	strb	r3, [r7, #15]
    break;
 800ac4c:	e00b      	b.n	800ac66 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ac4e:	2303      	movs	r3, #3
 800ac50:	73fb      	strb	r3, [r7, #15]
    break;
 800ac52:	e008      	b.n	800ac66 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ac54:	2301      	movs	r3, #1
 800ac56:	73fb      	strb	r3, [r7, #15]
    break;
 800ac58:	e005      	b.n	800ac66 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ac5e:	e002      	b.n	800ac66 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800ac60:	2303      	movs	r3, #3
 800ac62:	73fb      	strb	r3, [r7, #15]
    break;
 800ac64:	bf00      	nop
  }
  return usb_status;
 800ac66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}

0800ac70 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b084      	sub	sp, #16
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	460b      	mov	r3, r1
 800ac7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac80:	2300      	movs	r3, #0
 800ac82:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ac8a:	78fa      	ldrb	r2, [r7, #3]
 800ac8c:	4611      	mov	r1, r2
 800ac8e:	4618      	mov	r0, r3
 800ac90:	f7f7 faf4 	bl	800227c <HAL_PCD_EP_Close>
 800ac94:	4603      	mov	r3, r0
 800ac96:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ac98:	7bbb      	ldrb	r3, [r7, #14]
 800ac9a:	2b03      	cmp	r3, #3
 800ac9c:	d816      	bhi.n	800accc <USBD_LL_CloseEP+0x5c>
 800ac9e:	a201      	add	r2, pc, #4	; (adr r2, 800aca4 <USBD_LL_CloseEP+0x34>)
 800aca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca4:	0800acb5 	.word	0x0800acb5
 800aca8:	0800acbb 	.word	0x0800acbb
 800acac:	0800acc1 	.word	0x0800acc1
 800acb0:	0800acc7 	.word	0x0800acc7
    case HAL_OK :
      usb_status = USBD_OK;
 800acb4:	2300      	movs	r3, #0
 800acb6:	73fb      	strb	r3, [r7, #15]
    break;
 800acb8:	e00b      	b.n	800acd2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800acba:	2303      	movs	r3, #3
 800acbc:	73fb      	strb	r3, [r7, #15]
    break;
 800acbe:	e008      	b.n	800acd2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800acc0:	2301      	movs	r3, #1
 800acc2:	73fb      	strb	r3, [r7, #15]
    break;
 800acc4:	e005      	b.n	800acd2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800acc6:	2303      	movs	r3, #3
 800acc8:	73fb      	strb	r3, [r7, #15]
    break;
 800acca:	e002      	b.n	800acd2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800accc:	2303      	movs	r3, #3
 800acce:	73fb      	strb	r3, [r7, #15]
    break;
 800acd0:	bf00      	nop
  }
  return usb_status;
 800acd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3710      	adds	r7, #16
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b084      	sub	sp, #16
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	460b      	mov	r3, r1
 800ace6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ace8:	2300      	movs	r3, #0
 800acea:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acec:	2300      	movs	r3, #0
 800acee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800acf6:	78fa      	ldrb	r2, [r7, #3]
 800acf8:	4611      	mov	r1, r2
 800acfa:	4618      	mov	r0, r3
 800acfc:	f7f7 fb9b 	bl	8002436 <HAL_PCD_EP_SetStall>
 800ad00:	4603      	mov	r3, r0
 800ad02:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ad04:	7bbb      	ldrb	r3, [r7, #14]
 800ad06:	2b03      	cmp	r3, #3
 800ad08:	d816      	bhi.n	800ad38 <USBD_LL_StallEP+0x5c>
 800ad0a:	a201      	add	r2, pc, #4	; (adr r2, 800ad10 <USBD_LL_StallEP+0x34>)
 800ad0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad10:	0800ad21 	.word	0x0800ad21
 800ad14:	0800ad27 	.word	0x0800ad27
 800ad18:	0800ad2d 	.word	0x0800ad2d
 800ad1c:	0800ad33 	.word	0x0800ad33
    case HAL_OK :
      usb_status = USBD_OK;
 800ad20:	2300      	movs	r3, #0
 800ad22:	73fb      	strb	r3, [r7, #15]
    break;
 800ad24:	e00b      	b.n	800ad3e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad26:	2303      	movs	r3, #3
 800ad28:	73fb      	strb	r3, [r7, #15]
    break;
 800ad2a:	e008      	b.n	800ad3e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad30:	e005      	b.n	800ad3e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad32:	2303      	movs	r3, #3
 800ad34:	73fb      	strb	r3, [r7, #15]
    break;
 800ad36:	e002      	b.n	800ad3e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800ad38:	2303      	movs	r3, #3
 800ad3a:	73fb      	strb	r3, [r7, #15]
    break;
 800ad3c:	bf00      	nop
  }
  return usb_status;
 800ad3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3710      	adds	r7, #16
 800ad44:	46bd      	mov	sp, r7
 800ad46:	bd80      	pop	{r7, pc}

0800ad48 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
 800ad50:	460b      	mov	r3, r1
 800ad52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad54:	2300      	movs	r3, #0
 800ad56:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ad62:	78fa      	ldrb	r2, [r7, #3]
 800ad64:	4611      	mov	r1, r2
 800ad66:	4618      	mov	r0, r3
 800ad68:	f7f7 fbc7 	bl	80024fa <HAL_PCD_EP_ClrStall>
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ad70:	7bbb      	ldrb	r3, [r7, #14]
 800ad72:	2b03      	cmp	r3, #3
 800ad74:	d816      	bhi.n	800ada4 <USBD_LL_ClearStallEP+0x5c>
 800ad76:	a201      	add	r2, pc, #4	; (adr r2, 800ad7c <USBD_LL_ClearStallEP+0x34>)
 800ad78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad7c:	0800ad8d 	.word	0x0800ad8d
 800ad80:	0800ad93 	.word	0x0800ad93
 800ad84:	0800ad99 	.word	0x0800ad99
 800ad88:	0800ad9f 	.word	0x0800ad9f
    case HAL_OK :
      usb_status = USBD_OK;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad90:	e00b      	b.n	800adaa <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad92:	2303      	movs	r3, #3
 800ad94:	73fb      	strb	r3, [r7, #15]
    break;
 800ad96:	e008      	b.n	800adaa <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad98:	2301      	movs	r3, #1
 800ad9a:	73fb      	strb	r3, [r7, #15]
    break;
 800ad9c:	e005      	b.n	800adaa <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad9e:	2303      	movs	r3, #3
 800ada0:	73fb      	strb	r3, [r7, #15]
    break;
 800ada2:	e002      	b.n	800adaa <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800ada4:	2303      	movs	r3, #3
 800ada6:	73fb      	strb	r3, [r7, #15]
    break;
 800ada8:	bf00      	nop
  }
  return usb_status;
 800adaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800adac:	4618      	mov	r0, r3
 800adae:	3710      	adds	r7, #16
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}

0800adb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adb4:	b480      	push	{r7}
 800adb6:	b085      	sub	sp, #20
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
 800adbc:	460b      	mov	r3, r1
 800adbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800adc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800adc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	da0b      	bge.n	800ade8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800add0:	78fb      	ldrb	r3, [r7, #3]
 800add2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800add6:	68f9      	ldr	r1, [r7, #12]
 800add8:	4613      	mov	r3, r2
 800adda:	00db      	lsls	r3, r3, #3
 800addc:	1a9b      	subs	r3, r3, r2
 800adde:	009b      	lsls	r3, r3, #2
 800ade0:	440b      	add	r3, r1
 800ade2:	333e      	adds	r3, #62	; 0x3e
 800ade4:	781b      	ldrb	r3, [r3, #0]
 800ade6:	e00b      	b.n	800ae00 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ade8:	78fb      	ldrb	r3, [r7, #3]
 800adea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800adee:	68f9      	ldr	r1, [r7, #12]
 800adf0:	4613      	mov	r3, r2
 800adf2:	00db      	lsls	r3, r3, #3
 800adf4:	1a9b      	subs	r3, r3, r2
 800adf6:	009b      	lsls	r3, r3, #2
 800adf8:	440b      	add	r3, r1
 800adfa:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800adfe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3714      	adds	r7, #20
 800ae04:	46bd      	mov	sp, r7
 800ae06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0a:	4770      	bx	lr

0800ae0c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b084      	sub	sp, #16
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
 800ae14:	460b      	mov	r3, r1
 800ae16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae18:	2300      	movs	r3, #0
 800ae1a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800ae26:	78fa      	ldrb	r2, [r7, #3]
 800ae28:	4611      	mov	r1, r2
 800ae2a:	4618      	mov	r0, r3
 800ae2c:	f7f7 f999 	bl	8002162 <HAL_PCD_SetAddress>
 800ae30:	4603      	mov	r3, r0
 800ae32:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ae34:	7bbb      	ldrb	r3, [r7, #14]
 800ae36:	2b03      	cmp	r3, #3
 800ae38:	d816      	bhi.n	800ae68 <USBD_LL_SetUSBAddress+0x5c>
 800ae3a:	a201      	add	r2, pc, #4	; (adr r2, 800ae40 <USBD_LL_SetUSBAddress+0x34>)
 800ae3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae40:	0800ae51 	.word	0x0800ae51
 800ae44:	0800ae57 	.word	0x0800ae57
 800ae48:	0800ae5d 	.word	0x0800ae5d
 800ae4c:	0800ae63 	.word	0x0800ae63
    case HAL_OK :
      usb_status = USBD_OK;
 800ae50:	2300      	movs	r3, #0
 800ae52:	73fb      	strb	r3, [r7, #15]
    break;
 800ae54:	e00b      	b.n	800ae6e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ae56:	2303      	movs	r3, #3
 800ae58:	73fb      	strb	r3, [r7, #15]
    break;
 800ae5a:	e008      	b.n	800ae6e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	73fb      	strb	r3, [r7, #15]
    break;
 800ae60:	e005      	b.n	800ae6e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ae62:	2303      	movs	r3, #3
 800ae64:	73fb      	strb	r3, [r7, #15]
    break;
 800ae66:	e002      	b.n	800ae6e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800ae68:	2303      	movs	r3, #3
 800ae6a:	73fb      	strb	r3, [r7, #15]
    break;
 800ae6c:	bf00      	nop
  }
  return usb_status;
 800ae6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae70:	4618      	mov	r0, r3
 800ae72:	3710      	adds	r7, #16
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}

0800ae78 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ae78:	b580      	push	{r7, lr}
 800ae7a:	b086      	sub	sp, #24
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	60f8      	str	r0, [r7, #12]
 800ae80:	607a      	str	r2, [r7, #4]
 800ae82:	603b      	str	r3, [r7, #0]
 800ae84:	460b      	mov	r3, r1
 800ae86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800ae96:	7af9      	ldrb	r1, [r7, #11]
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	687a      	ldr	r2, [r7, #4]
 800ae9c:	f7f7 fa8e 	bl	80023bc <HAL_PCD_EP_Transmit>
 800aea0:	4603      	mov	r3, r0
 800aea2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800aea4:	7dbb      	ldrb	r3, [r7, #22]
 800aea6:	2b03      	cmp	r3, #3
 800aea8:	d816      	bhi.n	800aed8 <USBD_LL_Transmit+0x60>
 800aeaa:	a201      	add	r2, pc, #4	; (adr r2, 800aeb0 <USBD_LL_Transmit+0x38>)
 800aeac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeb0:	0800aec1 	.word	0x0800aec1
 800aeb4:	0800aec7 	.word	0x0800aec7
 800aeb8:	0800aecd 	.word	0x0800aecd
 800aebc:	0800aed3 	.word	0x0800aed3
    case HAL_OK :
      usb_status = USBD_OK;
 800aec0:	2300      	movs	r3, #0
 800aec2:	75fb      	strb	r3, [r7, #23]
    break;
 800aec4:	e00b      	b.n	800aede <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aec6:	2303      	movs	r3, #3
 800aec8:	75fb      	strb	r3, [r7, #23]
    break;
 800aeca:	e008      	b.n	800aede <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aecc:	2301      	movs	r3, #1
 800aece:	75fb      	strb	r3, [r7, #23]
    break;
 800aed0:	e005      	b.n	800aede <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aed2:	2303      	movs	r3, #3
 800aed4:	75fb      	strb	r3, [r7, #23]
    break;
 800aed6:	e002      	b.n	800aede <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800aed8:	2303      	movs	r3, #3
 800aeda:	75fb      	strb	r3, [r7, #23]
    break;
 800aedc:	bf00      	nop
  }
  return usb_status;
 800aede:	7dfb      	ldrb	r3, [r7, #23]
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3718      	adds	r7, #24
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b086      	sub	sp, #24
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	60f8      	str	r0, [r7, #12]
 800aef0:	607a      	str	r2, [r7, #4]
 800aef2:	603b      	str	r3, [r7, #0]
 800aef4:	460b      	mov	r3, r1
 800aef6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aefc:	2300      	movs	r3, #0
 800aefe:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800af06:	7af9      	ldrb	r1, [r7, #11]
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	f7f7 fa00 	bl	8002310 <HAL_PCD_EP_Receive>
 800af10:	4603      	mov	r3, r0
 800af12:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800af14:	7dbb      	ldrb	r3, [r7, #22]
 800af16:	2b03      	cmp	r3, #3
 800af18:	d816      	bhi.n	800af48 <USBD_LL_PrepareReceive+0x60>
 800af1a:	a201      	add	r2, pc, #4	; (adr r2, 800af20 <USBD_LL_PrepareReceive+0x38>)
 800af1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af20:	0800af31 	.word	0x0800af31
 800af24:	0800af37 	.word	0x0800af37
 800af28:	0800af3d 	.word	0x0800af3d
 800af2c:	0800af43 	.word	0x0800af43
    case HAL_OK :
      usb_status = USBD_OK;
 800af30:	2300      	movs	r3, #0
 800af32:	75fb      	strb	r3, [r7, #23]
    break;
 800af34:	e00b      	b.n	800af4e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af36:	2303      	movs	r3, #3
 800af38:	75fb      	strb	r3, [r7, #23]
    break;
 800af3a:	e008      	b.n	800af4e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af3c:	2301      	movs	r3, #1
 800af3e:	75fb      	strb	r3, [r7, #23]
    break;
 800af40:	e005      	b.n	800af4e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af42:	2303      	movs	r3, #3
 800af44:	75fb      	strb	r3, [r7, #23]
    break;
 800af46:	e002      	b.n	800af4e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800af48:	2303      	movs	r3, #3
 800af4a:	75fb      	strb	r3, [r7, #23]
    break;
 800af4c:	bf00      	nop
  }
  return usb_status;
 800af4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800af50:	4618      	mov	r0, r3
 800af52:	3718      	adds	r7, #24
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
 800af60:	460b      	mov	r3, r1
 800af62:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800af6a:	78fa      	ldrb	r2, [r7, #3]
 800af6c:	4611      	mov	r1, r2
 800af6e:	4618      	mov	r0, r3
 800af70:	f7f7 fa0c 	bl	800238c <HAL_PCD_EP_GetRxCount>
 800af74:	4603      	mov	r3, r0
}
 800af76:	4618      	mov	r0, r3
 800af78:	3708      	adds	r7, #8
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
	...

0800af80 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
 800af88:	460b      	mov	r3, r1
 800af8a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800af8c:	78fb      	ldrb	r3, [r7, #3]
 800af8e:	2b00      	cmp	r3, #0
 800af90:	d002      	beq.n	800af98 <HAL_PCDEx_LPM_Callback+0x18>
 800af92:	2b01      	cmp	r3, #1
 800af94:	d01f      	beq.n	800afd6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800af96:	e03b      	b.n	800b010 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6a1b      	ldr	r3, [r3, #32]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d007      	beq.n	800afb0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800afa0:	f000 f854 	bl	800b04c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800afa4:	4b1c      	ldr	r3, [pc, #112]	; (800b018 <HAL_PCDEx_LPM_Callback+0x98>)
 800afa6:	691b      	ldr	r3, [r3, #16]
 800afa8:	4a1b      	ldr	r2, [pc, #108]	; (800b018 <HAL_PCDEx_LPM_Callback+0x98>)
 800afaa:	f023 0306 	bic.w	r3, r3, #6
 800afae:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	687a      	ldr	r2, [r7, #4]
 800afbc:	6812      	ldr	r2, [r2, #0]
 800afbe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800afc2:	f023 0301 	bic.w	r3, r3, #1
 800afc6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800afce:	4618      	mov	r0, r3
 800afd0:	f7fb fd08 	bl	80069e4 <USBD_LL_Resume>
    break;
 800afd4:	e01c      	b.n	800b010 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	6812      	ldr	r2, [r2, #0]
 800afe4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800afe8:	f043 0301 	orr.w	r3, r3, #1
 800afec:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aff4:	4618      	mov	r0, r3
 800aff6:	f7fb fcdf 	bl	80069b8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a1b      	ldr	r3, [r3, #32]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d005      	beq.n	800b00e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b002:	4b05      	ldr	r3, [pc, #20]	; (800b018 <HAL_PCDEx_LPM_Callback+0x98>)
 800b004:	691b      	ldr	r3, [r3, #16]
 800b006:	4a04      	ldr	r2, [pc, #16]	; (800b018 <HAL_PCDEx_LPM_Callback+0x98>)
 800b008:	f043 0306 	orr.w	r3, r3, #6
 800b00c:	6113      	str	r3, [r2, #16]
    break;
 800b00e:	bf00      	nop
}
 800b010:	bf00      	nop
 800b012:	3708      	adds	r7, #8
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	e000ed00 	.word	0xe000ed00

0800b01c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b01c:	b480      	push	{r7}
 800b01e:	b083      	sub	sp, #12
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b024:	4b03      	ldr	r3, [pc, #12]	; (800b034 <USBD_static_malloc+0x18>)
}
 800b026:	4618      	mov	r0, r3
 800b028:	370c      	adds	r7, #12
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr
 800b032:	bf00      	nop
 800b034:	20001a98 	.word	0x20001a98

0800b038 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b038:	b480      	push	{r7}
 800b03a:	b083      	sub	sp, #12
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]

}
 800b040:	bf00      	nop
 800b042:	370c      	adds	r7, #12
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b050:	f7f5 f934 	bl	80002bc <SystemClock_Config>
}
 800b054:	bf00      	nop
 800b056:	bd80      	pop	{r7, pc}

0800b058 <__libc_init_array>:
 800b058:	b570      	push	{r4, r5, r6, lr}
 800b05a:	4d0d      	ldr	r5, [pc, #52]	; (800b090 <__libc_init_array+0x38>)
 800b05c:	4c0d      	ldr	r4, [pc, #52]	; (800b094 <__libc_init_array+0x3c>)
 800b05e:	1b64      	subs	r4, r4, r5
 800b060:	10a4      	asrs	r4, r4, #2
 800b062:	2600      	movs	r6, #0
 800b064:	42a6      	cmp	r6, r4
 800b066:	d109      	bne.n	800b07c <__libc_init_array+0x24>
 800b068:	4d0b      	ldr	r5, [pc, #44]	; (800b098 <__libc_init_array+0x40>)
 800b06a:	4c0c      	ldr	r4, [pc, #48]	; (800b09c <__libc_init_array+0x44>)
 800b06c:	f000 f82e 	bl	800b0cc <_init>
 800b070:	1b64      	subs	r4, r4, r5
 800b072:	10a4      	asrs	r4, r4, #2
 800b074:	2600      	movs	r6, #0
 800b076:	42a6      	cmp	r6, r4
 800b078:	d105      	bne.n	800b086 <__libc_init_array+0x2e>
 800b07a:	bd70      	pop	{r4, r5, r6, pc}
 800b07c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b080:	4798      	blx	r3
 800b082:	3601      	adds	r6, #1
 800b084:	e7ee      	b.n	800b064 <__libc_init_array+0xc>
 800b086:	f855 3b04 	ldr.w	r3, [r5], #4
 800b08a:	4798      	blx	r3
 800b08c:	3601      	adds	r6, #1
 800b08e:	e7f2      	b.n	800b076 <__libc_init_array+0x1e>
 800b090:	0800b214 	.word	0x0800b214
 800b094:	0800b214 	.word	0x0800b214
 800b098:	0800b214 	.word	0x0800b214
 800b09c:	0800b218 	.word	0x0800b218

0800b0a0 <memcpy>:
 800b0a0:	440a      	add	r2, r1
 800b0a2:	4291      	cmp	r1, r2
 800b0a4:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0a8:	d100      	bne.n	800b0ac <memcpy+0xc>
 800b0aa:	4770      	bx	lr
 800b0ac:	b510      	push	{r4, lr}
 800b0ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0b6:	4291      	cmp	r1, r2
 800b0b8:	d1f9      	bne.n	800b0ae <memcpy+0xe>
 800b0ba:	bd10      	pop	{r4, pc}

0800b0bc <memset>:
 800b0bc:	4402      	add	r2, r0
 800b0be:	4603      	mov	r3, r0
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d100      	bne.n	800b0c6 <memset+0xa>
 800b0c4:	4770      	bx	lr
 800b0c6:	f803 1b01 	strb.w	r1, [r3], #1
 800b0ca:	e7f9      	b.n	800b0c0 <memset+0x4>

0800b0cc <_init>:
 800b0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ce:	bf00      	nop
 800b0d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0d2:	bc08      	pop	{r3}
 800b0d4:	469e      	mov	lr, r3
 800b0d6:	4770      	bx	lr

0800b0d8 <_fini>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	bf00      	nop
 800b0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0de:	bc08      	pop	{r3}
 800b0e0:	469e      	mov	lr, r3
 800b0e2:	4770      	bx	lr
