{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684182865910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684182865910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 15 22:34:25 2023 " "Processing started: Mon May 15 22:34:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684182865910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182865910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Partie1 -c Partie1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Partie1 -c Partie1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182865910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684182866142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684182866142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partie1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partie1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partie1-arch " "Found design unit 1: partie1-arch" {  } { { "Partie1.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""} { "Info" "ISGN_ENTITY_NAME" "1 partie1 " "Found entity 1: partie1" {  } { { "Partie1.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_ram32x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onchip_ram32x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onchip_ram32x4-SYN " "Found design unit 1: onchip_ram32x4-SYN" {  } { { "OnChip_ram32x4.vhd" "" { Text "C:/Users/user/Documents/Partie1/OnChip_ram32x4.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnChip_ram32x4 " "Found entity 1: OnChip_ram32x4" {  } { { "OnChip_ram32x4.vhd" "" { Text "C:/Users/user/Documents/Partie1/OnChip_ram32x4.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partie2-arch " "Found design unit 1: partie2-arch" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Vhdl2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 hex7seg-Behavior " "Found design unit 2: hex7seg-Behavior" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Vhdl2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""} { "Info" "ISGN_ENTITY_NAME" "1 partie2 " "Found entity 1: partie2" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Vhdl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex7seg " "Found entity 2: hex7seg" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Vhdl2.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684182871270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "hex7seg work Partie2.vhd(61) " "VHDL Primary Unit Declaration error at Partie2.vhd(61): primary unit \"hex7seg\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Partie2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie2.vhd" 61 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "hex7seg Vhdl2.vhd(57) " "HDL error at Vhdl2.vhd(57): see declaration for object \"hex7seg\"" {  } { { "Vhdl2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Vhdl2.vhd" 57 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partie2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file partie2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "partie_2 work Partie_2.vhd(5) " "VHDL Primary Unit Declaration error at Partie_2.vhd(5): primary unit \"partie_2\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "partie_2 Partie2.vhd(5) " "HDL error at Partie2.vhd(5): see declaration for object \"partie_2\"" {  } { { "Partie2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie2.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" Partie_2.vhd(38) " "VHDL syntax error at Partie_2.vhd(38) near text \";\";  expecting \")\", or \",\"" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" Partie_2.vhd(40) " "VHDL syntax error at Partie_2.vhd(40) near text \";\";  expecting \")\", or \",\"" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" Partie_2.vhd(42) " "VHDL syntax error at Partie_2.vhd(42) near text \";\";  expecting \")\", or \",\"" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 42 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" Partie_2.vhd(44) " "VHDL syntax error at Partie_2.vhd(44) near text \";\";  expecting \")\", or \",\"" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" Partie_2.vhd(46) " "VHDL syntax error at Partie_2.vhd(46) near text \";\";  expecting \")\", or \",\"" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" Partie_2.vhd(47) " "VHDL syntax error at Partie_2.vhd(47) near text \";\";  expecting \")\", or \",\"" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 47 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "hex7seg Partie_2.vhd(61) " "Ignored construct hex7seg at Partie_2.vhd(61) due to previous errors" {  } { { "Partie_2.vhd" "" { Text "C:/Users/user/Documents/Partie1/Partie_2.vhd" 61 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partie_2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file partie_2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871270 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684182871346 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 15 22:34:31 2023 " "Processing ended: Mon May 15 22:34:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684182871346 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684182871346 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684182871346 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684182871346 ""}
