s clk_divider/clk_out1         in16[0]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[1]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[2]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[3]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[4]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[5]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[6]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[7]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[8]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1         in16[9]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1        in16[10]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1        in16[11]       7540 -2147483648 -2147483648       7540
s clk_divider/clk_out1            in12       4390 -2147483648 -2147483648       4390
s clk_divider/clk_out1             in8       4390 -2147483648 -2147483648       4390
s clk_divider/clk_out1             in4       4390 -2147483648 -2147483648       4390
s clk_divider/clk_out1        gameover      12240 -2147483648 -2147483648      12240
s clk_divider/clk_out1           sw[0]      12190 -2147483648 -2147483648      12190
s clk_divider/clk_out1           sw[1]      12190 -2147483648 -2147483648      12190
s clk_divider/clk_out1           sw[2]      12240 -2147483648 -2147483648      12240
s clk_divider/clk_out1           sw[3]      12240 -2147483648 -2147483648      12240
s clk_divider/clk_out1           sw[4]      12240 -2147483648 -2147483648      12240
s clk_divider/clk_out1            btnr      12390 -2147483648 -2147483648      12390
s clk_divider/clk_out1            btnl      12390 -2147483648 -2147483648      12390
s clk_divider/clk_out1            btnu      12390 -2147483648 -2147483648      12390
s clk_divider/clk_out1            btnc      12390 -2147483648 -2147483648      12390
s clk_divider/clk_out1            btnd      12390 -2147483648 -2147483648      12390
t clk_divider/clk_out1          vga_vs       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1          vga_hs       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1        vga_b[0]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_b[1]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_b[2]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_b[3]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[0]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[1]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[2]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_g[3]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[0]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[1]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[2]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1        vga_r[3]       7730 -2147483648 -2147483648       7730
t clk_divider/clk_out1           right       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           right      12190 -2147483648 -2147483648      12190
t clk_divider/clk_out1            left       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1            left      12190 -2147483648 -2147483648      12190
t clk_divider/clk_out1           shoot       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           shoot       4390 -2147483648 -2147483648       4390
t clk_divider/clk_out1           reset       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           reset      12240 -2147483648 -2147483648      12240
s clk_divider/clk_out1           blank       4390 -2147483648 -2147483648       4390
t      clk_100mhz           blank       3030 -2147483648 -2147483648       3030
s clk_divider/clk_out1           hsync       4390 -2147483648 -2147483648       4390
t      clk_100mhz           hsync       3030 -2147483648 -2147483648       3030
s      clk_100mhz           hsync       9140 -2147483648 -2147483648       9140
s clk_divider/clk_out1           vsync       4390 -2147483648 -2147483648       4390
t      clk_100mhz           vsync       3030 -2147483648 -2147483648       3030
s      clk_100mhz           vsync       9140 -2147483648 -2147483648       9140
s clk_divider/clk_out1   vcount_out[0]      18740 -2147483648 -2147483648      18740
t      clk_100mhz   vcount_out[0]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[0]      15540 -2147483648 -2147483648      15540
s clk_divider/clk_out1   vcount_out[1]      20340 -2147483648 -2147483648      20340
t      clk_100mhz   vcount_out[1]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[1]      17140 -2147483648 -2147483648      17140
s clk_divider/clk_out1   vcount_out[2]      20340 -2147483648 -2147483648      20340
t      clk_100mhz   vcount_out[2]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[2]      17140 -2147483648 -2147483648      17140
s clk_divider/clk_out1   vcount_out[3]      18740 -2147483648 -2147483648      18740
t      clk_100mhz   vcount_out[3]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[3]      17140 -2147483648 -2147483648      17140
s clk_divider/clk_out1   vcount_out[4]      18740 -2147483648 -2147483648      18740
t      clk_100mhz   vcount_out[4]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[4]      17140 -2147483648 -2147483648      17140
s clk_divider/clk_out1   vcount_out[5]      17140 -2147483648 -2147483648      17140
t      clk_100mhz   vcount_out[5]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[5]      15540 -2147483648 -2147483648      15540
s clk_divider/clk_out1   vcount_out[6]      17140 -2147483648 -2147483648      17140
t      clk_100mhz   vcount_out[6]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[6]      15540 -2147483648 -2147483648      15540
s clk_divider/clk_out1   vcount_out[7]      15540 -2147483648 -2147483648      15540
t      clk_100mhz   vcount_out[7]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[7]      15540 -2147483648 -2147483648      15540
s clk_divider/clk_out1   vcount_out[8]      12340 -2147483648 -2147483648      12340
t      clk_100mhz   vcount_out[8]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[8]      15120 -2147483648 -2147483648      15120
s clk_divider/clk_out1   vcount_out[9]      13940 -2147483648 -2147483648      13940
t      clk_100mhz   vcount_out[9]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   vcount_out[9]      15120 -2147483648 -2147483648      15120
s clk_divider/clk_out1   hcount_out[0]      18480 -2147483648 -2147483648      18480
t      clk_100mhz   hcount_out[0]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[0]      26180 -2147483648 -2147483648      26180
s clk_divider/clk_out1   hcount_out[1]      18740 -2147483648 -2147483648      18740
t      clk_100mhz   hcount_out[1]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[1]      26180 -2147483648 -2147483648      26180
s clk_divider/clk_out1   hcount_out[2]      20340 -2147483648 -2147483648      20340
t      clk_100mhz   hcount_out[2]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[2]      24580 -2147483648 -2147483648      24580
s clk_divider/clk_out1   hcount_out[3]      20340 -2147483648 -2147483648      20340
t      clk_100mhz   hcount_out[3]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[3]      24580 -2147483648 -2147483648      24580
s clk_divider/clk_out1   hcount_out[4]      17140 -2147483648 -2147483648      17140
t      clk_100mhz   hcount_out[4]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[4]      24580 -2147483648 -2147483648      24580
s clk_divider/clk_out1   hcount_out[5]      17140 -2147483648 -2147483648      17140
t      clk_100mhz   hcount_out[5]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[5]      21380 -2147483648 -2147483648      21380
s clk_divider/clk_out1   hcount_out[6]      18740 -2147483648 -2147483648      18740
t      clk_100mhz   hcount_out[6]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[6]      21380 -2147483648 -2147483648      21380
s clk_divider/clk_out1   hcount_out[7]      18740 -2147483648 -2147483648      18740
t      clk_100mhz   hcount_out[7]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[7]      21380 -2147483648 -2147483648      21380
s clk_divider/clk_out1   hcount_out[8]      17140 -2147483648 -2147483648      17140
t      clk_100mhz   hcount_out[8]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[8]      21380 -2147483648 -2147483648      21380
s clk_divider/clk_out1   hcount_out[9]      15540 -2147483648 -2147483648      15540
t      clk_100mhz   hcount_out[9]       3030 -2147483648 -2147483648       3030
s      clk_100mhz   hcount_out[9]      21380 -2147483648 -2147483648      21380
s clk_divider/clk_out1  hcount_out[10]      13940 -2147483648 -2147483648      13940
t      clk_100mhz  hcount_out[10]       3030 -2147483648 -2147483648       3030
s      clk_100mhz  hcount_out[10]      19780 -2147483648 -2147483648      19780
c clk_divider/clk_out1             CLK          0          0 -2147483648 -2147483648
t clk_divider/clk_out1           an[0]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[1]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[2]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[3]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[4]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[5]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[6]       3030 -2147483648 -2147483648       3030
t clk_divider/clk_out1           an[7]       3030 -2147483648 -2147483648       3030
