<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="10" e="8"/>
<c f="1" b="20" e="20"/>
<c f="1" b="22" e="22"/>
<c f="1" b="23" e="23"/>
<c f="1" b="24" e="23"/>
<c f="1" b="65" e="65"/>
<c f="1" b="66" e="66"/>
<c f="1" b="67" e="66"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="73"/>
<c f="1" b="74" e="73"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="93"/>
<c f="1" b="112" e="112"/>
<c f="1" b="113" e="112"/>
</Comments>
<Macros>
<m f="1" bl="83" bc="3" el="83" ec="69"/>
<m f="1" bl="88" bc="5" el="89" ec="57"/>
<m f="1" bl="102" bc="3" el="102" ec="62"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="14" e="12"/>
<c f="2" b="25" e="25"/>
<c f="2" b="26" e="26"/>
<c f="2" b="27" e="27"/>
<c f="2" b="28" e="28"/>
<c f="2" b="29" e="28"/>
<c f="2" b="30" e="30"/>
<c f="2" b="31" e="30"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="31"/>
<c f="2" b="32" e="32"/>
<c f="2" b="34" e="34"/>
<c f="2" b="35" e="34"/>
<c f="2" b="41" e="41"/>
<c f="2" b="42" e="41"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="42"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="43"/>
<c f="2" b="44" e="44"/>
<c f="2" b="46" e="44"/>
<c f="2" b="57" e="57"/>
<c f="2" b="58" e="57"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="63"/>
<c f="2" b="64" e="63"/>
<c f="2" b="68" e="68"/>
<c f="2" b="69" e="69"/>
<c f="2" b="70" e="69"/>
<c f="2" b="72" e="72"/>
<c f="2" b="73" e="72"/>
<c f="2" b="75" e="75"/>
<c f="2" b="76" e="76"/>
<c f="2" b="77" e="76"/>
<c f="2" b="79" e="79"/>
<c f="2" b="80" e="80"/>
<c f="2" b="81" e="80"/>
<c f="2" b="83" e="83"/>
<c f="2" b="84" e="84"/>
<c f="2" b="85" e="84"/>
<c f="2" b="87" e="87"/>
<c f="2" b="88" e="88"/>
<c f="2" b="89" e="88"/>
<c f="2" b="91" e="91"/>
<c f="2" b="92" e="92"/>
<c f="2" b="93" e="92"/>
<c f="2" b="112" e="112"/>
<c f="2" b="113" e="113"/>
<c f="2" b="114" e="114"/>
<c f="2" b="115" e="114"/>
<c f="2" b="121" e="121"/>
<c f="2" b="122" e="121"/>
<c f="2" b="129" e="129"/>
<c f="2" b="130" e="130"/>
<c f="2" b="131" e="130"/>
<c f="2" b="133" e="133"/>
<c f="2" b="134" e="133"/>
<c f="2" b="137" e="137"/>
<c f="2" b="139" e="137"/>
</Comments>
<Macros>
<m f="2" bl="104" bc="5" el="105" ec="70"/>
</Macros>
<tun>
<ns name="llvm" id="8d3106597c32b172c14281d3ca7a27f5_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="21" lineend="137" original="">
<cr namespace="llvm" access="none" kind="class" name="StringRef" id="8d3106597c32b172c14281d3ca7a27f5_1025e290e4030296f4991e57e4952f33" file="2" linestart="23" lineend="23" previous="ef583de22ba87eab46cf25f9f267233d_1025e290e4030296f4991e57e4952f33"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="MCSubtargetInfo" id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000" file="2" linestart="29" lineend="135">
<cr access="public" kind="class" name="MCSubtargetInfo" id="8d3106597c32b172c14281d3ca7a27f5_1736591019fd8fc9107f0b10c184e372" file="2" linestart="29" lineend="29"/>
<fl name="TargetTriple" id="8d3106597c32b172c14281d3ca7a27f5_dbdb19929d5edbf28466903528185fc0" file="2" linestart="30" lineend="30" access="private" proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fl>
<fl name="ProcFeatures" id="8d3106597c32b172c14281d3ca7a27f5_f02d68d41e64bd4ce29870c4ce927126" file="2" linestart="31" lineend="31" isLiteral="true" access="private" proto="ArrayRef&lt;llvm::SubtargetFeatureKV&gt;">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</tss>
</fl>
<fl name="ProcDesc" id="8d3106597c32b172c14281d3ca7a27f5_4c9ed15d59f21c4ba963b90212caa900" file="2" linestart="32" lineend="32" isLiteral="true" access="private" proto="ArrayRef&lt;llvm::SubtargetFeatureKV&gt;">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</tss>
</fl>
<fl name="ProcSchedModels" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" file="2" linestart="35" lineend="35" isPtr="true" isLiteral="true" access="private" proto="const llvm::SubtargetInfoKV *">
<pt>
<QualType const="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_e459cd717b05e5ff94d0b2090fd2a5b0"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="WriteProcResTable" id="8d3106597c32b172c14281d3ca7a27f5_7a54802db0ffcfbe4350d46278130a2f" file="2" linestart="36" lineend="36" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCWriteProcResEntry *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_8e0dac4a30e6ce20b9e9f05e643cf2d4"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="WriteLatencyTable" id="8d3106597c32b172c14281d3ca7a27f5_cd2711638c57844792f02d64bfb90568" file="2" linestart="37" lineend="37" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCWriteLatencyEntry *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_03ea6e90b908aa8c7dae96f3a0a15f33"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="ReadAdvanceTable" id="8d3106597c32b172c14281d3ca7a27f5_e02a0d0ed3242dd6b5dbc47617fc1eb5" file="2" linestart="38" lineend="38" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCReadAdvanceEntry *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_868be9ee436da9d8d1e618a723387532"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="CPUSchedModel" id="8d3106597c32b172c14281d3ca7a27f5_021d619f931fde41c19577cfcf0615c0" file="2" linestart="39" lineend="39" isPtr="true" isLiteral="true" access="private" proto="const llvm::MCSchedModel *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="Stages" id="8d3106597c32b172c14281d3ca7a27f5_9e6b174f83261832977364851a0b1d74" file="2" linestart="41" lineend="41" isPtr="true" isLiteral="true" access="private" proto="const llvm::InstrStage *">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_fe22f869a2603458ac348fbb5009237c"/>
</rt>
</QualType>
</pt>
</fl>
<fl name="OperandCycles" id="8d3106597c32b172c14281d3ca7a27f5_cdcbae387b44efcdac2c0d8c677e9998" file="2" linestart="42" lineend="42" isPtr="true" isLiteral="true" access="private" proto="const unsigned int *">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
</fl>
<fl name="ForwardingPaths" id="8d3106597c32b172c14281d3ca7a27f5_0c55080fe01a43d39140284639d487fd" file="2" linestart="43" lineend="43" isPtr="true" isLiteral="true" access="private" proto="const unsigned int *">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
</fl>
<fl name="FeatureBits" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" file="2" linestart="44" lineend="44" isLiteral="true" access="private" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fl>
<Decl access="public"/>
<m name="InitMCSubtargetInfo" id="8d3106597c32b172c14281d3ca7a27f5_37bf5ef761292c438e0497de38f7f272" file="2" linestart="47" lineend="55" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="PF" proto="ArrayRef&lt;llvm::SubtargetFeatureKV&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="PD" proto="ArrayRef&lt;llvm::SubtargetFeatureKV&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="ProcSched" proto="const llvm::SubtargetInfoKV *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_e459cd717b05e5ff94d0b2090fd2a5b0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="WPR" proto="const llvm::MCWriteProcResEntry *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_8e0dac4a30e6ce20b9e9f05e643cf2d4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="WL" proto="const llvm::MCWriteLatencyEntry *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_03ea6e90b908aa8c7dae96f3a0a15f33"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="RA" proto="const llvm::MCReadAdvanceEntry *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_868be9ee436da9d8d1e618a723387532"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IS" proto="const llvm::InstrStage *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_fe22f869a2603458ac348fbb5009237c"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OC" proto="const unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FP" proto="const unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getTargetTriple" id="8d3106597c32b172c14281d3ca7a27f5_363db721757727a8674d216111655a7e" file="2" linestart="58" lineend="60" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::StringRef">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</fpt>
<Stmt>
<u lb="58" cb="37" le="60" ce="3">
<rx lb="59" cb="5" le="59" ce="12" pvirg="true">
<n10 lb="59" cb="5" le="59" ce="12">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="59" cb="12">
<exp pvirg="true"/>
<n32 lb="59" cb="12">
<n10 lb="59" cb="12">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_f65542d9c3508bbd2236074d105cb699"/>
<temp/>
<mex lb="59" cb="12" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_dbdb19929d5edbf28466903528185fc0" nm="TargetTriple" arrow="1">
<n19 lb="59" cb="12"/>
</mex>
</n10>
</n32>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="getFeatureBits" id="8d3106597c32b172c14281d3ca7a27f5_269cefbe1edf79c0d950a5b5a0b3e964" file="2" linestart="64" lineend="66" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<Stmt>
<u lb="64" cb="35" le="66" ce="3">
<rx lb="65" cb="5" le="65" ce="12" pvirg="true">
<n32 lb="65" cb="12">
<mex lb="65" cb="12" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="65" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="InitMCProcessorInfo" id="8d3106597c32b172c14281d3ca7a27f5_2fda7731ce7e5a9d7af00a0e4321f72e" file="2" linestart="70" lineend="70" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="InitCPUSchedModel" id="8d3106597c32b172c14281d3ca7a27f5_0f02c95f064eaf62f0cd0e634fefa5e8" file="2" linestart="73" lineend="73" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="ToggleFeature" id="8d3106597c32b172c14281d3ca7a27f5_0129bdc7477bbd180b9779f8756f7d05" file="2" linestart="77" lineend="77" access="public" hasbody="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="FB" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</m>
<m name="ToggleFeature" id="8d3106597c32b172c14281d3ca7a27f5_30d3184fa4bf4512adac60db9f3af263" file="2" linestart="81" lineend="81" access="public" hasbody="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSchedModelForCPU" id="8d3106597c32b172c14281d3ca7a27f5_b00c384fd71ed8c0049634b38f68788f" file="2" linestart="85" lineend="85" access="public" hasbody="true">
<fpt const="true" proto="const llvm::MCSchedModel *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getSchedModel" id="8d3106597c32b172c14281d3ca7a27f5_b4a9a7cb735bd8c667d92ee796c8c905" file="2" linestart="89" lineend="89" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCSchedModel *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="89" cb="45" le="89" ce="69">
<rx lb="89" cb="47" le="89" ce="54" pvirg="true">
<n32 lb="89" cb="54">
<mex lb="89" cb="54" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_021d619f931fde41c19577cfcf0615c0" nm="CPUSchedModel" arrow="1">
<n19 lb="89" cb="54"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getWriteProcResBegin" id="8d3106597c32b172c14281d3ca7a27f5_4d7fd4ca04297411f5fbd08d53445080" file="2" linestart="93" lineend="96" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCWriteProcResEntry *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_8e0dac4a30e6ce20b9e9f05e643cf2d4"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="SC" proto="const llvm::MCSchedClassDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_068b06872a956d19591d1c39a8e5a87f"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="94" cb="39" le="96" ce="3">
<rx lb="95" cb="5" le="95" ce="50" pvirg="true">
<uo lb="95" cb="12" le="95" ce="50" kind="&amp;">
<n2 lb="95" cb="13" le="95" ce="50">
<exp pvirg="true"/>
<n32 lb="95" cb="13">
<mex lb="95" cb="13" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_7a54802db0ffcfbe4350d46278130a2f" nm="WriteProcResTable" arrow="1">
<n19 lb="95" cb="13"/>
</mex>
</n32>
<n32 lb="95" cb="31" le="95" ce="35">
<mex lb="95" cb="31" le="95" ce="35" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_279fb5ab5413c558430a81e6da654203" nm="WriteProcResIdx" arrow="1">
<n32 lb="95" cb="31">
<drx lb="95" cb="31" kind="lvalue" nm="SC"/>
</n32>
</mex>
</n32>
</n2>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getWriteProcResEnd" id="8d3106597c32b172c14281d3ca7a27f5_938fa43523b3469e8a8355d742d9b11a" file="2" linestart="97" lineend="100" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCWriteProcResEntry *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_8e0dac4a30e6ce20b9e9f05e643cf2d4"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="SC" proto="const llvm::MCSchedClassDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_068b06872a956d19591d1c39a8e5a87f"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="98" cb="39" le="100" ce="3">
<rx lb="99" cb="5" le="99" ce="43" pvirg="true">
<xop lb="99" cb="12" le="99" ce="43" kind="+">
<mce lb="99" cb="12" le="99" ce="35" nbparm="1" id="8d3106597c32b172c14281d3ca7a27f5_4d7fd4ca04297411f5fbd08d53445080">
<exp pvirg="true"/>
<mex lb="99" cb="12" id="8d3106597c32b172c14281d3ca7a27f5_4d7fd4ca04297411f5fbd08d53445080" nm="getWriteProcResBegin" arrow="1">
<n19 lb="99" cb="12"/>
</mex>
<n32 lb="99" cb="33">
<drx lb="99" cb="33" kind="lvalue" nm="SC"/>
</n32>
</mce>
<n32 lb="99" cb="39" le="99" ce="43">
<mex lb="99" cb="39" le="99" ce="43" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_4bd7b8460ea40eb4e01494036f6f6bac" nm="NumWriteProcResEntries" arrow="1">
<n32 lb="99" cb="39">
<drx lb="99" cb="39" kind="lvalue" nm="SC"/>
</n32>
</mex>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="getWriteLatencyEntry" id="8d3106597c32b172c14281d3ca7a27f5_ad0e9ef6c20a3873893b8eee9b4b1c44" file="2" linestart="102" lineend="108" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCWriteLatencyEntry *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_03ea6e90b908aa8c7dae96f3a0a15f33"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="SC" proto="const llvm::MCSchedClassDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_068b06872a956d19591d1c39a8e5a87f"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="DefIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="103" cb="74" le="108" ce="3">
<ocast lb="104" cb="5" le="104" ce="5">
<bt name="void"/>
<n46 lb="104" cb="5" le="104" ce="5">
<exp pvirg="true"/>
<xop lb="104" cb="5" le="104" ce="5" kind="||">
<n46 lb="104" cb="5" le="104" ce="5">
<exp pvirg="true"/>
<uo lb="104" cb="5" le="104" ce="5" kind="!">
<uo lb="104" cb="5" le="104" ce="5" kind="!">
<n46 lb="104" cb="5" le="104" ce="5">
<exp pvirg="true"/>
<xop lb="104" cb="5" le="104" ce="5" kind="&amp;&amp;">
<xop lb="104" cb="5" le="104" ce="5" kind="&lt;">
<n32 lb="104" cb="5">
<drx lb="104" cb="5" kind="lvalue" nm="DefIdx"/>
</n32>
<n32 lb="104" cb="5" le="104" ce="5">
<mex lb="104" cb="5" le="104" ce="5" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_cd38b37e4ccd4831a41a1f58bd3cf62b" nm="NumWriteLatencyEntries" arrow="1">
<n32 lb="104" cb="5">
<drx lb="104" cb="5" kind="lvalue" nm="SC"/>
</n32>
</mex>
</n32>
</xop>
<n32 lb="104" cb="5">
<n32 lb="104" cb="5">
<n52 lb="104" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="104" cb="5" le="104" ce="5">
<n46 lb="104" cb="5" le="104" ce="5">
<exp pvirg="true"/>
<xop lb="104" cb="5" le="104" ce="5" kind=",">
<ce lb="104" cb="5" le="104" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="104" cb="5">
<drx lb="104" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="104" cb="5">
<n52 lb="104" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="104" cb="5">
<n52 lb="104" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="104" cb="5">
<n45 lb="104" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="104" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="107" cb="5" le="107" ce="59" pvirg="true">
<uo lb="107" cb="12" le="107" ce="59" kind="&amp;">
<n2 lb="107" cb="13" le="107" ce="59">
<exp pvirg="true"/>
<n32 lb="107" cb="13">
<mex lb="107" cb="13" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_cd2711638c57844792f02d64bfb90568" nm="WriteLatencyTable" arrow="1">
<n19 lb="107" cb="13"/>
</mex>
</n32>
<xop lb="107" cb="31" le="107" ce="53" kind="+">
<n32 lb="107" cb="31" le="107" ce="35">
<mex lb="107" cb="31" le="107" ce="35" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_8cc1325bfb96558ad0cb0923e9159f74" nm="WriteLatencyIdx" arrow="1">
<n32 lb="107" cb="31">
<drx lb="107" cb="31" kind="lvalue" nm="SC"/>
</n32>
</mex>
</n32>
<n32 lb="107" cb="53">
<drx lb="107" cb="53" kind="lvalue" nm="DefIdx"/>
</n32>
</xop>
</n2>
</uo>
</rx>
</u>

</Stmt>
</m>
<m name="getReadAdvanceCycles" id="8d3106597c32b172c14281d3ca7a27f5_4265e96a8df30b1967af4308a8f5a3ab" file="2" linestart="110" lineend="127" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="SC" proto="const llvm::MCSchedClassDesc *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_068b06872a956d19591d1c39a8e5a87f"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="UseIdx" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="WriteResID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="111" cb="55" le="127" ce="3">
<fx lb="115" cb="5" le="125" ce="5">
<dst lb="115" cb="10" le="116" ce="46">
<exp pvirg="true"/>
<Var nm="I">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_868be9ee436da9d8d1e618a723387532"/>
</rt>
</QualType>
</pt>
<uo lb="115" cb="40" le="115" ce="76" kind="&amp;">
<n2 lb="115" cb="41" le="115" ce="76">
<exp pvirg="true"/>
<n32 lb="115" cb="41">
<mex lb="115" cb="41" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e02a0d0ed3242dd6b5dbc47617fc1eb5" nm="ReadAdvanceTable" arrow="1">
<n19 lb="115" cb="41"/>
</mex>
</n32>
<n32 lb="115" cb="58" le="115" ce="62">
<mex lb="115" cb="58" le="115" ce="62" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_eeee60f8fc97271179cf9bc706030961" nm="ReadAdvanceIdx" arrow="1">
<n32 lb="115" cb="58">
<drx lb="115" cb="58" kind="lvalue" nm="SC"/>
</n32>
</mex>
</n32>
</n2>
</uo>
</Var>
<Var nm="E" virg="true">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_868be9ee436da9d8d1e618a723387532"/>
</rt>
</QualType>
</pt>
<xop lb="116" cb="17" le="116" ce="25" kind="+">
<n32 lb="116" cb="17">
<drx lb="116" cb="17" kind="lvalue" nm="I"/>
</n32>
<n32 lb="116" cb="21" le="116" ce="25">
<mex lb="116" cb="21" le="116" ce="25" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_9650d4290bea6e1feaf17420ca425ded" nm="NumReadAdvanceEntries" arrow="1">
<n32 lb="116" cb="21">
<drx lb="116" cb="21" kind="lvalue" nm="SC"/>
</n32>
</mex>
</n32>
</xop>
</Var>
</dst>
<xop lb="116" cb="48" le="116" ce="53" kind="!=">
<n32 lb="116" cb="48">
<drx lb="116" cb="48" kind="lvalue" nm="I"/>
</n32>
<n32 lb="116" cb="53">
<drx lb="116" cb="53" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="116" cb="56" le="116" ce="58" kind="++">
<drx lb="116" cb="58" kind="lvalue" nm="I"/>
</uo>
<u lb="116" cb="61" le="125" ce="5">
<if lb="117" cb="7" le="118" ce="9">
<xop lb="117" cb="11" le="117" ce="23" kind="&lt;">
<n32 lb="117" cb="11" le="117" ce="14">
<mex lb="117" cb="11" le="117" ce="14" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_7836c29c34df3b2b8e62ca43b3946bac" nm="UseIdx" arrow="1">
<n32 lb="117" cb="11">
<drx lb="117" cb="11" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
<n32 lb="117" cb="23">
<drx lb="117" cb="23" kind="lvalue" nm="UseIdx"/>
</n32>
</xop>
<cns lb="118" cb="9"/>
</if>
<if lb="119" cb="7" le="120" ce="9">
<xop lb="119" cb="11" le="119" ce="23" kind="&gt;">
<n32 lb="119" cb="11" le="119" ce="14">
<mex lb="119" cb="11" le="119" ce="14" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_7836c29c34df3b2b8e62ca43b3946bac" nm="UseIdx" arrow="1">
<n32 lb="119" cb="11">
<drx lb="119" cb="11" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
<n32 lb="119" cb="23">
<drx lb="119" cb="23" kind="lvalue" nm="UseIdx"/>
</n32>
</xop>
<bks lb="120" cb="9"/>
</if>
<if lb="122" cb="7" le="124" ce="7">
<xop lb="122" cb="11" le="122" ce="56" kind="||">
<uo lb="122" cb="11" le="122" ce="15" kind="!">
<n32 lb="122" cb="12" le="122" ce="15">
<n32 lb="122" cb="12" le="122" ce="15">
<mex lb="122" cb="12" le="122" ce="15" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_fdc20ce53cee49b427e4adbdcfba48f7" nm="WriteResourceID" arrow="1">
<n32 lb="122" cb="12">
<drx lb="122" cb="12" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
</n32>
</uo>
<xop lb="122" cb="34" le="122" ce="56" kind="==">
<n32 lb="122" cb="34" le="122" ce="37">
<mex lb="122" cb="34" le="122" ce="37" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_fdc20ce53cee49b427e4adbdcfba48f7" nm="WriteResourceID" arrow="1">
<n32 lb="122" cb="34">
<drx lb="122" cb="34" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
<n32 lb="122" cb="56">
<drx lb="122" cb="56" kind="lvalue" nm="WriteResID"/>
</n32>
</xop>
</xop>
<u lb="122" cb="68" le="124" ce="7">
<rx lb="123" cb="9" le="123" ce="19" pvirg="true">
<n32 lb="123" cb="16" le="123" ce="19">
<mex lb="123" cb="16" le="123" ce="19" kind="lvalue" id="85f760b23bda1d3803f26693a8f98c1c_fa2e859b48ee6bc2483d365eebbd12e1" nm="Cycles" arrow="1">
<n32 lb="123" cb="16">
<drx lb="123" cb="16" kind="lvalue" nm="I"/>
</n32>
</mex>
</n32>
</rx>
</u>
</if>
</u>
</fx>
<rx lb="126" cb="5" le="126" ce="12" pvirg="true">
<n45 lb="126" cb="12">
<flit/>
</n45>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrItineraryForCPU" id="8d3106597c32b172c14281d3ca7a27f5_437d8ef3ccb6bc2a423bf13d3a0cb296" file="2" linestart="131" lineend="131" access="public" hasbody="true">
<fpt const="true" proto="llvm::InstrItineraryData">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="initInstrItins" id="8d3106597c32b172c14281d3ca7a27f5_1362d73a7a89f70e63ef8b6cd0839871" file="2" linestart="134" lineend="134" access="public" hasbody="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="InstrItins" proto="llvm::InstrItineraryData &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="8d3106597c32b172c14281d3ca7a27f5_4373665a20713d6ecc4a7d8ead4a28fe" file="2" linestart="29" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCSubtargetInfo &amp;">
<lrf>
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::MCSubtargetInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="8d3106597c32b172c14281d3ca7a27f5_189522f712d9077af9795e5a901e6417" file="2" linestart="29" implicit="true" operator="true" access="public" inline="true">
<fpt proto="llvm::MCSubtargetInfo &amp;">
<lrf>
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</lrf>
<exception_specifiers nothrow="true"/>
</fpt>
<p name="" proto="llvm::MCSubtargetInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="8d3106597c32b172c14281d3ca7a27f5_85fb6388fd852e64748b49bf30717000"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</m>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="41ef1fc044febb32a8a825a4f874df06_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="18" lineend="18"/>
<v name="DefaultSchedModel" proto="llvm::MCSchedModel" id="41ef1fc044febb32a8a825a4f874df06_650aff845f5d1852d0c47d3bdf42fa77" file="1" linestart="20" lineend="20" previous="85f760b23bda1d3803f26693a8f98c1c_650aff845f5d1852d0c47d3bdf42fa77" storage="static" init="true" access2="public">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
<Stmt>
<n10 lb="20" cb="28">
<typeptr id="85f760b23bda1d3803f26693a8f98c1c_b2bd8ab2263c83645b02e57d011c41d1"/>
<temp/>
</n10>

</Stmt>
</v>
<m name="InitMCProcessorInfo" id="41ef1fc044febb32a8a825a4f874df06_2fda7731ce7e5a9d7af00a0e4321f72e" file="1" linestart="24" lineend="29" previous="8d3106597c32b172c14281d3ca7a27f5_2fda7731ce7e5a9d7af00a0e4321f72e" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="25" cb="67" le="29" ce="1">
<dst lb="26" cb="3" le="26" ce="33">
<exp pvirg="true"/>
<Var nm="Features" value="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_de05bca216f77a17f51d7c3e4ea6131f"/>
</rt>
<n10 lb="26" cb="21" le="26" ce="32">
<typeptr id="ef583de22ba87eab46cf25f9f267233d_40acbf07256388ffa36698d9f90be8b1"/>
<temp/>
<n10 lb="26" cb="30">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="26" cb="30">
<drx lb="26" cb="30" kind="lvalue" nm="FS"/>
</n32>
</n10>
</n10>
</Var>
</dst>
<xop lb="27" cb="3" le="27" ce="68" kind="=">
<mex lb="27" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="27" cb="3"/>
</mex>
<mce lb="27" cb="17" le="27" ce="68" nbparm="3" id="ef583de22ba87eab46cf25f9f267233d_66dae45cbda4a6c639512bb4fc90c6c4">
<exp pvirg="true"/>
<mex lb="27" cb="17" le="27" ce="26" id="ef583de22ba87eab46cf25f9f267233d_66dae45cbda4a6c639512bb4fc90c6c4" nm="getFeatureBits" point="1">
<drx lb="27" cb="17" kind="lvalue" nm="Features"/>
</mex>
<n10 lb="27" cb="41">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="27" cb="41">
<drx lb="27" cb="41" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="27" cb="46">
<typeptr id="113b416902e0259d6681229a46a0de40_59c9244dffe0d2ad44623db53ed7b7cc">
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="27" cb="46">
<mex lb="27" cb="46" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_4c9ed15d59f21c4ba963b90212caa900" nm="ProcDesc" arrow="1">
<n19 lb="27" cb="46"/>
</mex>
</n32>
</n10>
<n10 lb="27" cb="56">
<typeptr id="113b416902e0259d6681229a46a0de40_59c9244dffe0d2ad44623db53ed7b7cc">
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="27" cb="56">
<mex lb="27" cb="56" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_f02d68d41e64bd4ce29870c4ce927126" nm="ProcFeatures" arrow="1">
<n19 lb="27" cb="56"/>
</mex>
</n32>
</n10>
</mce>
</xop>
<mce lb="28" cb="3" le="28" ce="24" nbparm="1" id="8d3106597c32b172c14281d3ca7a27f5_0f02c95f064eaf62f0cd0e634fefa5e8">
<exp pvirg="true"/>
<mex lb="28" cb="3" id="8d3106597c32b172c14281d3ca7a27f5_0f02c95f064eaf62f0cd0e634fefa5e8" nm="InitCPUSchedModel" arrow="1">
<n19 lb="28" cb="3"/>
</mex>
<n10 lb="28" cb="21">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="28" cb="21">
<drx lb="28" cb="21" kind="lvalue" nm="CPU"/>
</n32>
</n10>
</mce>
</u>

</Stmt>
</m>
<m name="InitCPUSchedModel" id="41ef1fc044febb32a8a825a4f874df06_0f02c95f064eaf62f0cd0e634fefa5e8" file="1" linestart="31" lineend="37" previous="8d3106597c32b172c14281d3ca7a27f5_0f02c95f064eaf62f0cd0e634fefa5e8" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="32" cb="51" le="37" ce="1">
<if lb="33" cb="3" le="36" ce="36" else="true" elselb="36" elsecb="5">
<uo lb="33" cb="7" le="33" ce="18" kind="!">
<mce lb="33" cb="8" le="33" ce="18" nbparm="0" id="6f9d54688deb2fea7e6a760a21186275_ee2fb52dd19cddefd57acf0c11065bea">
<exp pvirg="true"/>
<mex lb="33" cb="8" le="33" ce="12" id="6f9d54688deb2fea7e6a760a21186275_ee2fb52dd19cddefd57acf0c11065bea" nm="empty" point="1">
<n32 lb="33" cb="8">
<drx lb="33" cb="8" kind="lvalue" nm="CPU"/>
</n32>
</mex>
</mce>
</uo>
<xop lb="34" cb="5" le="34" ce="44" kind="=">
<mex lb="34" cb="5" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_021d619f931fde41c19577cfcf0615c0" nm="CPUSchedModel" arrow="1">
<n19 lb="34" cb="5"/>
</mex>
<mce lb="34" cb="21" le="34" ce="44" nbparm="1" id="8d3106597c32b172c14281d3ca7a27f5_b00c384fd71ed8c0049634b38f68788f">
<exp pvirg="true"/>
<mex lb="34" cb="21" id="8d3106597c32b172c14281d3ca7a27f5_b00c384fd71ed8c0049634b38f68788f" nm="getSchedModelForCPU" arrow="1">
<n32 lb="34" cb="21">
<n19 lb="34" cb="21"/>
</n32>
</mex>
<n10 lb="34" cb="41">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="34" cb="41">
<drx lb="34" cb="41" kind="lvalue" nm="CPU"/>
</n32>
</n10>
</mce>
</xop>
<xop lb="36" cb="5" le="36" ce="36" kind="=">
<mex lb="36" cb="5" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_021d619f931fde41c19577cfcf0615c0" nm="CPUSchedModel" arrow="1">
<n19 lb="36" cb="5"/>
</mex>
<n32 lb="36" cb="21" le="36" ce="36">
<uo lb="36" cb="21" le="36" ce="36" kind="&amp;">
<drx lb="36" cb="22" le="36" ce="36" kind="lvalue" id="41ef1fc044febb32a8a825a4f874df06_650aff845f5d1852d0c47d3bdf42fa77" nm="DefaultSchedModel"/>
</uo>
</n32>
</xop>
</if>
</u>

</Stmt>
</m>
<m name="InitMCSubtargetInfo" id="41ef1fc044febb32a8a825a4f874df06_37bf5ef761292c438e0497de38f7f272" file="1" linestart="39" lineend="63" previous="8d3106597c32b172c14281d3ca7a27f5_37bf5ef761292c438e0497de38f7f272" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="PF" proto="ArrayRef&lt;llvm::SubtargetFeatureKV&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="PD" proto="ArrayRef&lt;llvm::SubtargetFeatureKV&gt;" isLiteral="true" access2="none">
<tss>
<templatebase id="113b416902e0259d6681229a46a0de40_9196a70d687392c7cc4c8aa003d5e4fe"/>
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</tss>
<Stmt>

</Stmt>
</p>
<p name="ProcSched" proto="const llvm::SubtargetInfoKV *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_e459cd717b05e5ff94d0b2090fd2a5b0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="WPR" proto="const llvm::MCWriteProcResEntry *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_8e0dac4a30e6ce20b9e9f05e643cf2d4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="WL" proto="const llvm::MCWriteLatencyEntry *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_03ea6e90b908aa8c7dae96f3a0a15f33"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="RA" proto="const llvm::MCReadAdvanceEntry *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_868be9ee436da9d8d1e618a723387532"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IS" proto="const llvm::InstrStage *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_fe22f869a2603458ac348fbb5009237c"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="OC" proto="const unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FP" proto="const unsigned int *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="unsigned int"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="49" cb="58" le="63" ce="1">
<n37 lb="50" cb="3" le="50" ce="18">
<ocx lb="50" cb="3" le="50" ce="18" nbparm="2" id="f2e96efeaba09e7d8921632d675962d4_8208dba780d5e51414b5f3b597a067dd">
<exp pvirg="true"/>
<n32 lb="50" cb="16">
<drx lb="50" cb="16" kind="lvalue" id="f2e96efeaba09e7d8921632d675962d4_8208dba780d5e51414b5f3b597a067dd" nm="operator="/>
</n32>
<mex lb="50" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_dbdb19929d5edbf28466903528185fc0" nm="TargetTriple" arrow="1">
<n19 lb="50" cb="3"/>
</mex>
<mte lb="50" cb="18">
<exp pvirg="true"/>
<n8 lb="50" cb="18" >
<temp/>
<n32 lb="50" cb="18">
<mce lb="50" cb="18" nbparm="0" id="6f9d54688deb2fea7e6a760a21186275_681d039ead263eaf5ac41c59e98e33d6">
<exp pvirg="true"/>
<mex lb="50" cb="18" id="6f9d54688deb2fea7e6a760a21186275_681d039ead263eaf5ac41c59e98e33d6" nm="operator basic_string" point="1">
<n32 lb="50" cb="18">
<drx lb="50" cb="18" kind="lvalue" nm="TT"/>
</n32>
</mex>
</mce>
</n32>
</n8>
</mte>
</ocx>
</n37>
<ocx lb="51" cb="3" le="51" ce="18" nbparm="2" id="113b416902e0259d6681229a46a0de40_867175f02b3dfa29bd017284b172c1cc">
<exp pvirg="true"/>
<n32 lb="51" cb="16">
<drx lb="51" cb="16" kind="lvalue" id="113b416902e0259d6681229a46a0de40_867175f02b3dfa29bd017284b172c1cc" nm="operator="/>
</n32>
<mex lb="51" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_f02d68d41e64bd4ce29870c4ce927126" nm="ProcFeatures" arrow="1">
<n19 lb="51" cb="3"/>
</mex>
<n32 lb="51" cb="18">
<drx lb="51" cb="18" kind="lvalue" nm="PF"/>
</n32>
</ocx>
<ocx lb="52" cb="3" le="52" ce="14" nbparm="2" id="113b416902e0259d6681229a46a0de40_867175f02b3dfa29bd017284b172c1cc">
<exp pvirg="true"/>
<n32 lb="52" cb="12">
<drx lb="52" cb="12" kind="lvalue" id="113b416902e0259d6681229a46a0de40_867175f02b3dfa29bd017284b172c1cc" nm="operator="/>
</n32>
<mex lb="52" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_4c9ed15d59f21c4ba963b90212caa900" nm="ProcDesc" arrow="1">
<n19 lb="52" cb="3"/>
</mex>
<n32 lb="52" cb="14">
<drx lb="52" cb="14" kind="lvalue" nm="PD"/>
</n32>
</ocx>
<xop lb="53" cb="3" le="53" ce="21" kind="=">
<mex lb="53" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="53" cb="3"/>
</mex>
<n32 lb="53" cb="21">
<drx lb="53" cb="21" kind="lvalue" nm="ProcSched"/>
</n32>
</xop>
<xop lb="54" cb="3" le="54" ce="23" kind="=">
<mex lb="54" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_7a54802db0ffcfbe4350d46278130a2f" nm="WriteProcResTable" arrow="1">
<n19 lb="54" cb="3"/>
</mex>
<n32 lb="54" cb="23">
<drx lb="54" cb="23" kind="lvalue" nm="WPR"/>
</n32>
</xop>
<xop lb="55" cb="3" le="55" ce="23" kind="=">
<mex lb="55" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_cd2711638c57844792f02d64bfb90568" nm="WriteLatencyTable" arrow="1">
<n19 lb="55" cb="3"/>
</mex>
<n32 lb="55" cb="23">
<drx lb="55" cb="23" kind="lvalue" nm="WL"/>
</n32>
</xop>
<xop lb="56" cb="3" le="56" ce="22" kind="=">
<mex lb="56" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e02a0d0ed3242dd6b5dbc47617fc1eb5" nm="ReadAdvanceTable" arrow="1">
<n19 lb="56" cb="3"/>
</mex>
<n32 lb="56" cb="22">
<drx lb="56" cb="22" kind="lvalue" nm="RA"/>
</n32>
</xop>
<xop lb="58" cb="3" le="58" ce="12" kind="=">
<mex lb="58" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_9e6b174f83261832977364851a0b1d74" nm="Stages" arrow="1">
<n19 lb="58" cb="3"/>
</mex>
<n32 lb="58" cb="12">
<drx lb="58" cb="12" kind="lvalue" nm="IS"/>
</n32>
</xop>
<xop lb="59" cb="3" le="59" ce="19" kind="=">
<mex lb="59" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_cdcbae387b44efcdac2c0d8c677e9998" nm="OperandCycles" arrow="1">
<n19 lb="59" cb="3"/>
</mex>
<n32 lb="59" cb="19">
<drx lb="59" cb="19" kind="lvalue" nm="OC"/>
</n32>
</xop>
<xop lb="60" cb="3" le="60" ce="21" kind="=">
<mex lb="60" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_0c55080fe01a43d39140284639d487fd" nm="ForwardingPaths" arrow="1">
<n19 lb="60" cb="3"/>
</mex>
<n32 lb="60" cb="21">
<drx lb="60" cb="21" kind="lvalue" nm="FP"/>
</n32>
</xop>
<mce lb="62" cb="3" le="62" ce="30" nbparm="2" id="8d3106597c32b172c14281d3ca7a27f5_2fda7731ce7e5a9d7af00a0e4321f72e">
<exp pvirg="true"/>
<mex lb="62" cb="3" id="8d3106597c32b172c14281d3ca7a27f5_2fda7731ce7e5a9d7af00a0e4321f72e" nm="InitMCProcessorInfo" arrow="1">
<n19 lb="62" cb="3"/>
</mex>
<n10 lb="62" cb="23">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="62" cb="23">
<drx lb="62" cb="23" kind="lvalue" nm="CPU"/>
</n32>
</n10>
<n10 lb="62" cb="28">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="62" cb="28">
<drx lb="62" cb="28" kind="lvalue" nm="FS"/>
</n32>
</n10>
</mce>
</u>

</Stmt>
</m>
<m name="ToggleFeature" id="41ef1fc044febb32a8a825a4f874df06_0129bdc7477bbd180b9779f8756f7d05" file="1" linestart="67" lineend="70" previous="8d3106597c32b172c14281d3ca7a27f5_0129bdc7477bbd180b9779f8756f7d05" access="public" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="FB" proto="uint64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="67" cb="54" le="70" ce="1">
<cao lb="68" cb="3" le="68" ce="18" kind="^=">
<mex lb="68" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="68" cb="3"/>
</mex>
<n32 lb="68" cb="18">
<drx lb="68" cb="18" kind="lvalue" nm="FB"/>
</n32>
</cao>
<rx lb="69" cb="3" le="69" ce="10" pvirg="true">
<n32 lb="69" cb="10">
<mex lb="69" cb="10" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="69" cb="10"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="ToggleFeature" id="41ef1fc044febb32a8a825a4f874df06_30d3184fa4bf4512adac60db9f3af263" file="1" linestart="74" lineend="78" previous="8d3106597c32b172c14281d3ca7a27f5_30d3184fa4bf4512adac60db9f3af263" access="public" hasbody="true" isdef="true">
<fpt proto="uint64_t">
<Tdef>
<bt name="unsigned long long"/>
</Tdef>
</fpt>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="74" cb="55" le="78" ce="1">
<dst lb="75" cb="3" le="75" ce="29">
<exp pvirg="true"/>
<Var nm="Features" value="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_de05bca216f77a17f51d7c3e4ea6131f"/>
</rt>
<n10 lb="75" cb="21">
<typeptr id="ef583de22ba87eab46cf25f9f267233d_40acbf07256388ffa36698d9f90be8b1"/>
<temp/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</Var>
</dst>
<xop lb="76" cb="3" le="76" ce="69" kind="=">
<mex lb="76" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="76" cb="3"/>
</mex>
<mce lb="76" cb="17" le="76" ce="69" nbparm="3" id="ef583de22ba87eab46cf25f9f267233d_499f822b1b70580682d2e9c02df93cbd">
<exp pvirg="true"/>
<mex lb="76" cb="17" le="76" ce="26" id="ef583de22ba87eab46cf25f9f267233d_499f822b1b70580682d2e9c02df93cbd" nm="ToggleFeature" point="1">
<drx lb="76" cb="17" kind="lvalue" nm="Features"/>
</mex>
<n32 lb="76" cb="40">
<mex lb="76" cb="40" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="76" cb="40"/>
</mex>
</n32>
<n10 lb="76" cb="53">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="76" cb="53">
<drx lb="76" cb="53" kind="lvalue" nm="FS"/>
</n32>
</n10>
<n10 lb="76" cb="57">
<typeptr id="113b416902e0259d6681229a46a0de40_59c9244dffe0d2ad44623db53ed7b7cc">
<template_arguments>
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_b88c77323fe98542bd50326558536cc4"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="76" cb="57">
<mex lb="76" cb="57" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_f02d68d41e64bd4ce29870c4ce927126" nm="ProcFeatures" arrow="1">
<n19 lb="76" cb="57"/>
</mex>
</n32>
</n10>
</mce>
</xop>
<rx lb="77" cb="3" le="77" ce="10" pvirg="true">
<n32 lb="77" cb="10">
<mex lb="77" cb="10" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_e462d8ac5e317f5488d166d9b002bdf7" nm="FeatureBits" arrow="1">
<n19 lb="77" cb="10"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSchedModelForCPU" id="41ef1fc044febb32a8a825a4f874df06_b00c384fd71ed8c0049634b38f68788f" file="1" linestart="81" lineend="104" previous="8d3106597c32b172c14281d3ca7a27f5_b00c384fd71ed8c0049634b38f68788f" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::MCSchedModel *">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="82" cb="59" le="104" ce="1">
<ocast lb="83" cb="3" le="83" ce="3">
<bt name="void"/>
<n46 lb="83" cb="3" le="83" ce="3">
<exp pvirg="true"/>
<xop lb="83" cb="3" le="83" ce="3" kind="||">
<n46 lb="83" cb="3" le="83" ce="3">
<exp pvirg="true"/>
<uo lb="83" cb="3" le="83" ce="3" kind="!">
<uo lb="83" cb="3" le="83" ce="3" kind="!">
<n46 lb="83" cb="3" le="83" ce="3">
<exp pvirg="true"/>
<xop lb="83" cb="3" le="83" ce="3" kind="&amp;&amp;">
<n32 lb="83" cb="3">
<n32 lb="83" cb="3">
<mex lb="83" cb="3" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="83" cb="3"/>
</mex>
</n32>
</n32>
<n32 lb="83" cb="3">
<n32 lb="83" cb="3">
<n52 lb="83" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="83" cb="3" le="83" ce="3">
<n46 lb="83" cb="3" le="83" ce="3">
<exp pvirg="true"/>
<xop lb="83" cb="3" le="83" ce="3" kind=",">
<ce lb="83" cb="3" le="83" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="83" cb="3">
<drx lb="83" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="83" cb="3">
<n52 lb="83" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="83" cb="3">
<n52 lb="83" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="83" cb="3">
<n45 lb="83" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="83" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="85" cb="3" le="85" ce="38">
<exp pvirg="true"/>
<Var nm="NumProcs" value="true">
<bt name="unsigned int"/>
<mce lb="85" cb="23" le="85" ce="37" nbparm="0" id="113b416902e0259d6681229a46a0de40_631ed6fc4effb686c3ac57c93b3712f6">
<exp pvirg="true"/>
<mex lb="85" cb="23" le="85" ce="32" id="113b416902e0259d6681229a46a0de40_631ed6fc4effb686c3ac57c93b3712f6" nm="size" point="1">
<mex lb="85" cb="23" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_4c9ed15d59f21c4ba963b90212caa900" nm="ProcDesc" arrow="1">
<n19 lb="85" cb="23"/>
</mex>
</mex>
</mce>
</Var>
</dst>
<fx lb="87" cb="3" le="90" ce="3">
<dst lb="87" cb="8" le="87" ce="20">
<exp pvirg="true"/>
<Var nm="i" value="true">
<Tdef>
<bt name="unsigned int"/>
</Tdef>
<n32 lb="87" cb="19">
<n45 lb="87" cb="19">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="87" cb="22" le="87" ce="26" kind="&lt;">
<n32 lb="87" cb="22">
<drx lb="87" cb="22" kind="lvalue" nm="i"/>
</n32>
<n32 lb="87" cb="26">
<drx lb="87" cb="26" kind="lvalue" nm="NumProcs"/>
</n32>
</xop>
<uo lb="87" cb="36" le="87" ce="37" kind="++">
<drx lb="87" cb="36" kind="lvalue" nm="i"/>
</uo>
<u lb="87" cb="41" le="90" ce="3">
<ocast lb="88" cb="5" le="88" ce="5">
<bt name="void"/>
<n46 lb="88" cb="5" le="88" ce="5">
<exp pvirg="true"/>
<xop lb="88" cb="5" le="88" ce="5" kind="||">
<n46 lb="88" cb="5" le="88" ce="5">
<exp pvirg="true"/>
<uo lb="88" cb="5" le="88" ce="5" kind="!">
<uo lb="88" cb="5" le="88" ce="5" kind="!">
<n46 lb="88" cb="5" le="88" ce="5">
<exp pvirg="true"/>
<xop lb="88" cb="5" le="88" ce="5" kind="&amp;&amp;">
<xop lb="88" cb="5" le="88" ce="5" kind="&lt;">
<ce lb="88" cb="5" le="88" ce="5" nbparm="2" id="4943a312e91e60daa3d01ddadf69e920_2dee96ea55dc08b88a4eec4934b9bb36">
<exp pvirg="true"/>
<n32 lb="88" cb="5">
<drx lb="88" cb="5" kind="lvalue" id="4943a312e91e60daa3d01ddadf69e920_2dee96ea55dc08b88a4eec4934b9bb36" nm="strcmp"/>
</n32>
<n32 lb="88" cb="5" le="88" ce="5">
<mex lb="88" cb="5" le="88" ce="5" kind="lvalue" id="ef583de22ba87eab46cf25f9f267233d_c01bb3f4aaa2f17fb89c1bf966adc9ab" nm="Key" point="1">
<n2 lb="88" cb="5" le="88" ce="5">
<exp pvirg="true"/>
<n32 lb="88" cb="5">
<mex lb="88" cb="5" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="88" cb="5"/>
</mex>
</n32>
<xop lb="88" cb="5" le="88" ce="5" kind="-">
<n32 lb="88" cb="5">
<drx lb="88" cb="5" kind="lvalue" nm="i"/>
</n32>
<n32 lb="88" cb="5">
<n45 lb="88" cb="5"/>
</n32>
</xop>
</n2>
</mex>
</n32>
<n32 lb="88" cb="5" le="88" ce="5">
<mex lb="88" cb="5" le="88" ce="5" kind="lvalue" id="ef583de22ba87eab46cf25f9f267233d_c01bb3f4aaa2f17fb89c1bf966adc9ab" nm="Key" point="1">
<n2 lb="88" cb="5" le="88" ce="5">
<exp pvirg="true"/>
<n32 lb="88" cb="5">
<mex lb="88" cb="5" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="88" cb="5"/>
</mex>
</n32>
<n32 lb="88" cb="5">
<drx lb="88" cb="5" kind="lvalue" nm="i"/>
</n32>
</n2>
</mex>
</n32>
</ce>
<n45 lb="88" cb="5"/>
</xop>
<n32 lb="88" cb="5">
<n32 lb="88" cb="5">
<n52 lb="88" cb="5">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="88" cb="5" le="88" ce="5">
<n46 lb="88" cb="5" le="88" ce="5">
<exp pvirg="true"/>
<xop lb="88" cb="5" le="88" ce="5" kind=",">
<ce lb="88" cb="5" le="88" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="88" cb="5">
<drx lb="88" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="88" cb="5">
<n52 lb="88" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="88" cb="5">
<n52 lb="88" cb="5"/>
</n32>
<n32 lb="88" cb="5">
<n45 lb="88" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="88" cb="5"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
</u>
</fx>
<dst lb="94" cb="3" le="95" ce="69">
<exp pvirg="true"/>
<Var nm="Found">
<pt>
<QualType const="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_e459cd717b05e5ff94d0b2090fd2a5b0"/>
</rt>
</QualType>
</pt>
<ce lb="95" cb="5" le="95" ce="68" nbparm="3" id="94a7e75d7a66258cfa0b786887370f56_46ad7210eb2a4f81330470d926c49e71">
<exp pvirg="true"/>
<n32 lb="95" cb="5" le="95" ce="10">
<drx lb="95" cb="5" le="95" ce="10" kind="lvalue" id="94a7e75d7a66258cfa0b786887370f56_46ad7210eb2a4f81330470d926c49e71" nm="lower_bound">
<template_arguments>
<pt>
<QualType const="true">
<rt>
<cr id="ef583de22ba87eab46cf25f9f267233d_e459cd717b05e5ff94d0b2090fd2a5b0"/>
</rt>
</QualType>
</pt>
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</template_arguments>
</drx>
</n32>
<n32 lb="95" cb="22">
<mex lb="95" cb="22" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="95" cb="22"/>
</mex>
</n32>
<xop lb="95" cb="39" le="95" ce="55" kind="+">
<n32 lb="95" cb="39">
<mex lb="95" cb="39" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="95" cb="39"/>
</mex>
</n32>
<n32 lb="95" cb="55">
<drx lb="95" cb="55" kind="lvalue" nm="NumProcs"/>
</n32>
</xop>
<n32 lb="95" cb="65">
<drx lb="95" cb="65" kind="lvalue" nm="CPU"/>
</n32>
</ce>
</Var>
</dst>
<if lb="96" cb="3" le="101" ce="3">
<xop lb="96" cb="7" le="96" ce="69" kind="||">
<xop lb="96" cb="7" le="96" ce="32" kind="==">
<n32 lb="96" cb="7">
<drx lb="96" cb="7" kind="lvalue" nm="Found"/>
</n32>
<xop lb="96" cb="16" le="96" ce="32" kind="+">
<n32 lb="96" cb="16">
<mex lb="96" cb="16" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_fed04d2482d52b9b113d65200b6027b0" nm="ProcSchedModels" arrow="1">
<n19 lb="96" cb="16"/>
</mex>
</n32>
<n32 lb="96" cb="32">
<drx lb="96" cb="32" kind="lvalue" nm="NumProcs"/>
</n32>
</xop>
</xop>
<ocx lb="96" cb="44" le="96" ce="69" nbparm="2" id="6f9d54688deb2fea7e6a760a21186275_2fcf3fde4576c4beaa10f0261d4c08bc">
<exp pvirg="true"/>
<n32 lb="96" cb="66">
<drx lb="96" cb="66" kind="lvalue" id="6f9d54688deb2fea7e6a760a21186275_2fcf3fde4576c4beaa10f0261d4c08bc" nm="operator!="/>
</n32>
<n10 lb="96" cb="44" le="96" ce="64">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="96" cb="44" le="96" ce="64">
<exp pvirg="true"/>
<n26 lb="96" cb="44" le="96" ce="64">
<n10 lb="96" cb="44" le="96" ce="61">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="96" cb="54" le="96" ce="61">
<mex lb="96" cb="54" le="96" ce="61" kind="lvalue" id="ef583de22ba87eab46cf25f9f267233d_c01bb3f4aaa2f17fb89c1bf966adc9ab" nm="Key" arrow="1">
<n32 lb="96" cb="54">
<drx lb="96" cb="54" kind="lvalue" nm="Found"/>
</n32>
</mex>
</n32>
</n10>
</n26>
</mte>
</n10>
<n10 lb="96" cb="69">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="96" cb="69">
<drx lb="96" cb="69" kind="lvalue" nm="CPU"/>
</n32>
</n10>
</ocx>
</xop>
<u lb="96" cb="74" le="101" ce="3">
<ocx lb="97" cb="5" le="99" ce="15" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="99" cb="12">
<drx lb="99" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="97" cb="5" le="98" ce="15" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="98" cb="12">
<drx lb="98" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="97" cb="5" le="97" ce="22" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_5fe4bfa55b054886493d5e4f7de1f6d2">
<exp pvirg="true"/>
<n32 lb="97" cb="19">
<drx lb="97" cb="19" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_5fe4bfa55b054886493d5e4f7de1f6d2" nm="operator&lt;&lt;"/>
</n32>
<ocx lb="97" cb="5" le="97" ce="15" nbparm="2" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155">
<exp pvirg="true"/>
<n32 lb="97" cb="12">
<drx lb="97" cb="12" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_b0d4dbe1c8712404df1fedbfab9f2155" nm="operator&lt;&lt;"/>
</n32>
<ce lb="97" cb="5" le="97" ce="10" nbparm="0" id="9e05b9b4de196b39d65ee2f40ed8c864_6b42814282bee146e5f5ee124264e8a4">
<exp pvirg="true"/>
<n32 lb="97" cb="5">
<drx lb="97" cb="5" kind="lvalue" id="9e05b9b4de196b39d65ee2f40ed8c864_6b42814282bee146e5f5ee124264e8a4" nm="errs"/>
</n32>
</ce>
<n32 lb="97" cb="15">
<n52 lb="97" cb="15">
<slit/>
</n52>
</n32>
</ocx>
<n10 lb="97" cb="22">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="97" cb="22">
<drx lb="97" cb="22" kind="lvalue" nm="CPU"/>
</n32>
</n10>
</ocx>
<n32 lb="98" cb="15">
<n52 lb="98" cb="15">
<slit/>
</n52>
</n32>
</ocx>
<n32 lb="99" cb="15">
<n52 lb="99" cb="15">
<slit/>
</n52>
</n32>
</ocx>
<rx lb="100" cb="5" le="100" ce="27" pvirg="true">
<n32 lb="100" cb="12" le="100" ce="27">
<uo lb="100" cb="12" le="100" ce="27" kind="&amp;">
<drx lb="100" cb="13" le="100" ce="27" kind="lvalue" id="41ef1fc044febb32a8a825a4f874df06_650aff845f5d1852d0c47d3bdf42fa77" nm="DefaultSchedModel"/>
</uo>
</n32>
</rx>
</u>
</if>
<ocast lb="102" cb="3" le="102" ce="3">
<bt name="void"/>
<n46 lb="102" cb="3" le="102" ce="3">
<exp pvirg="true"/>
<xop lb="102" cb="3" le="102" ce="3" kind="||">
<n46 lb="102" cb="3" le="102" ce="3">
<exp pvirg="true"/>
<uo lb="102" cb="3" le="102" ce="3" kind="!">
<uo lb="102" cb="3" le="102" ce="3" kind="!">
<n46 lb="102" cb="3" le="102" ce="3">
<exp pvirg="true"/>
<xop lb="102" cb="3" le="102" ce="3" kind="&amp;&amp;">
<n32 lb="102" cb="3" le="102" ce="3">
<n32 lb="102" cb="3" le="102" ce="3">
<mex lb="102" cb="3" le="102" ce="3" kind="lvalue" id="ef583de22ba87eab46cf25f9f267233d_7b48f24b5f3d963b49c3b0f568da16eb" nm="Value" arrow="1">
<n32 lb="102" cb="3">
<drx lb="102" cb="3" kind="lvalue" nm="Found"/>
</n32>
</mex>
</n32>
</n32>
<n32 lb="102" cb="3">
<n32 lb="102" cb="3">
<n52 lb="102" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="102" cb="3" le="102" ce="3">
<n46 lb="102" cb="3" le="102" ce="3">
<exp pvirg="true"/>
<xop lb="102" cb="3" le="102" ce="3" kind=",">
<ce lb="102" cb="3" le="102" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="102" cb="3">
<drx lb="102" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="102" cb="3">
<n52 lb="102" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="102" cb="3">
<n52 lb="102" cb="3"/>
</n32>
<n32 lb="102" cb="3">
<n45 lb="102" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="102" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="103" cb="3" le="103" ce="39" pvirg="true">
<ocast lb="103" cb="10" le="103" ce="39">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
<n32 lb="103" cb="32" le="103" ce="39">
<mex lb="103" cb="32" le="103" ce="39" kind="lvalue" id="ef583de22ba87eab46cf25f9f267233d_7b48f24b5f3d963b49c3b0f568da16eb" nm="Value" arrow="1">
<n32 lb="103" cb="32">
<drx lb="103" cb="32" kind="lvalue" nm="Found"/>
</n32>
</mex>
</n32>
</ocast>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrItineraryForCPU" id="41ef1fc044febb32a8a825a4f874df06_437d8ef3ccb6bc2a423bf13d3a0cb296" file="1" linestart="106" lineend="110" previous="8d3106597c32b172c14281d3ca7a27f5_437d8ef3ccb6bc2a423bf13d3a0cb296" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::InstrItineraryData">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="107" cb="63" le="110" ce="1">
<dst lb="108" cb="3" le="108" ce="60">
<exp pvirg="true"/>
<Var nm="SchedModel">
<pt>
<QualType const="true">
<rt>
<cr id="85f760b23bda1d3803f26693a8f98c1c_bf42abec1967bda82a9dca18147d0c90"/>
</rt>
</QualType>
</pt>
<mce lb="108" cb="36" le="108" ce="59" nbparm="1" id="8d3106597c32b172c14281d3ca7a27f5_b00c384fd71ed8c0049634b38f68788f">
<exp pvirg="true"/>
<mex lb="108" cb="36" id="8d3106597c32b172c14281d3ca7a27f5_b00c384fd71ed8c0049634b38f68788f" nm="getSchedModelForCPU" arrow="1">
<n19 lb="108" cb="36"/>
</mex>
<n10 lb="108" cb="56">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_2c12b94cfe93d23e408e72744a845b6e"/>
<temp/>
<n32 lb="108" cb="56">
<drx lb="108" cb="56" kind="lvalue" nm="CPU"/>
</n32>
</n10>
</mce>
</Var>
</dst>
<rx lb="109" cb="3" le="109" ce="79" pvirg="true">
<n10 lb="109" cb="10" le="109" ce="79">
<typeptr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_30ee8ca81ce964a30f7710989e6f37bc"/>
<temp/>
<mte lb="109" cb="10" le="109" ce="79">
<exp pvirg="true"/>
<n11 lb="109" cb="10" le="109" ce="79">
<typeptr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_f18759d55796ac6c9e9ec90db779dc82"/>
<temp/>
<n32 lb="109" cb="29">
<drx lb="109" cb="29" kind="lvalue" nm="SchedModel"/>
</n32>
<n32 lb="109" cb="41">
<mex lb="109" cb="41" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_9e6b174f83261832977364851a0b1d74" nm="Stages" arrow="1">
<n19 lb="109" cb="41"/>
</mex>
</n32>
<n32 lb="109" cb="49">
<mex lb="109" cb="49" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_cdcbae387b44efcdac2c0d8c677e9998" nm="OperandCycles" arrow="1">
<n19 lb="109" cb="49"/>
</mex>
</n32>
<n32 lb="109" cb="64">
<mex lb="109" cb="64" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_0c55080fe01a43d39140284639d487fd" nm="ForwardingPaths" arrow="1">
<n19 lb="109" cb="64"/>
</mex>
</n32>
</n11>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="initInstrItins" id="41ef1fc044febb32a8a825a4f874df06_1362d73a7a89f70e63ef8b6cd0839871" file="1" linestart="113" lineend="116" previous="8d3106597c32b172c14281d3ca7a27f5_1362d73a7a89f70e63ef8b6cd0839871" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="InstrItins" proto="llvm::InstrItineraryData &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="113" cb="76" le="116" ce="1">
<ocx lb="114" cb="3" le="115" ce="77" nbparm="2" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9bc14172992dc6169c9a9110a152e102">
<exp pvirg="true"/>
<n32 lb="114" cb="14">
<drx lb="114" cb="14" kind="lvalue" id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9bc14172992dc6169c9a9110a152e102" nm="operator="/>
</n32>
<drx lb="114" cb="3" kind="lvalue" nm="InstrItins"/>
<mte lb="115" cb="5" le="115" ce="77">
<exp pvirg="true"/>
<n11 lb="115" cb="5" le="115" ce="77">
<typeptr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_f18759d55796ac6c9e9ec90db779dc82"/>
<temp/>
<n32 lb="115" cb="24">
<mex lb="115" cb="24" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_021d619f931fde41c19577cfcf0615c0" nm="CPUSchedModel" arrow="1">
<n19 lb="115" cb="24"/>
</mex>
</n32>
<n32 lb="115" cb="39">
<mex lb="115" cb="39" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_9e6b174f83261832977364851a0b1d74" nm="Stages" arrow="1">
<n19 lb="115" cb="39"/>
</mex>
</n32>
<n32 lb="115" cb="47">
<mex lb="115" cb="47" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_cdcbae387b44efcdac2c0d8c677e9998" nm="OperandCycles" arrow="1">
<n19 lb="115" cb="47"/>
</mex>
</n32>
<n32 lb="115" cb="62">
<mex lb="115" cb="62" kind="lvalue" id="8d3106597c32b172c14281d3ca7a27f5_0c55080fe01a43d39140284639d487fd" nm="ForwardingPaths" arrow="1">
<n19 lb="115" cb="62"/>
</mex>
</n32>
</n11>
</mte>
</ocx>
</u>

</Stmt>
</m>
</tun>
</Root>
