<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>Seq(uential) Dialect Rationale - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.101.0"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script>
<link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script>
<script src=https://circt.llvm.org/js/bundle.js></script>
<script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>Seq(uential) Dialect Rationale</h1><p>This document describes various design points of the <code>seq</code> dialect, why it is
the way it is, and current status. This follows in the spirit of other
<a href=https://mlir.llvm.org/docs/Rationale/>MLIR
Rationale docs</a>.</p><h2 id=introduction>Introduction&nbsp;<a class=headline-hash href=#introduction>¶</a></h2><p>Digital logic is generally split into two categories: combinational and
sequential. CIRCT contains a <code>comb</code> dialect to model the basic combinational
operations and the (future) <code>seq</code> dialect which is discussed here. The
intention of the <code>seq</code> dialect is to provide a set of stateful constructs
which can be used to model sequential logic, independent of the output method
(e.g. SystemVerilog).</p><p>We have yet to flesh this dialect out to represent all common stateful
components. We start with a register and will build from there.</p><h2 id=definitions>Definitions&nbsp;<a class=headline-hash href=#definitions>¶</a></h2><p>For the sake of precision, we use the following definitions:</p><ul><li>Physical devices:<ul><li><strong>Unclocked Latch:</strong> A memory element which is only sensitive to the
levels of its inputs. Has no clock. Example: SR Latch.</li><li>Clocked (gated) <strong>latch:</strong> A latch wherein the inputs are gated by a
clock. Transparent the entire time the clock is high. Generally referred to
as a &ldquo;latch&rdquo;. Examples: &ldquo;gated SR latch&rdquo;, &ldquo;D latch&rdquo;.</li><li>Edge-triggered <strong>flip-flop:</strong> An edge-sensitive memory element. Captures
the input value on one or both clock edges. Variants: posedge FF, negedge
FF, &ldquo;edge-sensitive&rdquo; FF (captures the input value on both edges),
resettable FF.</li></ul></li><li>Abstract models:<ul><li><strong>Register:</strong> A synchronous, resettable memory element. Can be
implemented using any of the above &ldquo;circuit level&rdquo; elements.</li></ul></li></ul><h2 id=the-computational-register-operation>The computational register operation&nbsp;<a class=headline-hash href=#the-computational-register-operation>¶</a></h2><p>The <code>seq.compreg</code> op models an abstract notion of a &ldquo;register&rdquo;, independent
of its implementation (e.g. latch, D flip-flop). This specific register op is
intended to support &ldquo;computation support&rdquo; or &ldquo;reset-agnostic code&rdquo; and thus
it cannot be used to model all the behaviors of a SystemVerilog register.
(E.g. FSM and pipeline registers.) It is intended to be &rsquo;lowered&rsquo; to a
specific implementation, which may be an <code>sv.always_ff</code> block, a device
primitive instantiation, or even a feedback loop in all <code>comb</code> logic.</p><p>Our intention is to allow analysis and optimization of sequential logic
without having to reason about implementation-specific behavior. This makes
it somewhat distinct from the SystemVerilog register wherein one has to
account for details like reset behavior and implementation (latch vs.
flip-flop).</p><p><code>CompReg</code> has four operands:</p><ul><li><strong>input</strong>: The value to be captured at &lsquo;clock&rsquo;. Generally called &rsquo;d&rsquo;.
Accepts any type, results in the same type. Does not support any notion of
addressing, meaning that this operation sets / reads the entire value.</li><li><strong>clock</strong>: Capture &lsquo;value&rsquo; on the positive edge of this signal.</li><li><strong>reset</strong>: Signal to set the state to &lsquo;resetValue&rsquo;. Optional.</li><li><strong>resetValue</strong>: A value which the state is set to upon reset. Required iff
&lsquo;reset&rsquo; is present.</li><li><strong>name</strong>: A name for the register, defaults to <code>""</code>. Inferred from the textual
SSA value name, or passed explicitly in builder APIs. The name will be passed to
the <code>sv.reg</code> during lowering.</li><li><strong>innerSym</strong>: An optional symbol to refer to the register. The symbol will be
passed to the <code>sv.reg</code> during lowering if present.</li></ul><div class=highlight><pre tabindex=0 class=chroma><code class=language-mlir data-lang=mlir><span class=line><span class=cl><span class=nv>%q</span> <span class=p>=</span> seq<span class=p>.</span>compreg <span class=nv>%input</span><span class=p>,</span> <span class=nv>%clk</span> <span class=p>[,</span> <span class=nv>%reset</span><span class=p>,</span> <span class=nv>%resetValue</span> <span class=p>]</span> <span class=p>:</span> <span class=err>$</span>type<span class=p>(</span>input<span class=p>)</span>
</span></span></code></pre></div><p>Upon initialization, the state is defined to be uninitialized.</p><h3 id=rationale>Rationale&nbsp;<a class=headline-hash href=#rationale>¶</a></h3><p>Several design decisions were made in defining this op. Mostly, they were
made to simplify it while still providing the common case. Providing support
for all flavors of registers is an anti-goal of this op. If an omitted
feature is needed, it can be added or (if not common or precludes
optimization) another op could be added.</p><ul><li><p>Logical features:</p><ul><li>Inclusion of optional &lsquo;reset&rsquo; signal: This operand makes lowering to an
efficient implementation of reset easier. Omission of it would require some
(potentially complex) analysis to find the reset mux if required</li><li>Inclusion of &lsquo;resetValue&rsquo;: if we have a &lsquo;reset&rsquo; signal, we need to
include a value.</li><li>Omission of &rsquo;enable&rsquo;: enables are easily modeled via a multiplexer on the
input with one of the mux inputs as the output of the register. This &ndash; we
assume &ndash; property makes &rsquo;enables&rsquo; easier to detect than reset in the
common case.</li></ul></li><li><p>Timing / clocking:</p><ul><li>Omission of &rsquo;negedge&rsquo; event on &lsquo;clock&rsquo;: this is easily modeled by
inverting the clock value.</li><li>Omission of &lsquo;dual edge&rsquo; event on &lsquo;clock&rsquo;: this is not expected to be
terribly common.</li><li>Omission of edge conditions on &lsquo;reset&rsquo;: Since this op specifically
targets &ldquo;reset-agnostic code&rdquo;, the reset style shouldn&rsquo;t affect logical
correctness. It should, therefore, be determined by a lowering pass.</li></ul></li></ul><h3 id=future-considerations>Future considerations&nbsp;<a class=headline-hash href=#future-considerations>¶</a></h3><ul><li>Enable signal: if this proves difficult to detect (or non-performant if we
do not detect and generate the SystemVerilog correctly), we can build it into
the compreg op.</li><li>Reset style and clock style: how should we model posedge vs negedge clocks?
Async vs sync resets? There are some reasonable options here: attributes on
this op or <code>clock</code> and <code>reset</code> types which are parameterized with that
information.</li><li>Initial value: this register is uninitialized. Using an uninitialized value
results in undefined behavior. We will add an <code>initialValue</code> attribute if
this proves insufficient.</li></ul><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=https://circt.llvm.org/docs/Dialects/Seq/ title="'seq' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i> Prev - 'seq' Dialect</a>
<a class="nav nav-next" href=https://circt.llvm.org/docs/Dialects/StaticLogic/ title="'staticlogic' Dialect">Next - 'staticlogic' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=https://circt.llvm.org/talks/>Talks and Related Publications</a></li><li><a href=https://circt.llvm.org/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=https://circt.llvm.org/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Charter/>CIRCT Charter</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Comb/>'comb' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/>`comb` Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/ESI/>'esi' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/ESI/cosim/>ESI cosimulation model</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/types/>ESI data types and communication types</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/services/>ESI Global Services</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/software_api/>ESI Software APIs</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/notes/>Miscellaneous Notes</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/>'firrtl' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FSM/>'fsm' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FSM/RationaleFSM/>FSM Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Handshake/>'handshake' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Handshake/RationaleHandshake/>Handshake Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HW/>'hw' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HW/RationaleHW/>HW Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/MSFT/>'msft' Dialect</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/Seq/>'seq' Dialect<span class="mark opened">-</span></a><ul class=sub-menu><li class=active><a href=https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/>Seq(uential) Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/StaticLogic/>'staticlogic' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SV/>'sv' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SV/RationaleSV/>SV Dialect Rationale</a></li></ul></li></ul></li><li><a href=https://circt.llvm.org/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=https://circt.llvm.org/docs/Passes/>Passes</a></li><li><a href=https://circt.llvm.org/docs/PyCDE/>PyCDE</a></li><li><a href=https://circt.llvm.org/docs/Scheduling/>Static scheduling infrastructure</a></li><li><a href=https://circt.llvm.org/docs/RationaleSymbols/>Symbol and Inner Symbol Rationale</a></li><li><a href=https://circt.llvm.org/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=https://circt.llvm.org/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i>
<i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>