Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.54 secs
 
--> Reading design: MECHANICAL_CLOCK.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MECHANICAL_CLOCK.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MECHANICAL_CLOCK"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : MECHANICAL_CLOCK
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\UART_TX.vhd" into library work
Parsing entity <UART_TX>.
Parsing architecture <Behavioral> of entity <uart_tx>.
Parsing VHDL file "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\UART_RX.vhd" into library work
Parsing entity <UART_RX>.
Parsing architecture <Behavioral> of entity <uart_rx>.
Parsing VHDL file "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\DIV20M_1.vhd" into library work
Parsing entity <DIV20M_X>.
Parsing architecture <Behavioral> of entity <div20m_x>.
Parsing VHDL file "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\BCD_7SEGMENT.vhd" into library work
Parsing entity <BCD_7SEGMENT>.
Parsing architecture <Behavioral> of entity <bcd_7segment>.
Parsing VHDL file "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd" into library work
Parsing entity <MECHANICAL_CLOCK>.
Parsing architecture <Behavioral> of entity <mechanical_clock>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MECHANICAL_CLOCK> (architecture <Behavioral>) from library <work>.

Elaborating entity <UART_TX> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\UART_TX.vhd" Line 147. Case statement is complete. others clause is never selected

Elaborating entity <UART_RX> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\UART_RX.vhd" Line 155. Case statement is complete. others clause is never selected

Elaborating entity <DIV20M_X> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DIV20M_X> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DIV20M_X> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BCD_7SEGMENT> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd" Line 370: Assignment to r_second_temp ignored, since the identifier is never used
INFO:HDLCompiler:679 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd" Line 604. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd" Line 643. Case statement is complete. others clause is never selected
WARNING:Xst:2972 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd" line 209. All outputs of instance <Inst_DIV20M_4> of block <DIV20M_X> are unconnected in block <MECHANICAL_CLOCK>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MECHANICAL_CLOCK>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd".
WARNING:Xst:647 - Input <INPUT_DATA<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\MECHANICAL_CLOCK.vhd" line 209: Output port <o_Newclk> of the instance <Inst_DIV20M_4> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <SEGMENT_DOT>.
    Found 4-bit register for signal <r_Digit>.
    Found 2-bit register for signal <r_Counter_4>.
    Found 1-bit register for signal <r_Mode>.
    Found 1-bit register for signal <r_Mode_Edit>.
    Found 1-bit register for signal <p_MODE.s_State>.
    Found 1-bit register for signal <p_CALCULATION.v_Dot>.
    Found 1-bit register for signal <r_Clk_1_Hz>.
    Found 1-bit register for signal <p_CALCULATION.v_Init_Edit>.
    Found 1-bit register for signal <r_Send_1_Min>.
    Found 2-bit register for signal <r_Main_TX>.
    Found 1-bit register for signal <r_Is_Send>.
    Found 1-bit register for signal <r_TX_EN>.
    Found 8-bit register for signal <r_Payload_TX<0>>.
    Found 8-bit register for signal <r_Payload_TX<1>>.
    Found 8-bit register for signal <r_Payload_TX<2>>.
    Found 8-bit register for signal <r_Payload_TX<3>>.
    Found 8-bit register for signal <r_Payload_TX<4>>.
    Found 8-bit register for signal <r_Payload_TX<5>>.
    Found 8-bit register for signal <r_Payload_TX<6>>.
    Found 8-bit register for signal <r_Payload_TX<7>>.
    Found 8-bit register for signal <r_Payload_TX<8>>.
    Found 4-bit register for signal <r_Index_TX>.
    Found 8-bit register for signal <r_Input_Byte>.
    Found 2-bit register for signal <r_Main_RX>.
    Found 1-bit register for signal <r_Receive_ALL_RX>.
    Found 8-bit register for signal <r_Payload_RX<0>>.
    Found 8-bit register for signal <r_Payload_RX<1>>.
    Found 8-bit register for signal <r_Payload_RX<2>>.
    Found 8-bit register for signal <r_Payload_RX<3>>.
    Found 8-bit register for signal <r_Payload_RX<4>>.
    Found 8-bit register for signal <r_Payload_RX<5>>.
    Found 8-bit register for signal <r_Payload_RX<6>>.
    Found 8-bit register for signal <r_Payload_RX<7>>.
    Found 8-bit register for signal <r_Payload_RX<8>>.
    Found 4-bit register for signal <r_Index_RX>.
    Found 4-bit register for signal <SEGMENT_GROUNDS>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour_Temp<5>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour_Temp<4>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour_Temp<3>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour_Temp<2>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour_Temp<1>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour_Temp<0>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<6>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<5>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<4>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<3>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<2>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<1>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute_Temp<0>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<6>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<5>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<4>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<3>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<2>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<1>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second_Temp<0>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second<5>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second<4>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second<3>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second<2>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second<1>>.
    Found 1-bit register for signal <p_CALCULATION.v_Second<0>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute<5>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute<4>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute<3>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute<2>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute<1>>.
    Found 1-bit register for signal <p_CALCULATION.v_Minute<0>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour<4>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour<3>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour<2>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour<1>>.
    Found 1-bit register for signal <p_CALCULATION.v_Hour<0>>.
    Found finite state machine <FSM_0> for signal <r_Main_TX>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | s_idle_tx                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <r_Main_RX>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | s_idle_rx                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_80_OUT> created at line 514.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_82_OUT> created at line 514.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_84_OUT> created at line 515.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_86_OUT> created at line 515.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_88_OUT> created at line 516.
    Found 9-bit subtractor for signal <GND_4_o_GND_4_o_sub_90_OUT> created at line 516.
    Found 2-bit adder for signal <r_Counter_4[1]_GND_4_o_add_28_OUT> created at line 319.
    Found 6-bit adder for signal <p_CALCULATION.v_Hour_Temp[5]_GND_4_o_add_38_OUT> created at line 405.
    Found 7-bit adder for signal <p_CALCULATION.v_Minute_Temp[6]_GND_4_o_add_39_OUT> created at line 408.
    Found 6-bit adder for signal <p_CALCULATION.v_Second[5]_GND_4_o_add_62_OUT> created at line 456.
    Found 6-bit adder for signal <p_CALCULATION.v_Minute[5]_GND_4_o_add_64_OUT> created at line 462.
    Found 5-bit adder for signal <p_CALCULATION.v_Hour[4]_GND_4_o_add_68_OUT> created at line 471.
    Found 14-bit adder for signal <n0490> created at line 514.
    Found 14-bit adder for signal <n0494> created at line 515.
    Found 14-bit adder for signal <n0498> created at line 516.
    Found 7-bit adder for signal <n0626[6:0]> created at line 572.
    Found 7-bit adder for signal <n0628[6:0]> created at line 573.
    Found 7-bit adder for signal <n0630[6:0]> created at line 574.
    Found 7-bit adder for signal <n0632[6:0]> created at line 575.
    Found 7-bit adder for signal <n0634[6:0]> created at line 576.
    Found 7-bit adder for signal <n0636[6:0]> created at line 577.
    Found 4-bit adder for signal <r_Index_TX[3]_GND_4_o_add_119_OUT> created at line 592.
    Found 4-bit adder for signal <r_Index_RX[3]_GND_4_o_add_164_OUT> created at line 634.
    Found 6-bit subtractor for signal <p_CALCULATION.v_Hour_Temp[5]_GND_4_o_sub_34_OUT<5:0>> created at line 397.
    Found 7-bit subtractor for signal <p_CALCULATION.v_Minute_Temp[6]_GND_4_o_sub_35_OUT<6:0>> created at line 400.
    Found 9x5-bit multiplier for signal <n0616> created at line 514.
    Found 9x5-bit multiplier for signal <n0619> created at line 515.
    Found 9x5-bit multiplier for signal <n0622> created at line 516.
    Found 4x4-bit Read Only RAM for signal <r_Counter_4_State[1]_GND_4_o_wide_mux_18_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <r_Counter_4_State[1]_r_Hour[4]_wide_mux_7_OUT> created at line 239.
    Found 4-bit 4-to-1 multiplexer for signal <r_Counter_4_State[1]_r_Hour_Temp[4]_wide_mux_19_OUT> created at line 288.
    Found 8-bit 9-to-1 multiplexer for signal <r_Index_TX[3]_X_4_o_wide_mux_124_OUT> created at line 602.
    Found 8-bit 9-to-1 multiplexer for signal <OUTPUT_DATA> created at line 665.
    Found 7-bit comparator lessequal for signal <n0070> created at line 414
    Found 7-bit comparator lessequal for signal <n0072> created at line 416
    Found 7-bit comparator lessequal for signal <n0076> created at line 421
    Found 7-bit comparator lessequal for signal <n0078> created at line 423
    Found 6-bit comparator lessequal for signal <n0082> created at line 428
    Found 6-bit comparator lessequal for signal <n0084> created at line 430
    Found 4-bit comparator greater for signal <r_Index_TX[3]_PWR_4_o_LessThan_119_o> created at line 591
    Found 4-bit comparator greater for signal <r_Index_RX[3]_PWR_4_o_LessThan_164_o> created at line 633
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplier(s).
	inferred  23 Adder/Subtractor(s).
	inferred 218 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  67 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <MECHANICAL_CLOCK> synthesized.

Synthesizing Unit <UART_TX>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\UART_TX.vhd".
        g_CLKS_PER_BIT = 2083
    Found 1-bit register for signal <o_TX_Serial>.
    Found 1-bit register for signal <r_TX_Done>.
    Found 12-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 8-bit register for signal <r_TX_Data>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 1-bit register for signal <o_TX_Active>.
    Found finite state machine <FSM_2> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_5_o_add_10_OUT> created at line 116.
    Found 12-bit adder for signal <r_Clk_Count[11]_GND_5_o_add_17_OUT> created at line 131.
    Found 1-bit 8-to-1 multiplexer for signal <r_Bit_Index[2]_r_TX_Data[7]_Mux_6_o> created at line 106.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_5_o_LessThan_10_o> created at line 115
    Found 12-bit comparator greater for signal <r_Clk_Count[11]_PWR_5_o_LessThan_17_o> created at line 130
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_TX> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\UART_RX.vhd".
        g_CLKS_PER_BIT = 2083
    Found 12-bit register for signal <r_Clk_Count>.
    Found 3-bit register for signal <r_Bit_Index>.
    Found 3-bit register for signal <r_SM_Main>.
    Found 8-bit register for signal <r_RX_Byte>.
    Found 1-bit register for signal <r_RX_DV>.
    Found finite state machine <FSM_3> for signal <r_SM_Main>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | i_Clk (rising_edge)                            |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <r_Bit_Index[2]_GND_6_o_add_11_OUT> created at line 127.
    Found 12-bit adder for signal <r_Clk_Count[11]_GND_6_o_add_19_OUT> created at line 140.
    Found 3-bit comparator greater for signal <r_Bit_Index[2]_PWR_6_o_LessThan_11_o> created at line 126
    Found 12-bit comparator greater for signal <r_Clk_Count[11]_PWR_6_o_LessThan_19_o> created at line 139
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <DIV20M_X_1>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\DIV20M_1.vhd".
        N = 10000000
    Found 1-bit register for signal <r_Clk>.
    Found 24-bit register for signal <r_Clk_count>.
    Found 24-bit adder for signal <r_Clk_count[23]_GND_7_o_add_0_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DIV20M_X_1> synthesized.

Synthesizing Unit <DIV20M_X_3>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\DIV20M_1.vhd".
        N = 20000
    Found 1-bit register for signal <r_Clk>.
    Found 24-bit register for signal <r_Clk_count>.
    Found 24-bit adder for signal <r_Clk_count[23]_GND_9_o_add_0_OUT> created at line 50.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <DIV20M_X_3> synthesized.

Synthesizing Unit <BCD_7SEGMENT>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA_Project\Mechanical_clock\BCD_7SEGMENT.vhd".
    Found 16x7-bit Read Only RAM for signal <o_Segment>
    Summary:
	inferred   1 RAM(s).
Unit <BCD_7SEGMENT> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_12_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_12_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_12_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_12_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_12_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <n0189> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_12_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <n0165> created at line 0.
    Found 10-bit adder for signal <GND_13_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <n0169> created at line 0.
    Found 9-bit adder for signal <GND_13_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <n0173> created at line 0.
    Found 8-bit adder for signal <GND_13_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <n0177> created at line 0.
    Found 7-bit adder for signal <GND_13_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <n0181> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <n0185> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_13_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <n0133> created at line 0.
    Found 9-bit adder for signal <GND_14_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0137> created at line 0.
    Found 8-bit adder for signal <GND_14_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0141> created at line 0.
    Found 7-bit adder for signal <GND_14_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <n0145> created at line 0.
    Found 6-bit adder for signal <GND_14_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <n0149> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT> created at line 0.
    Found 5-bit adder for signal <n0153> created at line 0.
    Found 5-bit adder for signal <a[4]_GND_14_o_add_11_OUT> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <mod_5u_4u> synthesized.

Synthesizing Unit <div_5u_4u>.
    Related source file is "".
    Found 9-bit adder for signal <n0133> created at line 0.
    Found 9-bit adder for signal <GND_15_o_b[3]_add_1_OUT> created at line 0.
    Found 8-bit adder for signal <n0137> created at line 0.
    Found 8-bit adder for signal <GND_15_o_b[3]_add_3_OUT> created at line 0.
    Found 7-bit adder for signal <n0141> created at line 0.
    Found 7-bit adder for signal <GND_15_o_b[3]_add_5_OUT> created at line 0.
    Found 6-bit adder for signal <n0145> created at line 0.
    Found 6-bit adder for signal <GND_15_o_b[3]_add_7_OUT> created at line 0.
    Found 5-bit adder for signal <n0149> created at line 0.
    Found 5-bit adder for signal <a[4]_b[3]_add_9_OUT[4:0]> created at line 0.
    Found 9-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0006> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  17 Multiplexer(s).
Unit <div_5u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 3
 9x5-bit multiplier                                    : 3
# Adders/Subtractors                                   : 151
 10-bit adder                                          : 12
 12-bit adder                                          : 2
 14-bit adder                                          : 3
 2-bit adder                                           : 1
 24-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 2
 5-bit adder                                           : 13
 6-bit adder                                           : 40
 6-bit addsub                                          : 1
 7-bit adder                                           : 26
 7-bit addsub                                          : 1
 8-bit adder                                           : 20
 9-bit adder                                           : 20
 9-bit subtractor                                      : 6
# Registers                                            : 86
 1-bit register                                        : 54
 12-bit register                                       : 2
 2-bit register                                        : 1
 24-bit register                                       : 2
 3-bit register                                        : 2
 4-bit register                                        : 4
 8-bit register                                        : 21
# Comparators                                          : 78
 10-bit comparator lessequal                           : 6
 12-bit comparator greater                             : 2
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 8
 6-bit comparator lessequal                            : 24
 7-bit comparator lessequal                            : 14
 8-bit comparator lessequal                            : 10
 9-bit comparator lessequal                            : 10
# Multiplexers                                         : 350
 1-bit 2-to-1 multiplexer                              : 292
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 7
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 18
 7-bit 2-to-1 multiplexer                              : 10
 8-bit 9-to-1 multiplexer                              : 2
# FSMs                                                 : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_0 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_1 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_5 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_6 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_0 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_2 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_4 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_5 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_6 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_8_2 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_8_5 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_8_6 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <r_Payload_TX_7_1> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_7_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_7_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_2> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_8_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_8_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_2_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_1_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_3_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_4_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_5_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <BCD_7SEGMENT>.
INFO:Xst:3231 - The small RAM <Mram_o_Segment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <i_Number>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <o_Segment>     |          |
    -----------------------------------------------------------------------
Unit <BCD_7SEGMENT> synthesized (advanced).

Synthesizing (advanced) Unit <DIV20M_X_1>.
The following registers are absorbed into counter <r_Clk_count>: 1 register on signal <r_Clk_count>.
Unit <DIV20M_X_1> synthesized (advanced).

Synthesizing (advanced) Unit <DIV20M_X_3>.
The following registers are absorbed into counter <r_Clk_count>: 1 register on signal <r_Clk_count>.
Unit <DIV20M_X_3> synthesized (advanced).

Synthesizing (advanced) Unit <MECHANICAL_CLOCK>.
The following registers are absorbed into counter <r_Index_RX>: 1 register on signal <r_Index_RX>.
The following registers are absorbed into counter <r_Index_TX>: 1 register on signal <r_Index_TX>.
The following registers are absorbed into counter <r_Counter_4>: 1 register on signal <r_Counter_4>.
	Multiplier <Mmult_n0616> in block <MECHANICAL_CLOCK> and adder/subtractor <Madd_n0490_Madd> in block <MECHANICAL_CLOCK> are combined into a MAC<Maddsub_n0616>.
	Multiplier <Mmult_n0622> in block <MECHANICAL_CLOCK> and adder/subtractor <Madd_n0498_Madd> in block <MECHANICAL_CLOCK> are combined into a MAC<Maddsub_n0622>.
	Multiplier <Mmult_n0619> in block <MECHANICAL_CLOCK> and adder/subtractor <Madd_n0494_Madd> in block <MECHANICAL_CLOCK> are combined into a MAC<Maddsub_n0619>.
INFO:Xst:3231 - The small RAM <Mram_r_Counter_4_State[1]_GND_4_o_wide_mux_18_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <r_Counter_4>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <MECHANICAL_CLOCK> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 3
 9x5-to-5-bit MAC                                      : 1
 9x5-to-6-bit MAC                                      : 2
# Adders/Subtractors                                   : 82
 12-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder carry in                                  : 5
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 20
 5-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit adder carry in                                  : 36
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 2
 7-bit adder                                           : 6
 7-bit addsub                                          : 1
 9-bit subtractor                                      : 3
# Counters                                             : 5
 2-bit up counter                                      : 1
 24-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 260
 Flip-Flops                                            : 260
# Comparators                                          : 78
 10-bit comparator lessequal                           : 6
 12-bit comparator greater                             : 2
 3-bit comparator greater                              : 2
 4-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 8
 6-bit comparator lessequal                            : 24
 7-bit comparator lessequal                            : 14
 8-bit comparator lessequal                            : 10
 9-bit comparator lessequal                            : 10
# Multiplexers                                         : 355
 1-bit 2-to-1 multiplexer                              : 292
 1-bit 8-to-1 multiplexer                              : 1
 1-bit 9-to-1 multiplexer                              : 8
 12-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 18
 7-bit 2-to-1 multiplexer                              : 10
 8-bit 9-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_0 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_1 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_5 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_6_6 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_0 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_2 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_4 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_5 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_7_6 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_8_2 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_8_5 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch r_Payload_TX_8_6 hinder the constant cleaning in the block MECHANICAL_CLOCK.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <r_Payload_TX_7_1> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_7_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_7_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_2> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_6_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_8_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_8_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_4_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_5_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_1_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_2_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_3_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <r_Payload_TX_7_4> in Unit <MECHANICAL_CLOCK> is equivalent to the following 3 FFs/Latches, which will be removed : <r_Payload_TX_7_5> <r_Payload_TX_6_5> <r_Payload_TX_8_5> 
INFO:Xst:2261 - The FF/Latch <r_Payload_TX_7_0> in Unit <MECHANICAL_CLOCK> is equivalent to the following 7 FFs/Latches, which will be removed : <r_Payload_TX_7_2> <r_Payload_TX_7_6> <r_Payload_TX_6_0> <r_Payload_TX_6_1> <r_Payload_TX_6_6> <r_Payload_TX_8_2> <r_Payload_TX_8_6> 
INFO:Xst:2261 - The FF/Latch <r_Payload_TX_8_0> in Unit <MECHANICAL_CLOCK> is equivalent to the following FF/Latch, which will be removed : <r_Payload_TX_8_1> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <r_Main_RX[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_idle_rx    | 00
 s_receive_rx | 01
 s_done_rx    | 10
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <r_Main_TX[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 s_idle_tx  | 00
 s_start_tx | 01
 s_get_tx   | 10
 s_send_tx  | 11
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_UART_TX/FSM_2> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_tx_start_bit | 001
 s_tx_data_bits | 010
 s_tx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_UART_RX/FSM_3> on signal <r_SM_Main[1:3]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 000
 s_rx_start_bit | 001
 s_rx_data_bits | 010
 s_rx_stop_bit  | 011
 s_cleanup      | 100
----------------------------
WARNING:Xst:1293 - FF/Latch <p_CALCULATION.v_Second_Temp_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Input_Byte_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_3_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_3_5> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_3_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_2_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_2_5> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_2_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_2_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_5> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_0_2> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_1_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_1_5> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_1_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_5_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_5_5> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_5_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_4_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_4_5> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_4_4> has a constant value of 1 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <r_Payload_TX_4_3> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_CALCULATION.v_Hour_Temp_5> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <p_CALCULATION.v_Minute_Temp_6> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    p_CALCULATION.v_Hour_4 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_5 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_5 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_1 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_2 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_0 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_0 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_3 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_2 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_3 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_1 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_0 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_4 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_2 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_3 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_1 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_4 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_Temp_0 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_Temp_1 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_Temp_3 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_Temp_4 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_Temp_2 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_Temp_0 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Second_Temp_5 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_Temp_1 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_Temp_2 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_Temp_4 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_Temp_5 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Minute_Temp_3 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_Temp_0 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_Temp_1 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_Temp_3 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_Temp_4 in unit <MECHANICAL_CLOCK>
    p_CALCULATION.v_Hour_Temp_2 in unit <MECHANICAL_CLOCK>


Optimizing unit <MECHANICAL_CLOCK> ...

Optimizing unit <UART_TX> ...

Optimizing unit <UART_RX> ...
WARNING:Xst:1293 - FF/Latch <Inst_UART_TX/r_TX_Data_7> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_DIV20M_2/r_Clk_count_23> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_14> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_15> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_16> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_17> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_18> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_19> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_20> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_21> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_22> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Inst_DIV20M_1000/r_Clk_count_23> has a constant value of 0 in block <MECHANICAL_CLOCK>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Inst_UART_RX/r_SM_Main_FSM_FFd1> in Unit <MECHANICAL_CLOCK> is equivalent to the following FF/Latch, which will be removed : <Inst_UART_RX/r_RX_DV> 
INFO:Xst:3203 - The FF/Latch <r_Payload_TX_7_0> in Unit <MECHANICAL_CLOCK> is the opposite to the following FF/Latch, which will be removed : <r_Payload_TX_7_4> 
INFO:Xst:3203 - The FF/Latch <r_Payload_TX_8_0> in Unit <MECHANICAL_CLOCK> is the opposite to the following FF/Latch, which will be removed : <r_Payload_TX_8_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MECHANICAL_CLOCK, actual ratio is 10.
FlipFlop r_Mode has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 296
 Flip-Flops                                            : 296

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MECHANICAL_CLOCK.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 637
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 57
#      LUT2                        : 44
#      LUT3                        : 52
#      LUT4                        : 34
#      LUT5                        : 114
#      LUT6                        : 191
#      MUXCY                       : 57
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 330
#      FD                          : 46
#      FDC                         : 35
#      FDE                         : 159
#      FDP                         : 34
#      FDR                         : 18
#      FDRE                        : 4
#      LDC                         : 28
#      LDP                         : 6
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 11
#      OBUF                        : 34
# DSPs                             : 6
#      DSP48A1                     : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:             330  out of  11440     2%  
 Number of Slice LUTs:                  506  out of   5720     8%  
    Number used as Logic:               506  out of   5720     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    625
   Number with an unused Flip Flop:     295  out of    625    47%  
   Number with an unused LUT:           119  out of    625    19%  
   Number of fully used LUT-FF pairs:   211  out of    625    33%  
   Number of unique control sets:       130

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  46  out of    102    45%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of DSP48A1s:                      6  out of     16    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                                       | Clock buffer(FF name)                      | Load  |
---------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
CLK                                                                                                | BUFGP                                      | 214   |
Inst_DIV20M_2/r_Clk                                                                                | BUFG                                       | 36    |
Inst_DIV20M_1000/r_Clk                                                                             | NONE(SEGMENT_GROUNDS_0)                    | 11    |
r_Clk_1_Hz                                                                                         | BUFG                                       | 35    |
Inst_DIV20M_1000/r_Clk_count<14>                                                                   | NONE(Msub_GND_4_o_GND_4_o_sub_82_OUT_Madd1)| 3     |
r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o(r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o1:O)              | NONE(*)(p_CALCULATION.v_Hour_Temp_2_LDC)   | 1     |
r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o(r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o1:O)              | NONE(*)(p_CALCULATION.v_Hour_Temp_4_LDC)   | 1     |
r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o(r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o1:O)              | NONE(*)(p_CALCULATION.v_Hour_Temp_3_LDC)   | 1     |
r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o(r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o1:O)              | NONE(*)(p_CALCULATION.v_Hour_Temp_1_LDC)   | 1     |
r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o(r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o1:O)              | NONE(*)(p_CALCULATION.v_Hour_Temp_0_LDC)   | 1     |
r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o(r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o1:O)          | NONE(*)(p_CALCULATION.v_Minute_Temp_3_LDC1)| 1     |
r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o(r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o1:O)          | NONE(*)(p_CALCULATION.v_Minute_Temp_5_LDC) | 1     |
r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o(r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o1:O)          | NONE(*)(p_CALCULATION.v_Minute_Temp_4_LDC1)| 1     |
r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o(r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o1:O)          | NONE(*)(p_CALCULATION.v_Minute_Temp_2_LDC) | 1     |
r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o(r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o1:O)          | NONE(*)(p_CALCULATION.v_Minute_Temp_1_LDC) | 1     |
r_Mode_p_CALCULATION.v_Second[5]_AND_178_o(r_Mode_p_CALCULATION.v_Second[5]_AND_178_o1:O)          | NONE(*)(p_CALCULATION.v_Second_Temp_5_LDC) | 1     |
r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o(r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o1:O)          | NONE(*)(p_CALCULATION.v_Minute_Temp_0_LDC1)| 1     |
r_Mode_p_CALCULATION.v_Second[2]_AND_185_o(r_Mode_p_CALCULATION.v_Second[2]_AND_185_o1:O)          | NONE(*)(p_CALCULATION.v_Second_Temp_2_LDC1)| 1     |
r_Mode_p_CALCULATION.v_Second[4]_AND_180_o(r_Mode_p_CALCULATION.v_Second[4]_AND_180_o1:O)          | NONE(*)(p_CALCULATION.v_Second_Temp_4_LDC) | 1     |
r_Mode_p_CALCULATION.v_Second[3]_AND_183_o(r_Mode_p_CALCULATION.v_Second[3]_AND_183_o1:O)          | NONE(*)(p_CALCULATION.v_Second_Temp_3_LDC1)| 1     |
r_Mode_p_CALCULATION.v_Second[1]_AND_187_o(r_Mode_p_CALCULATION.v_Second[1]_AND_187_o1:O)          | NONE(*)(p_CALCULATION.v_Second_Temp_1_LDC1)| 1     |
r_Mode_p_CALCULATION.v_Second[0]_AND_188_o(r_Mode_p_CALCULATION.v_Second[0]_AND_188_o1:O)          | NONE(*)(p_CALCULATION.v_Second_Temp_0_LDC) | 1     |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o(r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o1:O)| NONE(*)(p_CALCULATION.v_Second_4_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o(r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o1:O)| NONE(*)(p_CALCULATION.v_Second_1_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o(r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o1:O)| NONE(*)(p_CALCULATION.v_Second_3_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o(r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o1:O)| NONE(*)(p_CALCULATION.v_Second_2_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o(r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o1:O)| NONE(*)(p_CALCULATION.v_Minute_4_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o(r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o1:O)| NONE(*)(p_CALCULATION.v_Second_0_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o(r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o1:O)| NONE(*)(p_CALCULATION.v_Minute_1_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o(r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o1:O)| NONE(*)(p_CALCULATION.v_Minute_3_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o(r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o1:O)| NONE(*)(p_CALCULATION.v_Minute_2_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o(r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o1:O)    | NONE(*)(p_CALCULATION.v_Hour_3_LDC)        | 1     |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o(r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o1:O)| NONE(*)(p_CALCULATION.v_Minute_0_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o(r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o1:O)    | NONE(*)(p_CALCULATION.v_Hour_0_LDC)        | 1     |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o(r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o1:O)    | NONE(*)(p_CALCULATION.v_Hour_2_LDC)        | 1     |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o(r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o1:O)    | NONE(*)(p_CALCULATION.v_Hour_1_LDC)        | 1     |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o(r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o1:O)| NONE(*)(p_CALCULATION.v_Second_5_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o(r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o1:O)| NONE(*)(p_CALCULATION.v_Minute_5_LDC)      | 1     |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o(r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o1:O)    | NONE(*)(p_CALCULATION.v_Hour_4_LDC)        | 1     |
---------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 34 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.679ns (Maximum Frequency: 213.703MHz)
   Minimum input arrival time before clock: 5.692ns
   Maximum output required time after clock: 5.678ns
   Maximum combinational path delay: 6.957ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.332ns (frequency: 230.822MHz)
  Total number of paths / destination ports: 3079 / 368
-------------------------------------------------------------------------
Delay:               4.332ns (Levels of Logic = 4)
  Source:            Inst_UART_RX/r_Clk_Count_9 (FF)
  Destination:       Inst_UART_RX/r_SM_Main_FSM_FFd3 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_UART_RX/r_Clk_Count_9 to Inst_UART_RX/r_SM_Main_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   1.015  Inst_UART_RX/r_Clk_Count_9 (Inst_UART_RX/r_Clk_Count_9)
     LUT6:I0->O            5   0.203   0.715  Inst_UART_RX/r_Clk_Count[11]_PWR_6_o_LessThan_19_o11 (Inst_UART_RX/r_Clk_Count[11]_PWR_6_o_LessThan_19_o1)
     LUT6:I5->O           14   0.205   1.302  Inst_UART_RX/r_Clk_Count[11]_PWR_6_o_LessThan_19_o12 (Inst_UART_RX/r_Clk_Count[11]_PWR_6_o_LessThan_19_o)
     LUT5:I0->O            1   0.203   0.000  Inst_UART_RX/r_SM_Main_FSM_FFd3-In_G (N365)
     MUXF7:I1->O           1   0.140   0.000  Inst_UART_RX/r_SM_Main_FSM_FFd3-In (Inst_UART_RX/r_SM_Main_FSM_FFd3-In)
     FD:D                      0.102          Inst_UART_RX/r_SM_Main_FSM_FFd3
    ----------------------------------------
    Total                      4.332ns (1.300ns logic, 3.032ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DIV20M_2/r_Clk'
  Clock period: 4.679ns (frequency: 213.703MHz)
  Total number of paths / destination ports: 746 / 36
-------------------------------------------------------------------------
Delay:               4.679ns (Levels of Logic = 4)
  Source:            p_CALCULATION.v_Minute_Temp_0_C_0 (FF)
  Destination:       p_CALCULATION.v_Minute_Temp_3_C_3 (FF)
  Source Clock:      Inst_DIV20M_2/r_Clk rising
  Destination Clock: Inst_DIV20M_2/r_Clk rising

  Data Path: p_CALCULATION.v_Minute_Temp_0_C_0 to p_CALCULATION.v_Minute_Temp_3_C_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.721  p_CALCULATION.v_Minute_Temp_0_C_0 (p_CALCULATION.v_Minute_Temp_0_C_0)
     LUT3:I1->O            6   0.203   0.849  p_CALCULATION.v_Minute_Temp_01 (p_CALCULATION.v_Minute_Temp_0)
     LUT6:I4->O            8   0.203   0.803  Mmux_p_CALCULATION.v_Minute_Temp[6]_p_CALCULATION.v_Minute_Temp[6]_mux_46_OUT_rs_cy<1>111 (Mmux_p_CALCULATION.v_Minute_Temp[6]_p_CALCULATION.v_Minute_Temp[6]_mux_46_OUT_rs_cy<1>)
     LUT5:I4->O            1   0.205   0.944  p_CALCULATION.v_Minute_Temp[6]_GND_4_o_LessThan_52_o_SW2_SW2 (N167)
     LUT6:I0->O            2   0.203   0.000  Mmux_p_CALCULATION.v_Minute_Temp[6]_GND_4_o_mux_54_OUT41 (p_CALCULATION.v_Minute_Temp[6]_GND_4_o_mux_54_OUT<3>)
     FDC:D                     0.102          p_CALCULATION.v_Minute_Temp_3_C_3
    ----------------------------------------
    Total                      4.679ns (1.363ns logic, 3.316ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DIV20M_1000/r_Clk'
  Clock period: 3.087ns (frequency: 323.944MHz)
  Total number of paths / destination ports: 28 / 11
-------------------------------------------------------------------------
Delay:               3.087ns (Levels of Logic = 2)
  Source:            r_Counter_4_0 (FF)
  Destination:       r_Digit_1 (FF)
  Source Clock:      Inst_DIV20M_1000/r_Clk rising
  Destination Clock: Inst_DIV20M_1000/r_Clk rising

  Data Path: r_Counter_4_0 to r_Digit_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.322  r_Counter_4_0 (r_Counter_4_0)
     LUT6:I0->O            1   0.203   0.808  Mmux_r_Digit[3]_r_Counter_4_State[1]_mux_25_OUT44_SW1 (N209)
     LUT5:I2->O            1   0.205   0.000  Mmux_r_Digit[3]_r_Counter_4_State[1]_mux_25_OUT45 (r_Digit[3]_r_Counter_4_State[1]_mux_25_OUT<1>)
     FDE:D                     0.102          r_Digit_1
    ----------------------------------------
    Total                      3.087ns (0.957ns logic, 2.130ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'r_Clk_1_Hz'
  Clock period: 4.070ns (frequency: 245.697MHz)
  Total number of paths / destination ports: 936 / 35
-------------------------------------------------------------------------
Delay:               4.070ns (Levels of Logic = 3)
  Source:            p_CALCULATION.v_Second_4_C_4 (FF)
  Destination:       p_CALCULATION.v_Second_4_C_4 (FF)
  Source Clock:      r_Clk_1_Hz rising
  Destination Clock: r_Clk_1_Hz rising

  Data Path: p_CALCULATION.v_Second_4_C_4 to p_CALCULATION.v_Second_4_C_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  p_CALCULATION.v_Second_4_C_4 (p_CALCULATION.v_Second_4_C_4)
     LUT3:I1->O            7   0.203   1.118  p_CALCULATION.v_Second_41 (p_CALCULATION.v_Second_4)
     LUT6:I1->O           16   0.203   1.005  PWR_4_o_p_CALCULATION.v_Second[5]_equal_64_o<5>1 (PWR_4_o_p_CALCULATION.v_Second[5]_equal_64_o)
     LUT6:I5->O            2   0.205   0.000  Mmux_p_CALCULATION.v_Minute[5]_GND_4_o_mux_69_OUT31 (p_CALCULATION.v_Minute[5]_GND_4_o_mux_69_OUT<2>)
     FDC:D                     0.102          p_CALCULATION.v_Minute_2_C_2
    ----------------------------------------
    Total                      4.070ns (1.160ns logic, 2.910ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 131 / 60
-------------------------------------------------------------------------
Offset:              5.692ns (Levels of Logic = 4)
  Source:            RESET_BUTTON (PAD)
  Destination:       Inst_DIV20M_2/r_Clk_count_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET_BUTTON to Inst_DIV20M_2/r_Clk_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.679  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT5:I0->O            1   0.203   0.924  Inst_DIV20M_2/GND_7_o_r_Clk_count[23]_equal_2_o<23>5_SW1 (N174)
     LUT6:I1->O           23   0.203   1.154  Inst_DIV20M_2/GND_7_o_r_Clk_count[23]_equal_2_o_01 (Inst_DIV20M_2/GND_7_o_r_Clk_count[23]_equal_2_o_0)
     LUT2:I1->O            1   0.205   0.000  Inst_DIV20M_2/r_Clk_count_0_rstpot (Inst_DIV20M_2/r_Clk_count_0_rstpot)
     FD:D                      0.102          Inst_DIV20M_2/r_Clk_count_0
    ----------------------------------------
    Total                      5.692ns (1.935ns logic, 3.757ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DIV20M_2/r_Clk'
  Total number of paths / destination ports: 246 / 57
-------------------------------------------------------------------------
Offset:              5.272ns (Levels of Logic = 4)
  Source:            MINUS_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_3_C_3 (FF)
  Destination Clock: Inst_DIV20M_2/r_Clk rising

  Data Path: MINUS_BUTTON to p_CALCULATION.v_Minute_Temp_3_C_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.222   1.454  MINUS_BUTTON_IBUF (MINUS_BUTTON_IBUF)
     LUT5:I1->O            2   0.203   0.961  Mmux_p_CALCULATION.v_Minute_Temp[6]_p_CALCULATION.v_Minute_Temp[6]_mux_46_OUT_rs_lut<3>1 (Mmux_p_CALCULATION.v_Minute_Temp[6]_p_CALCULATION.v_Minute_Temp[6]_mux_46_OUT_rs_lut<3>)
     LUT6:I1->O            1   0.203   0.924  p_CALCULATION.v_Minute_Temp[6]_GND_4_o_LessThan_52_o_SW2_SW0 (N165)
     LUT6:I1->O            2   0.203   0.000  Mmux_p_CALCULATION.v_Minute_Temp[6]_GND_4_o_mux_54_OUT41 (p_CALCULATION.v_Minute_Temp[6]_GND_4_o_mux_54_OUT<3>)
     FDC:D                     0.102          p_CALCULATION.v_Minute_Temp_3_C_3
    ----------------------------------------
    Total                      5.272ns (1.933ns logic, 3.339ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_Temp_2_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Hour_Temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour[2]_AND_161_o1 (r_Mode_p_CALCULATION.v_Hour[2]_AND_161_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_Temp_2_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_Temp_4_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Hour_Temp_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour[4]_AND_157_o1 (r_Mode_p_CALCULATION.v_Hour[4]_AND_157_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_Temp_4_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_Temp_3_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Hour_Temp_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour[3]_AND_159_o1 (r_Mode_p_CALCULATION.v_Hour[3]_AND_159_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_Temp_3_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_Temp_1_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Hour_Temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour[1]_AND_163_o1 (r_Mode_p_CALCULATION.v_Hour[1]_AND_163_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_Temp_1_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_Temp_0_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Hour_Temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour[0]_AND_165_o1 (r_Mode_p_CALCULATION.v_Hour[0]_AND_165_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_Temp_0_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.180ns (Levels of Logic = 3)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_3_LDC1 (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Minute_Temp_3_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.582  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I2->O            2   0.203   0.961  r_Mode_p_CALCULATION.v_Minute[3]_AND_170_o1 (r_Mode_p_CALCULATION.v_Minute[3]_AND_170_o)
     LUT5:I0->O            1   0.203   0.579  p_CALCULATION.v_Minute_Temp_3_LDC (p_CALCULATION.v_Minute_Temp_3_LDC)
     LDP:PRE                   0.430          p_CALCULATION.v_Minute_Temp_3_LDC1
    ----------------------------------------
    Total                      5.180ns (2.058ns logic, 3.122ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_5_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Minute_Temp_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute[5]_AND_167_o1 (r_Mode_p_CALCULATION.v_Minute[5]_AND_167_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_Temp_5_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.180ns (Levels of Logic = 3)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_4_LDC1 (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Minute_Temp_4_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.582  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I2->O            2   0.203   0.961  r_Mode_p_CALCULATION.v_Minute[4]_AND_168_o1 (r_Mode_p_CALCULATION.v_Minute[4]_AND_168_o)
     LUT5:I0->O            1   0.203   0.579  p_CALCULATION.v_Minute_Temp_4_LDC (p_CALCULATION.v_Minute_Temp_4_LDC)
     LDP:PRE                   0.430          p_CALCULATION.v_Minute_Temp_4_LDC1
    ----------------------------------------
    Total                      5.180ns (2.058ns logic, 3.122ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_2_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Minute_Temp_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute[2]_AND_173_o1 (r_Mode_p_CALCULATION.v_Minute[2]_AND_173_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_Temp_2_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_1_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Minute_Temp_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I5->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute[1]_AND_175_o1 (r_Mode_p_CALCULATION.v_Minute[1]_AND_175_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_Temp_1_LDC
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second[5]_AND_178_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.962ns (Levels of Logic = 3)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_Temp_5_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second[5]_AND_178_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Second_Temp_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.439  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT2:I0->O            6   0.203   0.849  RESET_BUTTON_r_Mode_AND_35_o1 (RESET_BUTTON_r_Mode_AND_35_o)
     LUT6:I4->O            2   0.203   0.616  r_Mode_p_CALCULATION.v_Second[5]_AND_179_o1 (r_Mode_p_CALCULATION.v_Second[5]_AND_179_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_Temp_5_LDC
    ----------------------------------------
    Total                      4.962ns (2.058ns logic, 2.904ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              5.180ns (Levels of Logic = 3)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_Temp_0_LDC1 (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Minute_Temp_0_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.582  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT6:I2->O            2   0.203   0.961  r_Mode_p_CALCULATION.v_Minute[0]_AND_176_o1 (r_Mode_p_CALCULATION.v_Minute[0]_AND_176_o)
     LUT5:I0->O            1   0.203   0.579  p_CALCULATION.v_Minute_Temp_0_LDC (p_CALCULATION.v_Minute_Temp_0_LDC)
     LDP:PRE                   0.430          p_CALCULATION.v_Minute_Temp_0_LDC1
    ----------------------------------------
    Total                      5.180ns (2.058ns logic, 3.122ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second[2]_AND_185_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_Temp_2_LDC1 (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second[2]_AND_185_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Second_Temp_2_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT5:I4->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second[2]_AND_184_o1 (p_CALCULATION.v_Second_Temp_2_LDC)
     LDP:PRE                   0.430          p_CALCULATION.v_Second_Temp_2_LDC1
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second[4]_AND_180_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.962ns (Levels of Logic = 3)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_Temp_4_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second[4]_AND_180_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Second_Temp_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.439  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT2:I0->O            6   0.203   0.849  RESET_BUTTON_r_Mode_AND_35_o1 (RESET_BUTTON_r_Mode_AND_35_o)
     LUT6:I4->O            2   0.203   0.616  r_Mode_p_CALCULATION.v_Second[4]_AND_181_o1 (r_Mode_p_CALCULATION.v_Second[4]_AND_181_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_Temp_4_LDC
    ----------------------------------------
    Total                      4.962ns (2.058ns logic, 2.904ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second[3]_AND_183_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_Temp_3_LDC1 (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second[3]_AND_183_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Second_Temp_3_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT5:I4->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second[3]_AND_182_o1 (p_CALCULATION.v_Second_Temp_3_LDC)
     LDP:PRE                   0.430          p_CALCULATION.v_Second_Temp_3_LDC1
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second[1]_AND_187_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.808ns (Levels of Logic = 2)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_Temp_1_LDC1 (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second[1]_AND_187_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Second_Temp_1_LDC1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.335  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT5:I4->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second[1]_AND_186_o1 (p_CALCULATION.v_Second_Temp_1_LDC)
     LDP:PRE                   0.430          p_CALCULATION.v_Second_Temp_1_LDC1
    ----------------------------------------
    Total                      3.808ns (1.857ns logic, 1.951ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second[0]_AND_188_o'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.962ns (Levels of Logic = 3)
  Source:            RESET_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_Temp_0_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second[0]_AND_188_o falling

  Data Path: RESET_BUTTON to p_CALCULATION.v_Second_Temp_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.222   1.439  RESET_BUTTON_IBUF (RESET_BUTTON_IBUF)
     LUT2:I0->O            6   0.203   0.849  RESET_BUTTON_r_Mode_AND_35_o1 (RESET_BUTTON_r_Mode_AND_35_o)
     LUT6:I4->O            2   0.203   0.616  r_Mode_p_CALCULATION.v_Second[0]_AND_189_o1 (r_Mode_p_CALCULATION.v_Second[0]_AND_189_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_Temp_0_LDC
    ----------------------------------------
    Total                      4.962ns (2.058ns logic, 2.904ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_4_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_193_o1 (r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_193_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_4_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Clk_1_Hz'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_4_C_4 (FF)
  Destination Clock: r_Clk_1_Hz rising

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_4_C_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o1 (r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o)
     FDP:PRE                   0.430          p_CALCULATION.v_Hour_4_P_4
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_1_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_199_o1 (r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_199_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_1_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_3_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_195_o1 (r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_195_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_3_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_2_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_197_o1 (r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_197_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_2_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_4_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Minute_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_205_o1 (r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_205_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_4_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_0_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_201_o1 (r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_201_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_0_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_1_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Minute_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_211_o1 (r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_211_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_1_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_3_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Minute_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_207_o1 (r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_207_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_3_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_2_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Minute_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_209_o1 (r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_209_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_2_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_3_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Hour_3_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_217_o1 (r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_217_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_3_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_0_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Minute_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_213_o1 (r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_213_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_0_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_0_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Hour_0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_223_o1 (r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_223_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_0_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_2_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Hour_2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_219_o1 (r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_219_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_2_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_1_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Hour_1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_221_o1 (r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_221_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_1_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Second_5_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Second_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_191_o1 (r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_191_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Second_5_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Minute_5_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Minute_5_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_203_o1 (r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_203_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Minute_5_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.107ns (Levels of Logic = 2)
  Source:            SEND_BUTTON (PAD)
  Destination:       p_CALCULATION.v_Hour_4_LDC (LATCH)
  Destination Clock: r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o falling

  Data Path: SEND_BUTTON to p_CALCULATION.v_Hour_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            40   1.222   1.634  SEND_BUTTON_IBUF (SEND_BUTTON_IBUF)
     LUT5:I2->O            2   0.205   0.616  r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_215_o1 (r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_215_o)
     LDC:CLR                   0.430          p_CALCULATION.v_Hour_4_LDC
    ----------------------------------------
    Total                      4.107ns (1.857ns logic, 2.250ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 85 / 21
-------------------------------------------------------------------------
Offset:              5.678ns (Levels of Logic = 3)
  Source:            r_Payload_RX_2_4 (FF)
  Destination:       OUTPUT_DATA<4> (PAD)
  Source Clock:      CLK rising

  Data Path: r_Payload_RX_2_4 to OUTPUT_DATA<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   0.992  r_Payload_RX_2_4 (r_Payload_RX_2_4)
     LUT6:I2->O            1   0.203   0.684  mux422 (mux421)
     LUT5:I3->O            1   0.203   0.579  mux423 (OUTPUT_DATA_4_OBUF)
     OBUF:I->O                 2.571          OUTPUT_DATA_4_OBUF (OUTPUT_DATA<4>)
    ----------------------------------------
    Total                      5.678ns (3.424ns logic, 2.254ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DIV20M_1000/r_Clk'
  Total number of paths / destination ports: 33 / 12
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            r_Digit_2 (FF)
  Destination:       SEGMENTS<6> (PAD)
  Source Clock:      Inst_DIV20M_1000/r_Clk rising

  Data Path: r_Digit_2 to SEGMENTS<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.447   1.021  r_Digit_2 (r_Digit_2)
     LUT4:I0->O            1   0.203   0.579  Inst_BCD_7SEGMENT/Mram_o_Segment61 (SEGMENTS_6_OBUF)
     OBUF:I->O                 2.571          SEGMENTS_6_OBUF (SEGMENTS<6>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 49 / 9
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 4)
  Source:            INPUT_DATA<1> (PAD)
  Destination:       OUTPUT_DATA<7> (PAD)

  Data Path: INPUT_DATA<1> to OUTPUT_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.222   1.369  INPUT_DATA_1_IBUF (INPUT_DATA_1_IBUF)
     LUT6:I0->O            1   0.203   0.808  mux121 (mux12)
     LUT5:I2->O            1   0.205   0.579  mux123 (OUTPUT_DATA_1_OBUF)
     OBUF:I->O                 2.571          OUTPUT_DATA_1_OBUF (OUTPUT_DATA<1>)
    ----------------------------------------
    Total                      6.957ns (4.201ns logic, 2.756ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |    4.332|         |         |         |
r_Clk_1_Hz                                     |    5.321|         |         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o  |         |    3.033|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o  |         |    4.105|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o  |         |    4.021|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o  |         |    2.938|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o  |         |    1.684|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o|         |    5.498|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o|         |    5.458|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o|         |    5.483|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o|         |    5.430|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o|         |    4.577|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o|         |    1.778|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o|         |    4.096|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o|         |    5.095|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o|         |    5.044|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o|         |    3.813|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o|         |    4.091|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o|         |    1.717|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_DIV20M_1000/r_Clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |    3.937|         |         |         |
Inst_DIV20M_1000/r_Clk                         |    3.087|         |         |         |
Inst_DIV20M_2/r_Clk                            |    5.063|         |         |         |
r_Clk_1_Hz                                     |    6.962|         |         |         |
r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o       |         |    2.948|         |         |
r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o       |         |    3.782|         |         |
r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o       |         |    4.145|         |         |
r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o       |         |    3.922|         |         |
r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o       |         |    4.169|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o  |         |    4.214|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o  |         |    5.286|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o  |         |    5.202|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o  |         |    4.120|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o  |         |    3.149|         |         |
r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o     |         |    2.740|         |         |
r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o     |         |    4.809|         |         |
r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o     |         |    5.074|         |         |
r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o     |         |    5.240|         |         |
r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o     |         |    5.171|         |         |
r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o     |         |    5.168|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o|         |    7.139|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o|         |    7.099|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o|         |    7.124|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o|         |    7.071|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o|         |    6.218|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o|         |    3.096|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_DIV20M_1000/r_Clk_count<14>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.363|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_DIV20M_2/r_Clk
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |    6.076|         |         |         |
Inst_DIV20M_2/r_Clk                            |    4.679|         |         |         |
r_Clk_1_Hz                                     |    3.888|         |         |         |
r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o       |         |    3.947|         |         |
r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o       |         |    3.911|         |         |
r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o       |         |    4.059|         |         |
r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o       |         |    4.059|         |         |
r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o       |         |    4.064|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o  |         |    2.678|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o  |         |    2.678|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o  |         |    2.646|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o  |         |    2.709|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o  |         |    2.646|         |         |
r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o     |         |    4.856|         |         |
r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o     |         |    4.829|         |         |
r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o     |         |    4.839|         |         |
r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o     |         |    4.115|         |         |
r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o     |         |    4.200|         |         |
r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o     |         |    4.118|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o|         |    2.797|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o|         |    2.709|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o|         |    2.709|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o|         |    2.709|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o|         |    2.739|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o|         |    2.739|         |         |
r_Mode_p_CALCULATION.v_Second[0]_AND_188_o     |         |    2.811|         |         |
r_Mode_p_CALCULATION.v_Second[1]_AND_187_o     |         |    2.811|         |         |
r_Mode_p_CALCULATION.v_Second[2]_AND_185_o     |         |    2.874|         |         |
r_Mode_p_CALCULATION.v_Second[3]_AND_183_o     |         |    2.857|         |         |
r_Mode_p_CALCULATION.v_Second[4]_AND_180_o     |         |    2.731|         |         |
r_Mode_p_CALCULATION.v_Second[5]_AND_178_o     |         |    2.629|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o|         |    3.949|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o|         |    3.981|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o|         |    4.032|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o|         |    4.032|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o|         |    4.065|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o|         |    3.981|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Clk_1_Hz
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |   10.185|         |         |         |
Inst_DIV20M_2/r_Clk                            |    3.735|         |         |         |
r_Clk_1_Hz                                     |    4.070|         |         |         |
r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o       |         |    3.609|         |         |
r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o       |         |    3.675|         |         |
r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o       |         |    3.810|         |         |
r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o       |         |    3.810|         |         |
r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o       |         |    3.798|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o  |         |    4.174|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o  |         |    4.174|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o  |         |    4.078|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o  |         |    3.965|         |         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o  |         |    4.161|         |         |
r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o     |         |    3.646|         |         |
r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o     |         |    3.721|         |         |
r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o     |         |    3.860|         |         |
r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o     |         |    3.912|         |         |
r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o     |         |    3.892|         |         |
r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o     |         |    3.906|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o|         |    4.202|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o|         |    3.954|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o|         |    3.974|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o|         |    4.216|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o|         |    4.142|         |         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o|         |    4.205|         |         |
r_Mode_p_CALCULATION.v_Second[0]_AND_188_o     |         |    3.515|         |         |
r_Mode_p_CALCULATION.v_Second[1]_AND_187_o     |         |    3.515|         |         |
r_Mode_p_CALCULATION.v_Second[2]_AND_185_o     |         |    3.675|         |         |
r_Mode_p_CALCULATION.v_Second[3]_AND_183_o     |         |    3.675|         |         |
r_Mode_p_CALCULATION.v_Second[4]_AND_180_o     |         |    3.675|         |         |
r_Mode_p_CALCULATION.v_Second[5]_AND_178_o     |         |    3.675|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o|         |    4.235|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o|         |    4.247|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o|         |    4.184|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o|         |    4.058|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o|         |    3.988|         |         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o|         |    4.150|         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
CLK                                          |         |         |    3.956|         |
r_Clk_1_Hz                                   |         |         |    2.578|         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o|         |         |    2.646|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
CLK                                          |         |         |    3.956|         |
r_Clk_1_Hz                                   |         |         |    2.641|         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o|         |         |    2.709|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
CLK                                          |         |         |    3.956|         |
r_Clk_1_Hz                                   |         |         |    2.578|         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o|         |         |    2.646|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
CLK                                          |         |         |    3.956|         |
r_Clk_1_Hz                                   |         |         |    2.610|         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o|         |         |    2.678|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o
---------------------------------------------+---------+---------+---------+---------+
                                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------+---------+---------+---------+---------+
CLK                                          |         |         |    3.956|         |
r_Clk_1_Hz                                   |         |         |    2.610|         |
r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o|         |         |    2.678|         |
---------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_214_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                     |         |         |    3.621|         |
r_Mode_p_CALCULATION.v_Hour[4]_AND_156_o|         |         |    3.798|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_216_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                     |         |         |    3.633|         |
r_Mode_p_CALCULATION.v_Hour[3]_AND_158_o|         |         |    3.810|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_218_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                     |         |         |    3.633|         |
r_Mode_p_CALCULATION.v_Hour[2]_AND_160_o|         |         |    3.810|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_220_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                     |         |         |    3.498|         |
r_Mode_p_CALCULATION.v_Hour[1]_AND_162_o|         |         |    3.675|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Hour_Temp[5]_AND_222_o
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
CLK                                     |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                     |         |         |    3.432|         |
r_Mode_p_CALCULATION.v_Hour[0]_AND_164_o|         |         |    3.609|         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    5.063|         |
r_Clk_1_Hz                                     |         |         |    3.797|         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o|         |         |    3.974|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    3.956|         |
r_Clk_1_Hz                                     |         |         |    2.671|         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o|         |         |    2.739|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    3.956|         |
r_Clk_1_Hz                                     |         |         |    2.641|         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o|         |         |    2.709|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    5.063|         |
r_Clk_1_Hz                                     |         |         |    3.642|         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o|         |         |    3.819|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    5.063|         |
r_Clk_1_Hz                                     |         |         |    3.642|         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o|         |         |    3.819|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    3.956|         |
r_Clk_1_Hz                                     |         |         |    2.729|         |
r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o|         |         |    2.797|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_202_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.729|         |
r_Mode_p_CALCULATION.v_Minute[5]_AND_166_o|         |         |    3.906|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_204_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.715|         |
r_Mode_p_CALCULATION.v_Minute[4]_AND_169_o|         |         |    3.892|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_206_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.735|         |
r_Mode_p_CALCULATION.v_Minute[3]_AND_171_o|         |         |    3.912|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_208_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.683|         |
r_Mode_p_CALCULATION.v_Minute[2]_AND_172_o|         |         |    3.860|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_210_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.544|         |
r_Mode_p_CALCULATION.v_Minute[1]_AND_174_o|         |         |    3.721|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Minute_Temp[6]_AND_212_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.469|         |
r_Mode_p_CALCULATION.v_Minute[0]_AND_177_o|         |         |    3.646|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second[0]_AND_188_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    4.906|         |
r_Clk_1_Hz                                     |         |         |    2.627|         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o|         |         |    2.775|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second[1]_AND_187_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    3.839|         |
r_Clk_1_Hz                                     |         |         |    3.888|         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o|         |         |    4.065|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second[2]_AND_185_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    3.839|         |
r_Clk_1_Hz                                     |         |         |    3.855|         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o|         |         |    4.032|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second[3]_AND_183_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    3.839|         |
r_Clk_1_Hz                                     |         |         |    3.855|         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o|         |         |    4.032|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second[4]_AND_180_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    4.906|         |
r_Clk_1_Hz                                     |         |         |    2.627|         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o|         |         |    2.775|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second[5]_AND_178_o
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
CLK                                            |         |         |    4.906|         |
r_Clk_1_Hz                                     |         |         |    2.595|         |
r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o|         |         |    2.743|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_190_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.498|         |
r_Mode_p_CALCULATION.v_Second[5]_AND_178_o|         |         |    3.675|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_192_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.498|         |
r_Mode_p_CALCULATION.v_Second[4]_AND_180_o|         |         |    3.675|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_194_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.498|         |
r_Mode_p_CALCULATION.v_Second[3]_AND_183_o|         |         |    3.675|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_196_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.498|         |
r_Mode_p_CALCULATION.v_Second[2]_AND_185_o|         |         |    3.675|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_198_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.338|         |
r_Mode_p_CALCULATION.v_Second[1]_AND_187_o|         |         |    3.515|         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock r_Mode_p_CALCULATION.v_Second_Temp[6]_AND_200_o
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
CLK                                       |         |         |   10.185|         |
Inst_DIV20M_2/r_Clk                       |         |         |    3.338|         |
r_Mode_p_CALCULATION.v_Second[0]_AND_188_o|         |         |    3.515|         |
------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 12.48 secs
 
--> 

Total memory usage is 4507416 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   96 (   0 filtered)
Number of infos    :   11 (   0 filtered)

