/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [7:0] _01_;
  reg [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [23:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~((celloutsig_0_4z[8] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_10z = ~((celloutsig_1_1z | celloutsig_1_8z[7]) & celloutsig_1_8z[9]);
  assign celloutsig_1_11z = ~((celloutsig_1_9z | celloutsig_1_8z[2]) & celloutsig_1_6z[1]);
  assign celloutsig_0_9z = ~((celloutsig_0_1z | celloutsig_0_6z) & celloutsig_0_6z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[58]);
  assign celloutsig_0_16z = celloutsig_0_14z | ~(celloutsig_0_1z);
  assign celloutsig_0_23z = celloutsig_0_6z | ~(celloutsig_0_13z);
  assign celloutsig_0_69z = celloutsig_0_27z ^ celloutsig_0_16z;
  assign celloutsig_1_2z = celloutsig_1_1z ^ in_data[163];
  assign celloutsig_1_5z = in_data[97] ^ celloutsig_1_3z;
  assign celloutsig_1_7z = celloutsig_1_3z ^ celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_10z ^ celloutsig_1_4z[9];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_9z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_7z[9:5], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_14z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_11z[10:8];
  assign celloutsig_0_0z = in_data[68:65] < in_data[80:77];
  assign celloutsig_1_19z = celloutsig_1_8z[10:8] < celloutsig_1_14z[4:2];
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z } < { celloutsig_0_11z[13:2], celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_4z[9:7], celloutsig_0_0z, celloutsig_0_13z } < { celloutsig_0_7z[13:12], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_27z = celloutsig_0_17z[9:4] < { celloutsig_0_26z[2:1], celloutsig_0_0z, _02_ };
  assign celloutsig_1_8z = { celloutsig_1_4z[12:6], celloutsig_1_6z } % { 1'h1, in_data[167:155] };
  assign celloutsig_1_14z = { celloutsig_1_6z[6:4], _00_, _00_ } % { 1'h1, celloutsig_1_8z[9:4], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_10z = celloutsig_0_7z[5:0] != { celloutsig_0_8z[2], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_7z[13:7] != { celloutsig_0_4z[9:4], celloutsig_0_10z };
  assign celloutsig_0_2z = celloutsig_0_1z != celloutsig_0_0z;
  assign celloutsig_1_4z = { celloutsig_1_0z[5:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_0z[7], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_7z[10:0], celloutsig_0_10z } | { celloutsig_0_7z[6:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_4z[3:1], celloutsig_0_20z } | celloutsig_0_11z[8:5];
  assign celloutsig_0_3z = ~^ { in_data[52:47], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_68z = ~^ celloutsig_0_24z[20:7];
  assign celloutsig_1_1z = ~^ { in_data[145:139], celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ { in_data[180:168], celloutsig_1_1z };
  assign celloutsig_0_25z = ~^ { celloutsig_0_17z[8:2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_3z } >> { in_data[87:75], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_11z[17:15], celloutsig_0_6z } >> { in_data[26:25], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_22z, celloutsig_0_18z } >> { _01_[6:4], celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_5z = { in_data[88:86], celloutsig_0_0z } << celloutsig_0_4z[4:1];
  assign celloutsig_1_6z = { in_data[134], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } << { in_data[145:141], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z } << celloutsig_0_7z[9:3];
  assign celloutsig_0_19z = { celloutsig_0_8z[4:0], _01_, celloutsig_0_18z, celloutsig_0_0z } << { celloutsig_0_7z[7:5], celloutsig_0_17z };
  assign celloutsig_0_4z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } ^ { in_data[38:27], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[145:138] ^ in_data[136:129];
  assign celloutsig_0_11z = { celloutsig_0_4z[11:4], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z } ^ { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_24z = in_data[67:44] ^ { celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~((celloutsig_1_2z & celloutsig_1_1z) | celloutsig_1_3z);
  assign celloutsig_0_20z = ~((celloutsig_0_2z & celloutsig_0_6z) | celloutsig_0_2z);
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
