# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../tetris_project.srcs/sources_1/new/Grid_Memory.vhd" \
"../../../../tetris_project.srcs/sim_1/new/Grid_Memory_tb.vhd" \

# Do not sort compile order
nosort
