// Seed: 2756577970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  supply1 id_5;
  logic   id_6;
  assign #id_7 id_5 = -1'b0;
  assign module_1.id_0 = 0;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    output supply1 id_0,
    input tri1 _id_1
);
  logic id_3;
  ;
  logic id_4[|  id_1 : -1];
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_3
  );
  wire [1 : 1] id_5;
endmodule
