Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: Top_OExp09_IP2MCPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_OExp09_IP2MCPU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_OExp09_IP2MCPU"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : Top_OExp09_IP2MCPU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\REG32.v" into library work
Parsing module <REG32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX8T1_32.v" into library work
Parsing module <MUX8T1_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX4T1_32.v" into library work
Parsing module <MUX4T1_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX2T1_5.v" into library work
Parsing module <MUX4T1_5>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX2T1_32.v" into library work
Parsing module <MUX2T1_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MC14495_ZJU.vf" into library work
Parsing module <MC14495_ZJU>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Ext_imm16.v" into library work
Parsing module <Ext_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Coprocessor.v" into library work
Parsing module <Coprocessor>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SSeg_map_io.v" into library work
Parsing module <SSeg_map>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Seg_map.v" into library work
Parsing module <Seg_map>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Scansync.v" into library work
Parsing module <ScanSync>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\P2S_IO.v" into library work
Parsing module <P2S>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" into library work
Parsing module <M_datapath>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX2T1_64.v" into library work
Parsing module <MUX2T1_64>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Mctrl.v" into library work
Parsing module <ctrl>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\LED_P2S_IO.v" into library work
Parsing module <LED_P2S>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\HexTo8SEG.v" into library work
Parsing module <HexTo8SEG>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\UARTFIFO.v" into library work
Parsing module <UARTFiFo>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\UART.v" into library work
Parsing module <UART_RX>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SSeg7_Dev.vf" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SPIO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SEnter_2_32_IO.v" into library work
Parsing module <SEnter_2_32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Seg7_Dev.v" into library work
Parsing module <Seg7_Dev>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\PIO_IO.v" into library work
Parsing module <PIO>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Multi_CPU.v" into library work
Parsing module <Multi_CPU>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Multi_8CH32_IO.v" into library work
Parsing module <Multi_8CH32>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MIO_BUS_IO.v" into library work
Parsing module <MIO_BUS>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\ipcore_dir\RAM_B.v" into library work
Parsing module <RAM_B>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Counter_x_IO.v" into library work
Parsing module <Counter_x>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\clk_V4toV2.v" into library work
Parsing module <clk_V4toV2>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Byte2Word.v" into library work
Parsing module <BYTE2WORD>.
Analyzing Verilog file "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" into library work
Parsing module <Top_OExp09_IP2MCPU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_OExp09_IP2MCPU>.

Elaborating module <clk_V4toV2>.

Elaborating module <IBUFDS>.

Elaborating module <SEnter_2_32>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SEnter_2_32_IO.v" Line 21: Empty module <SEnter_2_32> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" Line 123: Assignment to Ai ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" Line 124: Assignment to Bi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" Line 125: Assignment to blink ignored, since the identifier is never used

Elaborating module <Multi_CPU>.

Elaborating module <ctrl>.

Elaborating module <M_datapath>.

Elaborating module <MUX4T1_32>.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 77: Size mismatch in connection of port <I0>. Formal port size is 32-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 78: Size mismatch in connection of port <I1>. Formal port size is 32-bit while actual signal size is 5-bit.

Elaborating module <Coprocessor>.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 88: Size mismatch in connection of port <addr>. Formal port size is 5-bit while actual signal size is 32-bit.

Elaborating module <REG32>.

Elaborating module <MUX8T1_32>.

Elaborating module <MUX2T1_32>.

Elaborating module <alu>.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" Line 38: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" Line 54: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" Line 58: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" Line 68: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" Line 71: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v" Line 72: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <Regs>.

Elaborating module <MUX4T1_5>.

Elaborating module <Ext_32>.
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 71: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 77: Input port I2[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 95: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 111: Input port I6[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 142: Input port I3[31] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v" Line 177: Input port I3[4] is not connected on this instance

Elaborating module <INV>.

Elaborating module <AND2>.

Elaborating module <RAM_B>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\ipcore_dir\RAM_B.v" Line 39: Empty module <RAM_B> remains a black box.

Elaborating module <MIO_BUS>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MIO_BUS_IO.v" Line 21: Empty module <MIO_BUS> remains a black box.

Elaborating module <UART_RX>.

Elaborating module <UARTFiFo>.
WARNING:HDLCompiler:189 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" Line 190: Size mismatch in connection of port <m_data>. Formal port size is 8-bit while actual signal size is 32-bit.

Elaborating module <BYTE2WORD>.

Elaborating module <Multi_8CH32>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Multi_8CH32_IO.v" Line 21: Empty module <Multi_8CH32> remains a black box.

Elaborating module <SSeg7_Dev>.

Elaborating module <P2S>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\P2S_IO.v" Line 21: Empty module <P2S> remains a black box.

Elaborating module <SSeg_map>.

Elaborating module <HexTo8SEG>.

Elaborating module <MC14495_ZJU>.

Elaborating module <AND4>.

Elaborating module <OR4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <OR2>.

Elaborating module <MUX2T1_64>.

Elaborating module <SPIO>.

Elaborating module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\LED_P2S_IO.v" Line 21: Empty module <LED_P2S(DATA_BITS=16,DATA_COUNT_BITS=4)> remains a black box.

Elaborating module <clk_div>.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" Line 273: Assignment to Pulse ignored, since the identifier is never used

Elaborating module <Counter_x>.
WARNING:HDLCompiler:1127 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Counter_x_IO.v" Line 43: Assignment to M2 ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Counter_x_IO.v" Line 36: Net <counter1[32]> does not have a driver.

Elaborating module <Seg7_Dev>.

Elaborating module <ScanSync>.

Elaborating module <Seg_map>.

Elaborating module <PIO>.
WARNING:HDLCompiler:1499 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\PIO_IO.v" Line 21: Empty module <PIO> remains a black box.

Elaborating module <VCC>.

Elaborating module <GND>.
WARNING:HDLCompiler:552 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" Line 195: Input port addrIn[9] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_OExp09_IP2MCPU>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v".
WARNING:Xst:2898 - Port 'addrIn', unconnected in block instance 'b2w', is tied to GND.
WARNING:Xst:2898 - Port 'dataIn', unconnected in block instance 'b2w', is tied to GND.
WARNING:Xst:2898 - Port 'weIn', unconnected in block instance 'b2w', is tied to GND.
WARNING:Xst:2898 - Port 'enIn', unconnected in block instance 'b2w', is tied to GND.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 118: Output port <Ai> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 118: Output port <Bi> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 118: Output port <blink> of the instance <M4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 127: Output port <CPU_MIO> of the instance <U1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 179: Output port <s_load> of the instance <Queue> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 179: Output port <m_load> of the instance <Queue> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 179: Output port <s_ready> of the instance <Queue> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 195: Output port <addrOut> of the instance <b2w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 195: Output port <weOut> of the instance <b2w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 195: Output port <enOut> of the instance <b2w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 246: Output port <GPIOf0> of the instance <U7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 263: Output port <pulse_out> of the instance <U9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 296: Output port <counter_set> of the instance <U71> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MCPU_SOC.v" line 296: Output port <GPIOf0> of the instance <U71> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Top_OExp09_IP2MCPU> synthesized.

Synthesizing Unit <clk_V4toV2>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\clk_V4toV2.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_1_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_V4toV2> synthesized.

Synthesizing Unit <Multi_CPU>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Multi_CPU.v".
WARNING:Xst:647 - Input <INT> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Multi_CPU> synthesized.

Synthesizing Unit <ctrl>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Mctrl.v".
        IF = 5'b00000
        ID = 5'b00001
        Exe_Mem = 5'b00010
        Mem_RD = 5'b00011
        LW_WB = 5'b00100
        Mem_WD = 5'b00101
        Exe_R = 5'b00110
        R_WB = 5'b00111
        Exe_I = 5'b01000
        I_WB = 5'b01001
        Exe_Lui = 5'b01010
        Exe_Beq = 5'b01011
        Exe_Bne = 5'b01100
        Jal = 5'b01101
        Jr = 5'b01110
        J = 5'b01111
        Exe_R_S = 5'b10000
        Mem_WD_H = 5'b10001
        Mem_WD_B = 5'b10010
        LW_WB_H = 5'b10011
        LW_WB_B = 5'b10100
        Jalr = 5'b10101
        mtc0 = 5'b10110
        mfc0 = 5'b10111
        Eret = 5'b11000
        Syscall_save = 5'b11001
        Syscall_jmp = 5'b11010
        Error = 5'b11111
        value0 = 29'b00000100101000000001000000000
        value1 = 29'b00000000000000000011000000000
        value2 = 29'b00000000000000000110000000000
        value3 = 29'b00000001100000000000000010000
        value4 = 29'b00000000000010000000100000000
        value5 = 29'b00000001010000000000000010000
        value6 = 29'b00000000000000000100000000000
        value7 = 29'b00000000000000000000101000000
        value8 = 29'b00000000000000000110000000000
        value9 = 29'b00000000000000000000100000000
        valueA = 29'b00000000000100000110100000000
        valueB = 29'b00000010000000010100000100000
        valueC = 29'b00000010000000010100000000000
        valueD = 29'b00000100000110100000110000000
        valueE = 29'b00000100000000110100000000000
        valueF = 29'b00000100000000100000000000000
        valueG = 29'b00000000000000001000000000000
        valueH = 29'b00000001010000000000000010100
        valueI = 29'b00000001010000000000000011000
        valueJ = 29'b00000000000010000000100000001
        valueK = 29'b00000000000010000000100000010
        valueL = 29'b00000100000110110100101000000
        valueM = 29'b10000000000000000100000000000
        valueN = 29'b00000000000010000000100000011
        valueO = 29'b00000100000001000000000000000
        valueP = 29'b10101000000000000100000000000
        valueQ = 29'b00000100000001010000000000000
        AND = 4'b0000
        OR = 4'b0001
        ADD = 4'b0010
        XOR = 4'b0011
        NOR = 4'b0100
        SLT = 4'b0101
        SUB = 4'b0110
        SLTU = 4'b0111
        SRL = 4'b1000
        SLL = 4'b1001
        SRA = 4'b1010
        MUL = 4'b1011
        ADDU = 4'b1100
        SUBU = 4'b1101
WARNING:Xst:647 - Input <Inst_in<20:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zero> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <overflow> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 77                                             |
    | Inputs             | 37                                             |
    | Outputs            | 30                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ctrl> synthesized.

Synthesizing Unit <M_datapath>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\M_datapath.v".
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'DATA2CP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'DATA2CP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I2', unconnected in block instance 'ADRESSTOCP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'ADRESSTOCP0MUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'DATAOUTMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I6', unconnected in block instance 'PCMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I7', unconnected in block instance 'PCMUX', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'ALUMUXA', is tied to GND.
WARNING:Xst:2898 - Port 'I3', unconnected in block instance 'WAddMUX', is tied to GND.
    Summary:
	no macro.
Unit <M_datapath> synthesized.

Synthesizing Unit <MUX4T1_32>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX4T1_32.v".
    Found 32-bit 4-to-1 multiplexer for signal <o> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_32> synthesized.

Synthesizing Unit <Coprocessor>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Coprocessor.v".
    Found 960-bit register for signal <n0041[959:0]>.
    Found 32-bit 30-to-1 multiplexer for signal <rdata> created at line 30.
    Summary:
	inferred 960 D-type flip-flop(s).
	inferred  31 Multiplexer(s).
Unit <Coprocessor> synthesized.

Synthesizing Unit <REG32>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\REG32.v".
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <REG32> synthesized.

Synthesizing Unit <MUX8T1_32>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX8T1_32.v".
    Found 32-bit 7-to-1 multiplexer for signal <o> created at line 35.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX8T1_32> synthesized.

Synthesizing Unit <MUX2T1_32>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX2T1_32.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_32> synthesized.

Synthesizing Unit <alu>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\alu.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
    Found 33-bit subtractor for signal <res_sub> created at line 36.
    Found 32-bit subtractor for signal <res_subu> created at line 47.
    Found 33-bit adder for signal <n0050> created at line 35.
    Found 32-bit shifter logical left for signal <res_sll> created at line 29
    Found 32-bit shifter logical right for signal <res_srl> created at line 29
    Found 32-bit shifter arithmetic right for signal <res_sra> created at line 29
    Found 16x16-bit multiplier for signal <res_mul> created at line 44.
    Found 32-bit 15-to-1 multiplexer for signal <res> created at line 51.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 38
    Found 32-bit comparator greater for signal <B[31]_A[31]_LessThan_9_o> created at line 39
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <alu> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Regs.v".
    Found 992-bit register for signal <n0051[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 30.
    Found 32-bit 31-to-1 multiplexer for signal <R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 31.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <MUX4T1_5>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX2T1_5.v".
    Found 5-bit 4-to-1 multiplexer for signal <o> created at line 31.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX4T1_5> synthesized.

Synthesizing Unit <Ext_32>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Ext_imm16.v".
    Summary:
	no macro.
Unit <Ext_32> synthesized.

Synthesizing Unit <UART_RX>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\UART.v".
        COUNTER_MSB = 9
    Found 32-bit register for signal <TESTD>.
    Found 2-bit register for signal <state>.
    Found 10-bit register for signal <counter>.
    Found 1-bit register for signal <RX_Ready>.
    Found 8-bit register for signal <Rx_Data>.
    Found 9-bit register for signal <Rx_shift>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <counter[9]_GND_22_o_add_13_OUT> created at line 78.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <UART_RX> synthesized.

Synthesizing Unit <UARTFiFo>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\UARTFIFO.v".
        WIDTH = 8
        DEPTH_BITS = 7
    Found 128x8-bit dual-port RAM <Mram_data> for signal <data>.
    Found 7-bit register for signal <rdPtr>.
    Found 8-bit register for signal <m_data>.
    Found 1-bit register for signal <m_valid>.
    Found 7-bit register for signal <rdPtrSync>.
    Found 7-bit register for signal <wrPtrSync>.
    Found 7-bit register for signal <wrPtr>.
    Found 7-bit subtractor for signal <s_load> created at line 56.
    Found 7-bit subtractor for signal <m_load> created at line 74.
    Found 7-bit adder for signal <wrPtr_add1> created at line 54.
    Found 7-bit adder for signal <rdPtr[6]_GND_24_o_add_11_OUT> created at line 67.
    Found 7-bit comparator not equal for signal <n0007> created at line 55
    Found 7-bit comparator equal for signal <n0017> created at line 70
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <UARTFiFo> synthesized.

Synthesizing Unit <BYTE2WORD>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Byte2Word.v".
        ADDR_WIDTH = 10
WARNING:Xst:647 - Input <dataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <addr_internal>.
    Found 32-bit register for signal <data_internal>.
    Found 2-bit register for signal <byteCnt>.
    Found 1-bit register for signal <we_internal>.
    Found 10-bit adder for signal <addr_internal[9]_GND_49_o_add_5_OUT> created at line 52.
    Found 2-bit adder for signal <byteCnt[1]_GND_49_o_add_7_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BYTE2WORD> synthesized.

Synthesizing Unit <SSeg7_Dev>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SSeg7_Dev.vf".
    Summary:
	no macro.
Unit <SSeg7_Dev> synthesized.

Synthesizing Unit <SSeg_map>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SSeg_map_io.v".
WARNING:Xst:647 - Input <Disp_num<63:32>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SSeg_map> synthesized.

Synthesizing Unit <HexTo8SEG>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\HexTo8SEG.v".
    Summary:
	no macro.
Unit <HexTo8SEG> synthesized.

Synthesizing Unit <MC14495_ZJU>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MC14495_ZJU.vf".
    Summary:
	no macro.
Unit <MC14495_ZJU> synthesized.

Synthesizing Unit <MUX2T1_64>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\MUX2T1_64.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2T1_64> synthesized.

Synthesizing Unit <SPIO>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\SPIO.v".
    Found 2-bit register for signal <counter_set>.
    Found 16-bit register for signal <LED>.
    Found 14-bit register for signal <GPIOf0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SPIO> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_65_o_add_0_OUT> created at line 33.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Counter_x>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Counter_x_IO.v".
WARNING:Xst:647 - Input <clk1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <counter1<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <counter2<32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 24-bit register for signal <counter_Ctrl>.
    Found 33-bit register for signal <counter0>.
    Found 32-bit register for signal <counter0_Lock>.
    Found 1-bit register for signal <sq0>.
    Found 1-bit register for signal <M0>.
    Found 1-bit register for signal <clr0>.
    Found 33-bit subtractor for signal <counter0[32]_GND_67_o_sub_26_OUT> created at line 77.
    Found 33-bit 4-to-1 multiplexer for signal <counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT> created at line 70.
    Found 1-bit comparator not equal for signal <n0017> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  92 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Counter_x> synthesized.

Synthesizing Unit <Seg7_Dev>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Seg7_Dev.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Seg7_Dev> synthesized.

Synthesizing Unit <ScanSync>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Scansync.v".
    Found 8x4-bit Read Only RAM for signal <AN>
    Found 4-bit 8-to-1 multiplexer for signal <Hexo> created at line 30.
    Found 1-bit 8-to-1 multiplexer for signal <p> created at line 30.
    Found 1-bit 8-to-1 multiplexer for signal <LE> created at line 30.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
Unit <ScanSync> synthesized.

Synthesizing Unit <Seg_map>.
    Related source file is "C:\Users\89293\Desktop\SWORDSoC\UART_Queue\Lab1_V4_final\Seg_map.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Seg_map> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x8-bit dual-port RAM                               : 1
 8x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 13
 10-bit adder                                          : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 2
 7-bit adder                                           : 2
 7-bit subtractor                                      : 2
# Registers                                            : 32
 1-bit register                                        : 6
 10-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 2
 24-bit register                                       : 1
 32-bit register                                       : 9
 33-bit register                                       : 1
 7-bit register                                        : 4
 8-bit register                                        : 2
 9-bit register                                        : 1
 960-bit register                                      : 1
 992-bit register                                      : 1
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 123
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 6
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 30-to-1 multiplexer                            : 1
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 4
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 19
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SEnter_2_32.ngc>.
Reading core <MIO_BUS.ngc>.
Reading core <Multi_8CH32.ngc>.
Reading core <PIO.ngc>.
Reading core <ipcore_dir/RAM_B.ngc>.
Reading core <P2S.ngc>.
Reading core <LED_P2S.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <U9>.
Loading core <SEnter_2_32> for timing and area information for instance <M4>.
Loading core <MIO_BUS> for timing and area information for instance <U4>.
Loading core <Multi_8CH32> for timing and area information for instance <U5>.
Loading core <PIO> for timing and area information for instance <U71>.
Loading core <RAM_B> for timing and area information for instance <U3>.
Loading core <P2S> for timing and area information for instance <XLXI_1>.
Loading core <LED_P2S> for timing and area information for instance <LED_P2S>.
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <U10>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <U10>.

Synthesizing (advanced) Unit <BYTE2WORD>.
The following registers are absorbed into counter <addr_internal>: 1 register on signal <addr_internal>.
The following registers are absorbed into counter <byteCnt>: 1 register on signal <byteCnt>.
Unit <BYTE2WORD> synthesized (advanced).

Synthesizing (advanced) Unit <ScanSync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <ScanSync> synthesized (advanced).

Synthesizing (advanced) Unit <UARTFiFo>.
The following registers are absorbed into counter <wrPtr>: 1 register on signal <wrPtr>.
The following registers are absorbed into counter <rdPtr>: 1 register on signal <rdPtr>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <m_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <s_clk>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <wrPtr>         |          |
    |     diA            | connected to signal <s_data>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <m_clk>         | rise     |
    |     enB            | connected to internal node          | low      |
    |     addrB          | connected to signal <rdPtr>         |          |
    |     doB            | connected to signal <m_data>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <UARTFiFo> synthesized (advanced).

Synthesizing (advanced) Unit <clk_V4toV2>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_V4toV2> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).
WARNING:Xst:2677 - Node <counter_Ctrl_0> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_3> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_4> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_5> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_6> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_7> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_8> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_9> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_10> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_11> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_12> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_13> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_14> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_15> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_16> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_17> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_18> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_19> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_20> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_21> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_22> of sequential type is unconnected in block <Counter_x>.
WARNING:Xst:2677 - Node <counter_Ctrl_23> of sequential type is unconnected in block <Counter_x>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 128x8-bit dual-port block RAM                         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 2
 7-bit adder                                           : 1
 7-bit subtractor                                      : 2
# Counters                                             : 6
 10-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 2
 7-bit up counter                                      : 2
# Registers                                            : 2290
 Flip-Flops                                            : 2290
# Comparators                                          : 5
 1-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
 7-bit comparator equal                                : 1
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1115
 1-bit 2-to-1 multiplexer                              : 995
 1-bit 30-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 6
 32-bit 15-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 35
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 7-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 2
 33-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 19
 4-bit 8-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 8
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <UART_in/FSM_1> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/U1_1/FSM_0> on signal <state[1:5]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 10000 | 00011
 00110 | 00010
 01110 | 00110
 10101 | 00111
 11001 | 00101
 11000 | 00100
 10111 | 01100
 10110 | 01101
 00010 | 01111
 01000 | 01110
 01010 | 01010
 01111 | 01011
 01101 | 01001
 01011 | 01000
 01100 | 11000
 11111 | 11001
 00011 | 11011
 10010 | 11010
 10001 | 11110
 00101 | 11111
 10100 | 11101
 10011 | 11100
 00100 | 10100
 00111 | 10101
 01001 | 10111
 11010 | 10110
-------------------
WARNING:Xst:2677 - Node <convert/clkdiv_1> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_2> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_3> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_4> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_5> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_6> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_7> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_8> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_9> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_10> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_11> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_12> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_13> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_14> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_15> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_16> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_17> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_18> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_19> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_20> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_21> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_22> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_23> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_24> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_25> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_26> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_27> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_28> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_29> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_30> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <convert/clkdiv_31> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.

Optimizing unit <REG32> ...

Optimizing unit <MC14495_ZJU> ...

Optimizing unit <Top_OExp09_IP2MCPU> ...

Optimizing unit <UART_RX> ...

Optimizing unit <M_datapath> ...

Optimizing unit <alu> ...

Optimizing unit <Coprocessor> ...

Optimizing unit <Regs> ...

Optimizing unit <ctrl> ...

Optimizing unit <UARTFiFo> ...

Optimizing unit <HexTo8SEG> ...

Optimizing unit <SPIO> ...

Optimizing unit <Counter_x> ...

Optimizing unit <Seg7_Dev> ...

Optimizing unit <BYTE2WORD> ...
WARNING:Xst:2677 - Node <U7/GPIOf0_13> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_12> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_11> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_10> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_9> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_8> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_7> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_6> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_5> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_4> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_3> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_2> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_1> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <U7/GPIOf0_0> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_9> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_8> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_7> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_6> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_5> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_4> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_3> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_2> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_1> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/addr_internal_0> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/byteCnt_1> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/byteCnt_0> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.
WARNING:Xst:2677 - Node <b2w/we_internal> of sequential type is unconnected in block <Top_OExp09_IP2MCPU>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_OExp09_IP2MCPU, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2329
 Flip-Flops                                            : 2329

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_OExp09_IP2MCPU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6070
#      AND2                        : 10
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 3
#      INV                         : 112
#      LUT1                        : 97
#      LUT2                        : 105
#      LUT3                        : 2153
#      LUT4                        : 298
#      LUT5                        : 510
#      LUT6                        : 1783
#      MUXCY                       : 276
#      MUXF7                       : 181
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 36
#      VCC                         : 5
#      XORCY                       : 231
# FlipFlops/Latches                : 2708
#      FD                          : 286
#      FDC                         : 87
#      FDCE                        : 2064
#      FDCE_1                      : 22
#      FDE                         : 144
#      FDE_1                       : 22
#      FDPE                        : 32
#      FDPE_1                      : 6
#      FDR                         : 2
#      FDRE                        : 43
# RAMS                             : 2
#      RAMB18E1                    : 1
#      RAMB36E1                    : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 59
#      IBUF                        : 22
#      IBUFDS                      : 1
#      OBUF                        : 36
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:            2708  out of  407600     0%  
 Number of Slice LUTs:                 5058  out of  203800     2%  
    Number used as Logic:              5058  out of  203800     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5819
   Number with an unused Flip Flop:    3111  out of   5819    53%  
   Number with an unused LUT:           761  out of   5819    13%  
   Number of fully used LUT-FF pairs:  1947  out of   5819    33%  
   Number of unique control sets:        42

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  60  out of    400    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    445     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  
 Number of DSP48E1s:                      1  out of    840     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
CLK_200M_P                         | IBUFDS                     | 1     |
convert/clkdiv_0                   | BUFG                       | 387   |
Clk_CPU(U8/Mmux_Clk_CPU11:O)       | BUFG(*)(U1/U1_2/PC/data_31)| 2244  |
U8/clkdiv_8                        | BUFG                       | 35    |
U9/clk1                            | BUFG                       | 41    |
M4/push(M4/push1:O)                | NONE(*)(M4/state_0)        | 3     |
-----------------------------------+----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                         | Buffer(FF name)                                                                                                                         | Load  |
---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+
Queue/BUS_0002(Queue/Mmux_BUS_000211:O)| NONE(Queue/Mram_data)                                                                                                                   | 4     |
U3/N1(U3/XST_GND:G)                    | NONE(U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)| 2     |
---------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.455ns (Maximum Frequency: 80.288MHz)
   Minimum input arrival time before clock: 2.109ns
   Maximum output required time after clock: 6.591ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_200M_P'
  Clock period: 0.741ns (frequency: 1349.255MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.741ns (Levels of Logic = 2)
  Source:            convert/clkdiv_0 (FF)
  Destination:       convert/clkdiv_0 (FF)
  Source Clock:      CLK_200M_P rising
  Destination Clock: CLK_200M_P rising

  Data Path: convert/clkdiv_0 to convert/clkdiv_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.236   0.339  convert/clkdiv_0 (convert/clkdiv_0)
     INV:I->O              0   0.054   0.000  convert/Mcount_clkdiv_lut<0>1_INV_0 (convert/Mcount_clkdiv_lut<0>1)
     XORCY:LI->O           1   0.112   0.000  convert/Mcount_clkdiv_xor<0> (Result<0>)
     FD:D                     -0.000          convert/clkdiv_0
    ----------------------------------------
    Total                      0.741ns (0.402ns logic, 0.339ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'convert/clkdiv_0'
  Clock period: 12.455ns (frequency: 80.288MHz)
  Total number of paths / destination ports: 15141 / 644
-------------------------------------------------------------------------
Delay:               6.228ns (Levels of Logic = 10)
  Source:            Queue/Mram_data (RAM)
  Destination:       U6/XLXI_1/buffer_55 (FF)
  Source Clock:      convert/clkdiv_0 falling
  Destination Clock: convert/clkdiv_0 rising

  Data Path: Queue/Mram_data to U6/XLXI_1/buffer_55
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO5    2   1.800   0.410  Queue/Mram_data (TESTQ<5>)
     begin scope: 'U5:data5<5>'
     LUT6:I4->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.417  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     INV:I->O              8   0.317   0.561  U6/XLXI_3/M1/XLXI_3 (U6/XLXI_3/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  U6/XLXI_3/M1/XLXI_5 (U6/XLXI_3/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U6/XLXI_3/M1/XLXI_17 (U6/XLXI_3/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U6/XLXI_3/M1/XLXI_47 (U6/XLXN_1<55>)
     LUT3:I2->O            1   0.043   0.613  U6/XLXI_4/Mmux_o511 (U6/XLXN_3<55>)
     begin scope: 'U6/XLXI_1:P_Data<55>'
     LUT6:I0->O            1   0.043   0.000  buffer_55_rstpot (buffer_55_rstpot)
     FD:D                     -0.000          buffer_55
    ----------------------------------------
    Total                      6.228ns (2.772ns logic, 3.456ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_CPU'
  Clock period: 9.095ns (frequency: 109.945MHz)
  Total number of paths / destination ports: 25409916 / 4380
-------------------------------------------------------------------------
Delay:               9.095ns (Levels of Logic = 12)
  Source:            U1/U1_2/IR/data_17 (FF)
  Destination:       U1/U1_2/PC/data_31 (FF)
  Source Clock:      Clk_CPU rising
  Destination Clock: Clk_CPU rising

  Data Path: U1/U1_2/IR/data_17 to U1/U1_2/PC/data_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           260   0.236   0.785  U1/U1_2/IR/data_17 (U1/U1_2/IR/data_17)
     LUT6:I0->O            1   0.043   0.522  U1/U1_2/Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_867 (U1/U1_2/Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_867)
     LUT6:I2->O            1   0.043   0.000  U1/U1_2/Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_322 (U1/U1_2/Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_322)
     MUXF7:I1->O           3   0.178   0.534  U1/U1_2/Regs/Mmux_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_2_f7_21 (U1/U1_2/Regs/R_addr_B[4]_register[31][31]_wide_mux_4_OUT<2>)
     LUT6:I2->O           16   0.043   0.422  U1/U1_2/ALUMUXB/Mmux_o231 (U1/U1_2/B<2>)
     DSP48E1:A2->P16       1   2.737   0.350  U1/U1_2/U1/Mmult_res_mul (U1/U1_2/U1/res_mul<16>)
     LUT3:I2->O            1   0.043   0.350  U1/U1_2/U1/ALU_operation<3>_713_SW0 (N139)
     LUT6:I5->O            1   0.043   0.350  U1/U1_2/U1/ALU_operation<3>_713 (U1/U1_2/U1/ALU_operation<3>_713)
     LUT6:I5->O            1   0.043   0.000  U1/U1_2/U1/ALU_operation<3>71_G (N180)
     MUXF7:I1->O           3   0.178   0.417  U1/U1_2/U1/ALU_operation<3>71 (U1/U1_2/res<16>)
     LUT6:I4->O            1   0.043   0.613  U1/U1_2/U1/res[31]_GND_13_o_equal_19_o<31>1 (U1/U1_2/U1/res[31]_GND_13_o_equal_19_o<31>)
     LUT6:I0->O            1   0.043   0.405  U1/U1_2/U1/res[31]_GND_13_o_equal_19_o<31>7 (U1/zero)
     LUT6:I4->O           32   0.043   0.469  U1/U1_2/CE (U1/U1_2/CE)
     FDCE:CE                   0.161          U1/U1_2/PC/data_0
    ----------------------------------------
    Total                      9.095ns (3.877ns logic, 5.218ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U8/clkdiv_8'
  Clock period: 2.221ns (frequency: 450.288MHz)
  Total number of paths / destination ports: 788 / 36
-------------------------------------------------------------------------
Delay:               2.221ns (Levels of Logic = 35)
  Source:            U10/counter0_0 (FF)
  Destination:       U10/counter0_32 (FF)
  Source Clock:      U8/clkdiv_8 rising
  Destination Clock: U8/clkdiv_8 rising

  Data Path: U10/counter0_0 to U10/counter0_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.367  U10/counter0_0 (U10/counter0_0)
     LUT1:I0->O            1   0.043   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<0>_rt (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<0>_rt)
     MUXCY:S->O            1   0.238   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<0> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<1> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<2> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<3> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<4> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<5> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<5>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<6> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<6>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<7> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<7>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<8> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<8>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<9> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<9>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<10> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<10>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<11> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<11>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<12> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<12>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<13> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<13>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<14> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<14>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<15> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<15>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<16> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<16>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<17> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<17>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<18> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<18>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<19> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<19>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<20> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<20>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<21> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<21>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<22> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<22>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<23> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<23>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<24> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<24>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<25> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<25>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<26> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<26>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<27> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<27>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<28> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<28>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<29> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<29>)
     MUXCY:CI->O           1   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<30> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<30>)
     MUXCY:CI->O           0   0.013   0.000  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<31> (U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_cy<31>)
     XORCY:CI->O           1   0.262   0.613  U10/Msub_counter0[32]_GND_67_o_sub_26_OUT_xor<32> (U10/counter0[32]_GND_67_o_sub_26_OUT<32>)
     LUT6:I0->O            1   0.043   0.000  U10/Mmux_counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT262 (U10/counter_Ctrl[2]_counter0[32]_wide_mux_26_OUT<32>)
     FDC:D                    -0.000          U10/counter0_32
    ----------------------------------------
    Total                      2.221ns (1.240ns logic, 0.980ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U9/clk1'
  Clock period: 2.152ns (frequency: 464.587MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.152ns (Levels of Logic = 7)
  Source:            U9/counter_8 (FF)
  Destination:       U9/Key_x_0 (FF)
  Source Clock:      U9/clk1 rising
  Destination Clock: U9/clk1 rising

  Data Path: U9/counter_8 to U9/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.236   0.615  counter_8 (counter<8>)
     LUT5:I0->O            1   0.043   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.013   0.378  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.054   0.373  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.161          Key_x_0
    ----------------------------------------
    Total                      2.152ns (0.786ns logic, 1.366ns route)
                                       (36.5% logic, 63.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'M4/push'
  Clock period: 1.069ns (frequency: 935.060MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            M4/state_0 (FF)
  Destination:       M4/state_0 (FF)
  Source Clock:      M4/push rising
  Destination Clock: M4/push rising

  Data Path: M4/state_0 to M4/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             19   0.236   0.440  state_0 (state<0>)
     INV:I->O              1   0.054   0.339  Result<0>1_INV_0 (Result<0>)
     FDE:D                    -0.000          state_0
    ----------------------------------------
    Total                      1.069ns (0.290ns logic, 0.779ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'convert/clkdiv_0'
  Total number of paths / destination ports: 1208 / 113
-------------------------------------------------------------------------
Offset:              2.089ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       U9/SW_OK_0 (FF)
  Destination Clock: convert/clkdiv_0 rising

  Data Path: SW<2> to U9/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.625  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'U9:SW<2>'
     LUT6:I0->O            1   0.043   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.013   0.471  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.054   0.429  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.161          SW_OK_0
    ----------------------------------------
    Total                      2.089ns (0.563ns logic, 1.525ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U9/clk1'
  Total number of paths / destination ports: 176 / 41
-------------------------------------------------------------------------
Offset:              2.109ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       U9/Key_x_1 (FF)
  Destination Clock: U9/clk1 rising

  Data Path: BTN_y<3> to U9/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.550  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'U9:Key_y<3>'
     LUT4:I0->O           12   0.043   0.674  out1 (n0016)
     LUT6:I0->O            3   0.043   0.362  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.043   0.350  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.043   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                    -0.000          Key_x_4
    ----------------------------------------
    Total                      2.109ns (0.172ns logic, 1.937ns route)
                                       (8.2% logic, 91.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'convert/clkdiv_0'
  Total number of paths / destination ports: 6104 / 17
-------------------------------------------------------------------------
Offset:              6.591ns (Levels of Logic = 11)
  Source:            Queue/Mram_data (RAM)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      convert/clkdiv_0 falling

  Data Path: Queue/Mram_data to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO5    2   1.800   0.410  Queue/Mram_data (TESTQ<5>)
     begin scope: 'U5:data5<5>'
     LUT6:I4->O            1   0.043   0.000  MUX1_DispData/Mmux_o_327 (MUX1_DispData/Mmux_o_327)
     MUXF7:I1->O          15   0.178   0.483  MUX1_DispData/Mmux_o_2_f7_26 (Disp_num<5>)
     end scope: 'U5:Disp_num<5>'
     LUT6:I4->O            1   0.043   0.000  U61/M2/Mmux_Hexo_41 (U61/M2/Mmux_Hexo_41)
     MUXF7:I0->O          11   0.176   0.395  U61/M2/Mmux_Hexo_2_f7_0 (U61/digit<1>)
     INV:I->O              8   0.317   0.561  U61/M1/XLXI_3 (U61/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  U61/M1/XLXI_5 (U61/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/Mmux_SEGMENT1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      6.591ns (2.948ns logic, 3.643ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U9/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.658ns (Levels of Logic = 2)
  Source:            U9/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      U9/clk1 rising

  Data Path: U9/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.236   0.422  Key_x_4 (Key_x<4>)
     end scope: 'U9:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.658ns (0.236ns logic, 0.422ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_CPU'
  Total number of paths / destination ports: 6534 / 19
-------------------------------------------------------------------------
Offset:              5.988ns (Levels of Logic = 12)
  Source:            U1/U1_1/state_FSM_FFd1 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      Clk_CPU rising

  Data Path: U1/U1_1/state_FSM_FFd1 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            108   0.236   0.747  U1/U1_1/state_FSM_FFd1 (U1/U1_1/state_FSM_FFd1)
     LUT6:I1->O           82   0.043   0.489  U1/U1_2/MMUX/Mmux_o241 (Addr_out<30>)
     begin scope: 'U5:data4<30>'
     LUT6:I5->O            1   0.043   0.000  MUX1_DispData/Mmux_o_323 (MUX1_DispData/Mmux_o_323)
     MUXF7:I1->O          15   0.178   0.573  MUX1_DispData/Mmux_o_2_f7_22 (Disp_num<30>)
     end scope: 'U5:Disp_num<30>'
     LUT6:I3->O            1   0.043   0.000  U61/M2/Mmux_Hexo_32 (U61/M2/Mmux_Hexo_32)
     MUXF7:I1->O          11   0.178   0.395  U61/M2/Mmux_Hexo_2_f7_1 (U61/digit<2>)
     INV:I->O              8   0.317   0.642  U61/M1/XLXI_2 (U61/M1/XLXN_61)
     AND4:I1->O            2   0.053   0.500  U61/M1/XLXI_5 (U61/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/Mmux_SEGMENT1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      5.988ns (1.348ns logic, 4.640ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U8/clkdiv_8'
  Total number of paths / destination ports: 720 / 8
-------------------------------------------------------------------------
Offset:              5.246ns (Levels of Logic = 11)
  Source:            U10/counter0_25 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      U8/clkdiv_8 rising

  Data Path: U10/counter0_25 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.236   0.512  U10/counter0_25 (U10/counter0_25)
     begin scope: 'U5:data3<25>'
     LUT6:I3->O            1   0.043   0.000  MUX1_DispData/Mmux_o_417 (MUX1_DispData/Mmux_o_417)
     MUXF7:I0->O          15   0.176   0.600  MUX1_DispData/Mmux_o_2_f7_16 (Disp_num<25>)
     end scope: 'U5:Disp_num<25>'
     LUT6:I2->O            1   0.043   0.000  U61/M2/Mmux_Hexo_31 (U61/M2/Mmux_Hexo_31)
     MUXF7:I1->O          11   0.178   0.395  U61/M2/Mmux_Hexo_2_f7_0 (U61/digit<1>)
     INV:I->O              8   0.317   0.561  U61/M1/XLXI_3 (U61/M1/XLXN_62)
     AND4:I2->O            2   0.134   0.500  U61/M1/XLXI_5 (U61/M1/XLXN_119)
     OR4:I3->O             1   0.161   0.603  U61/M1/XLXI_17 (U61/M1/XLXN_208)
     OR2:I1->O             1   0.053   0.350  U61/M1/XLXI_47 (U61/SEG_TXT<0>)
     LUT3:I2->O            1   0.043   0.339  U61/Mmux_SEGMENT1 (SEGMENT_0_OBUF)
     OBUF:I->O                 0.000          SEGMENT_0_OBUF (SEGMENT<0>)
    ----------------------------------------
    Total                      5.246ns (1.384ns logic, 3.862ns route)
                                       (26.4% logic, 73.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_P     |    0.741|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Clk_CPU
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Clk_CPU         |    9.095|         |    4.173|         |
U8/clkdiv_8     |    0.824|         |    1.237|         |
convert/clkdiv_0|    1.581|         |    1.650|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock M4/push
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
M4/push         |    1.069|         |         |         |
U9/clk1         |    0.818|         |         |         |
convert/clkdiv_0|    1.340|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock U8/clkdiv_8
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Clk_CPU         |         |    2.133|         |         |
U8/clkdiv_8     |    2.221|         |         |         |
convert/clkdiv_0|    1.659|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock U9/clk1
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
U9/clk1         |    2.152|         |         |         |
convert/clkdiv_0|    1.292|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock convert/clkdiv_0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
Clk_CPU         |    5.532|    4.601|         |         |
M4/push         |    1.928|         |         |         |
U8/clkdiv_8     |    4.763|         |         |         |
U9/clk1         |    1.100|         |         |         |
convert/clkdiv_0|    5.011|    6.228|    2.158|         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 37.10 secs
 
--> 

Total memory usage is 4728944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  156 (   0 filtered)
Number of infos    :   17 (   0 filtered)

