// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        in_elem_data_3_V_read,
        in_elem_data_4_V_read,
        in_elem_data_5_V_read,
        in_elem_data_6_V_read,
        in_elem_data_7_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write,
        res_stream_V_data_4_V_din,
        res_stream_V_data_4_V_full_n,
        res_stream_V_data_4_V_write,
        res_stream_V_data_5_V_din,
        res_stream_V_data_5_V_full_n,
        res_stream_V_data_5_V_write,
        res_stream_V_data_6_V_din,
        res_stream_V_data_6_V_full_n,
        res_stream_V_data_6_V_write,
        res_stream_V_data_7_V_din,
        res_stream_V_data_7_V_full_n,
        res_stream_V_data_7_V_write,
        res_stream_V_data_8_V_din,
        res_stream_V_data_8_V_full_n,
        res_stream_V_data_8_V_write,
        res_stream_V_data_9_V_din,
        res_stream_V_data_9_V_full_n,
        res_stream_V_data_9_V_write,
        res_stream_V_data_10_V_din,
        res_stream_V_data_10_V_full_n,
        res_stream_V_data_10_V_write,
        res_stream_V_data_11_V_din,
        res_stream_V_data_11_V_full_n,
        res_stream_V_data_11_V_write,
        res_stream_V_data_12_V_din,
        res_stream_V_data_12_V_full_n,
        res_stream_V_data_12_V_write,
        res_stream_V_data_13_V_din,
        res_stream_V_data_13_V_full_n,
        res_stream_V_data_13_V_write,
        res_stream_V_data_14_V_din,
        res_stream_V_data_14_V_full_n,
        res_stream_V_data_14_V_write,
        res_stream_V_data_15_V_din,
        res_stream_V_data_15_V_full_n,
        res_stream_V_data_15_V_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_elem_data_0_V_read;
input  [15:0] in_elem_data_1_V_read;
input  [15:0] in_elem_data_2_V_read;
input  [15:0] in_elem_data_3_V_read;
input  [15:0] in_elem_data_4_V_read;
input  [15:0] in_elem_data_5_V_read;
input  [15:0] in_elem_data_6_V_read;
input  [15:0] in_elem_data_7_V_read;
output  [15:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [15:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [15:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [15:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;
output  [15:0] res_stream_V_data_4_V_din;
input   res_stream_V_data_4_V_full_n;
output   res_stream_V_data_4_V_write;
output  [15:0] res_stream_V_data_5_V_din;
input   res_stream_V_data_5_V_full_n;
output   res_stream_V_data_5_V_write;
output  [15:0] res_stream_V_data_6_V_din;
input   res_stream_V_data_6_V_full_n;
output   res_stream_V_data_6_V_write;
output  [15:0] res_stream_V_data_7_V_din;
input   res_stream_V_data_7_V_full_n;
output   res_stream_V_data_7_V_write;
output  [15:0] res_stream_V_data_8_V_din;
input   res_stream_V_data_8_V_full_n;
output   res_stream_V_data_8_V_write;
output  [15:0] res_stream_V_data_9_V_din;
input   res_stream_V_data_9_V_full_n;
output   res_stream_V_data_9_V_write;
output  [15:0] res_stream_V_data_10_V_din;
input   res_stream_V_data_10_V_full_n;
output   res_stream_V_data_10_V_write;
output  [15:0] res_stream_V_data_11_V_din;
input   res_stream_V_data_11_V_full_n;
output   res_stream_V_data_11_V_write;
output  [15:0] res_stream_V_data_12_V_din;
input   res_stream_V_data_12_V_full_n;
output   res_stream_V_data_12_V_write;
output  [15:0] res_stream_V_data_13_V_din;
input   res_stream_V_data_13_V_full_n;
output   res_stream_V_data_13_V_write;
output  [15:0] res_stream_V_data_14_V_din;
input   res_stream_V_data_14_V_full_n;
output   res_stream_V_data_14_V_write;
output  [15:0] res_stream_V_data_15_V_din;
input   res_stream_V_data_15_V_full_n;
output   res_stream_V_data_15_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;
reg res_stream_V_data_4_V_write;
reg res_stream_V_data_5_V_write;
reg res_stream_V_data_6_V_write;
reg res_stream_V_data_7_V_write;
reg res_stream_V_data_8_V_write;
reg res_stream_V_data_9_V_write;
reg res_stream_V_data_10_V_write;
reg res_stream_V_data_11_V_write;
reg res_stream_V_data_12_V_write;
reg res_stream_V_data_13_V_write;
reg res_stream_V_data_14_V_write;
reg res_stream_V_data_15_V_write;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] kernel_data_V_4_8;
reg   [15:0] kernel_data_V_4_9;
reg   [15:0] kernel_data_V_4_10;
reg   [15:0] kernel_data_V_4_11;
reg   [15:0] kernel_data_V_4_12;
reg   [15:0] kernel_data_V_4_13;
reg   [15:0] kernel_data_V_4_14;
reg   [15:0] kernel_data_V_4_15;
reg   [15:0] kernel_data_V_4_16;
reg   [15:0] kernel_data_V_4_17;
reg   [15:0] kernel_data_V_4_18;
reg   [15:0] kernel_data_V_4_19;
reg   [15:0] kernel_data_V_4_20;
reg   [15:0] kernel_data_V_4_21;
reg   [15:0] kernel_data_V_4_22;
reg   [15:0] kernel_data_V_4_23;
reg   [15:0] kernel_data_V_4_32;
reg   [15:0] kernel_data_V_4_33;
reg   [15:0] kernel_data_V_4_34;
reg   [15:0] kernel_data_V_4_35;
reg   [15:0] kernel_data_V_4_36;
reg   [15:0] kernel_data_V_4_37;
reg   [15:0] kernel_data_V_4_38;
reg   [15:0] kernel_data_V_4_39;
reg   [15:0] kernel_data_V_4_40;
reg   [15:0] kernel_data_V_4_41;
reg   [15:0] kernel_data_V_4_42;
reg   [15:0] kernel_data_V_4_43;
reg   [15:0] kernel_data_V_4_44;
reg   [15:0] kernel_data_V_4_45;
reg   [15:0] kernel_data_V_4_46;
reg   [15:0] kernel_data_V_4_47;
reg   [15:0] kernel_data_V_4_56;
reg   [15:0] kernel_data_V_4_57;
reg   [15:0] kernel_data_V_4_58;
reg   [15:0] kernel_data_V_4_59;
reg   [15:0] kernel_data_V_4_60;
reg   [15:0] kernel_data_V_4_61;
reg   [15:0] kernel_data_V_4_62;
reg   [15:0] kernel_data_V_4_63;
reg   [15:0] kernel_data_V_4_64;
reg   [15:0] kernel_data_V_4_65;
reg   [15:0] kernel_data_V_4_66;
reg   [15:0] kernel_data_V_4_67;
reg   [15:0] kernel_data_V_4_68;
reg   [15:0] kernel_data_V_4_69;
reg   [15:0] kernel_data_V_4_70;
reg   [15:0] kernel_data_V_4_71;
reg   [15:0] kernel_data_V_4_0;
reg   [15:0] kernel_data_V_4_1;
reg   [15:0] kernel_data_V_4_2;
reg   [15:0] kernel_data_V_4_3;
reg   [15:0] kernel_data_V_4_4;
reg   [15:0] kernel_data_V_4_5;
reg   [15:0] kernel_data_V_4_6;
reg   [15:0] kernel_data_V_4_7;
reg   [15:0] kernel_data_V_4_24;
reg   [15:0] kernel_data_V_4_25;
reg   [15:0] kernel_data_V_4_26;
reg   [15:0] kernel_data_V_4_27;
reg   [15:0] kernel_data_V_4_28;
reg   [15:0] kernel_data_V_4_29;
reg   [15:0] kernel_data_V_4_30;
reg   [15:0] kernel_data_V_4_31;
reg   [15:0] kernel_data_V_4_48;
reg   [15:0] kernel_data_V_4_49;
reg   [15:0] kernel_data_V_4_50;
reg   [15:0] kernel_data_V_4_51;
reg   [15:0] kernel_data_V_4_52;
reg   [15:0] kernel_data_V_4_53;
reg   [15:0] kernel_data_V_4_54;
reg   [15:0] kernel_data_V_4_55;
reg   [31:0] sX_5;
reg   [31:0] sY_5;
reg   [31:0] pY_5;
reg   [31:0] pX_5;
reg    res_stream_V_data_0_V_blk_n;
wire    ap_CS_fsm_state3;
reg   [0:0] and_ln284_4_reg_1864;
reg    res_stream_V_data_1_V_blk_n;
reg    res_stream_V_data_2_V_blk_n;
reg    res_stream_V_data_3_V_blk_n;
reg    res_stream_V_data_4_V_blk_n;
reg    res_stream_V_data_5_V_blk_n;
reg    res_stream_V_data_6_V_blk_n;
reg    res_stream_V_data_7_V_blk_n;
reg    res_stream_V_data_8_V_blk_n;
reg    res_stream_V_data_9_V_blk_n;
reg    res_stream_V_data_10_V_blk_n;
reg    res_stream_V_data_11_V_blk_n;
reg    res_stream_V_data_12_V_blk_n;
reg    res_stream_V_data_13_V_blk_n;
reg    res_stream_V_data_14_V_blk_n;
reg    res_stream_V_data_15_V_blk_n;
reg   [31:0] sX_5_load_reg_1832;
wire   [0:0] icmp_ln284_fu_1593_p2;
reg   [0:0] icmp_ln284_reg_1837;
reg   [31:0] sY_5_load_reg_1842;
wire   [0:0] icmp_ln284_4_fu_1603_p2;
reg   [0:0] icmp_ln284_4_reg_1847;
reg   [31:0] pY_5_load_reg_1852;
reg   [31:0] pX_5_load_reg_1858;
wire   [0:0] and_ln284_4_fu_1661_p2;
wire   [0:0] icmp_ln303_fu_1747_p2;
reg   [0:0] icmp_ln303_reg_1868;
wire    io_acc_block_signal_op254;
reg    ap_block_state3;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_ready;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_done;
reg    ap_block_state3_on_subcall_done;
wire   [31:0] select_ln318_fu_1768_p3;
reg   [31:0] select_ln318_reg_1872;
wire   [0:0] icmp_ln307_fu_1787_p2;
reg   [0:0] icmp_ln307_reg_1877;
wire   [31:0] select_ln313_fu_1808_p3;
reg   [31:0] select_ln313_reg_1881;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start;
wire    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_idle;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_0;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_1;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_2;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_3;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_4;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_5;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_6;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_7;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_8;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_9;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_10;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_11;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_12;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_13;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_14;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_15;
reg    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_start;
wire    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_done;
wire    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_idle;
wire    call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_ready;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_0;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_1;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_2;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_3;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_4;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_5;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_6;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_7;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_8;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_9;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_10;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_11;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_12;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_13;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_14;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_15;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_16;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_17;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_18;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_19;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_20;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_21;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_22;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_23;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_24;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_25;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_26;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_27;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_28;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_29;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_30;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_31;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_32;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_33;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_34;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_35;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_36;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_37;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_38;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_39;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_40;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_41;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_42;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_43;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_44;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_45;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_46;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_47;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_48;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_49;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_50;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_51;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_52;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_53;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_54;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_55;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_56;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_57;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_58;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_59;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_60;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_61;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_62;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_63;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_64;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_65;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_66;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_67;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_68;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_69;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_70;
wire   [15:0] call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_71;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_370_p4;
reg   [31:0] storemerge_reg_366;
wire    ap_CS_fsm_state4;
reg    grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [31:0] add_ln311_fu_1792_p2;
wire   [31:0] add_ln316_fu_1752_p2;
wire   [30:0] tmp_12_fu_1613_p4;
wire   [30:0] tmp_13_fu_1633_p4;
wire   [0:0] icmp_ln284_15_fu_1623_p2;
wire   [0:0] icmp_ln284_16_fu_1643_p2;
wire   [0:0] and_ln284_3_fu_1655_p2;
wire   [0:0] and_ln284_fu_1649_p2;
wire   [31:0] add_ln318_fu_1763_p2;
wire   [31:0] add_ln313_fu_1803_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_condition_228;
reg    ap_condition_237;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 kernel_data_V_4_8 = 16'd0;
#0 kernel_data_V_4_9 = 16'd0;
#0 kernel_data_V_4_10 = 16'd0;
#0 kernel_data_V_4_11 = 16'd0;
#0 kernel_data_V_4_12 = 16'd0;
#0 kernel_data_V_4_13 = 16'd0;
#0 kernel_data_V_4_14 = 16'd0;
#0 kernel_data_V_4_15 = 16'd0;
#0 kernel_data_V_4_16 = 16'd0;
#0 kernel_data_V_4_17 = 16'd0;
#0 kernel_data_V_4_18 = 16'd0;
#0 kernel_data_V_4_19 = 16'd0;
#0 kernel_data_V_4_20 = 16'd0;
#0 kernel_data_V_4_21 = 16'd0;
#0 kernel_data_V_4_22 = 16'd0;
#0 kernel_data_V_4_23 = 16'd0;
#0 kernel_data_V_4_32 = 16'd0;
#0 kernel_data_V_4_33 = 16'd0;
#0 kernel_data_V_4_34 = 16'd0;
#0 kernel_data_V_4_35 = 16'd0;
#0 kernel_data_V_4_36 = 16'd0;
#0 kernel_data_V_4_37 = 16'd0;
#0 kernel_data_V_4_38 = 16'd0;
#0 kernel_data_V_4_39 = 16'd0;
#0 kernel_data_V_4_40 = 16'd0;
#0 kernel_data_V_4_41 = 16'd0;
#0 kernel_data_V_4_42 = 16'd0;
#0 kernel_data_V_4_43 = 16'd0;
#0 kernel_data_V_4_44 = 16'd0;
#0 kernel_data_V_4_45 = 16'd0;
#0 kernel_data_V_4_46 = 16'd0;
#0 kernel_data_V_4_47 = 16'd0;
#0 kernel_data_V_4_56 = 16'd0;
#0 kernel_data_V_4_57 = 16'd0;
#0 kernel_data_V_4_58 = 16'd0;
#0 kernel_data_V_4_59 = 16'd0;
#0 kernel_data_V_4_60 = 16'd0;
#0 kernel_data_V_4_61 = 16'd0;
#0 kernel_data_V_4_62 = 16'd0;
#0 kernel_data_V_4_63 = 16'd0;
#0 kernel_data_V_4_64 = 16'd0;
#0 kernel_data_V_4_65 = 16'd0;
#0 kernel_data_V_4_66 = 16'd0;
#0 kernel_data_V_4_67 = 16'd0;
#0 kernel_data_V_4_68 = 16'd0;
#0 kernel_data_V_4_69 = 16'd0;
#0 kernel_data_V_4_70 = 16'd0;
#0 kernel_data_V_4_71 = 16'd0;
#0 kernel_data_V_4_0 = 16'd0;
#0 kernel_data_V_4_1 = 16'd0;
#0 kernel_data_V_4_2 = 16'd0;
#0 kernel_data_V_4_3 = 16'd0;
#0 kernel_data_V_4_4 = 16'd0;
#0 kernel_data_V_4_5 = 16'd0;
#0 kernel_data_V_4_6 = 16'd0;
#0 kernel_data_V_4_7 = 16'd0;
#0 kernel_data_V_4_24 = 16'd0;
#0 kernel_data_V_4_25 = 16'd0;
#0 kernel_data_V_4_26 = 16'd0;
#0 kernel_data_V_4_27 = 16'd0;
#0 kernel_data_V_4_28 = 16'd0;
#0 kernel_data_V_4_29 = 16'd0;
#0 kernel_data_V_4_30 = 16'd0;
#0 kernel_data_V_4_31 = 16'd0;
#0 kernel_data_V_4_48 = 16'd0;
#0 kernel_data_V_4_49 = 16'd0;
#0 kernel_data_V_4_50 = 16'd0;
#0 kernel_data_V_4_51 = 16'd0;
#0 kernel_data_V_4_52 = 16'd0;
#0 kernel_data_V_4_53 = 16'd0;
#0 kernel_data_V_4_54 = 16'd0;
#0 kernel_data_V_4_55 = 16'd0;
#0 sX_5 = 32'd0;
#0 sY_5 = 32'd0;
#0 pY_5 = 32'd0;
#0 pX_5 = 32'd0;
#0 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg = 1'b0;
end

dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start),
    .ap_done(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_done),
    .ap_idle(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_idle),
    .ap_ready(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_ready),
    .kernel_data_V_4_0(kernel_data_V_4_0),
    .kernel_data_V_4_1(kernel_data_V_4_1),
    .kernel_data_V_4_2(kernel_data_V_4_2),
    .kernel_data_V_4_3(kernel_data_V_4_3),
    .kernel_data_V_4_4(kernel_data_V_4_4),
    .kernel_data_V_4_5(kernel_data_V_4_5),
    .kernel_data_V_4_6(kernel_data_V_4_6),
    .kernel_data_V_4_7(kernel_data_V_4_7),
    .kernel_data_V_4_8(kernel_data_V_4_8),
    .kernel_data_V_4_9(kernel_data_V_4_9),
    .kernel_data_V_4_10(kernel_data_V_4_10),
    .kernel_data_V_4_11(kernel_data_V_4_11),
    .kernel_data_V_4_12(kernel_data_V_4_12),
    .kernel_data_V_4_13(kernel_data_V_4_13),
    .kernel_data_V_4_14(kernel_data_V_4_14),
    .kernel_data_V_4_15(kernel_data_V_4_15),
    .kernel_data_V_4_16(kernel_data_V_4_16),
    .kernel_data_V_4_17(kernel_data_V_4_17),
    .kernel_data_V_4_18(kernel_data_V_4_18),
    .kernel_data_V_4_19(kernel_data_V_4_19),
    .kernel_data_V_4_20(kernel_data_V_4_20),
    .kernel_data_V_4_21(kernel_data_V_4_21),
    .kernel_data_V_4_22(kernel_data_V_4_22),
    .kernel_data_V_4_23(kernel_data_V_4_23),
    .kernel_data_V_4_24(kernel_data_V_4_24),
    .kernel_data_V_4_25(kernel_data_V_4_25),
    .kernel_data_V_4_26(kernel_data_V_4_26),
    .kernel_data_V_4_27(kernel_data_V_4_27),
    .kernel_data_V_4_28(kernel_data_V_4_28),
    .kernel_data_V_4_29(kernel_data_V_4_29),
    .kernel_data_V_4_30(kernel_data_V_4_30),
    .kernel_data_V_4_31(kernel_data_V_4_31),
    .kernel_data_V_4_32(kernel_data_V_4_32),
    .kernel_data_V_4_33(kernel_data_V_4_33),
    .kernel_data_V_4_34(kernel_data_V_4_34),
    .kernel_data_V_4_35(kernel_data_V_4_35),
    .kernel_data_V_4_36(kernel_data_V_4_36),
    .kernel_data_V_4_37(kernel_data_V_4_37),
    .kernel_data_V_4_38(kernel_data_V_4_38),
    .kernel_data_V_4_39(kernel_data_V_4_39),
    .kernel_data_V_4_40(kernel_data_V_4_40),
    .kernel_data_V_4_41(kernel_data_V_4_41),
    .kernel_data_V_4_42(kernel_data_V_4_42),
    .kernel_data_V_4_43(kernel_data_V_4_43),
    .kernel_data_V_4_44(kernel_data_V_4_44),
    .kernel_data_V_4_45(kernel_data_V_4_45),
    .kernel_data_V_4_46(kernel_data_V_4_46),
    .kernel_data_V_4_47(kernel_data_V_4_47),
    .kernel_data_V_4_48(kernel_data_V_4_48),
    .kernel_data_V_4_49(kernel_data_V_4_49),
    .kernel_data_V_4_50(kernel_data_V_4_50),
    .kernel_data_V_4_51(kernel_data_V_4_51),
    .kernel_data_V_4_52(kernel_data_V_4_52),
    .kernel_data_V_4_53(kernel_data_V_4_53),
    .kernel_data_V_4_54(kernel_data_V_4_54),
    .kernel_data_V_4_55(kernel_data_V_4_55),
    .kernel_data_V_4_56(kernel_data_V_4_56),
    .kernel_data_V_4_57(kernel_data_V_4_57),
    .kernel_data_V_4_58(kernel_data_V_4_58),
    .kernel_data_V_4_59(kernel_data_V_4_59),
    .kernel_data_V_4_60(kernel_data_V_4_60),
    .kernel_data_V_4_61(kernel_data_V_4_61),
    .kernel_data_V_4_62(kernel_data_V_4_62),
    .kernel_data_V_4_63(kernel_data_V_4_63),
    .kernel_data_V_4_64(kernel_data_V_4_64),
    .kernel_data_V_4_65(kernel_data_V_4_65),
    .kernel_data_V_4_66(kernel_data_V_4_66),
    .kernel_data_V_4_67(kernel_data_V_4_67),
    .kernel_data_V_4_68(kernel_data_V_4_68),
    .kernel_data_V_4_69(kernel_data_V_4_69),
    .kernel_data_V_4_70(kernel_data_V_4_70),
    .kernel_data_V_4_71(kernel_data_V_4_71),
    .ap_return_0(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_3),
    .ap_return_4(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_4),
    .ap_return_5(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_5),
    .ap_return_6(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_6),
    .ap_return_7(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_7),
    .ap_return_8(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_8),
    .ap_return_9(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_9),
    .ap_return_10(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_10),
    .ap_return_11(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_11),
    .ap_return_12(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_12),
    .ap_return_13(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_13),
    .ap_return_14(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_14),
    .ap_return_15(grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_15)
);

shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_start),
    .ap_done(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_done),
    .ap_idle(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_idle),
    .ap_ready(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .in_elem_data_3_V_read(in_elem_data_3_V_read),
    .in_elem_data_4_V_read(in_elem_data_4_V_read),
    .in_elem_data_5_V_read(in_elem_data_5_V_read),
    .in_elem_data_6_V_read(in_elem_data_6_V_read),
    .in_elem_data_7_V_read(in_elem_data_7_V_read),
    .kernel_window_8_V_read(kernel_data_V_4_8),
    .kernel_window_9_V_read(kernel_data_V_4_9),
    .kernel_window_10_V_read(kernel_data_V_4_10),
    .kernel_window_11_V_read(kernel_data_V_4_11),
    .kernel_window_12_V_read(kernel_data_V_4_12),
    .kernel_window_13_V_read(kernel_data_V_4_13),
    .kernel_window_14_V_read(kernel_data_V_4_14),
    .kernel_window_15_V_read(kernel_data_V_4_15),
    .kernel_window_16_V_read(kernel_data_V_4_16),
    .kernel_window_17_V_read(kernel_data_V_4_17),
    .kernel_window_18_V_read(kernel_data_V_4_18),
    .kernel_window_19_V_read(kernel_data_V_4_19),
    .kernel_window_20_V_read(kernel_data_V_4_20),
    .kernel_window_21_V_read(kernel_data_V_4_21),
    .kernel_window_22_V_read(kernel_data_V_4_22),
    .kernel_window_23_V_read(kernel_data_V_4_23),
    .kernel_window_32_V_read(kernel_data_V_4_32),
    .kernel_window_33_V_read(kernel_data_V_4_33),
    .kernel_window_34_V_read(kernel_data_V_4_34),
    .kernel_window_35_V_read(kernel_data_V_4_35),
    .kernel_window_36_V_read(kernel_data_V_4_36),
    .kernel_window_37_V_read(kernel_data_V_4_37),
    .kernel_window_38_V_read(kernel_data_V_4_38),
    .kernel_window_39_V_read(kernel_data_V_4_39),
    .kernel_window_40_V_read(kernel_data_V_4_40),
    .kernel_window_41_V_read(kernel_data_V_4_41),
    .kernel_window_42_V_read(kernel_data_V_4_42),
    .kernel_window_43_V_read(kernel_data_V_4_43),
    .kernel_window_44_V_read(kernel_data_V_4_44),
    .kernel_window_45_V_read(kernel_data_V_4_45),
    .kernel_window_46_V_read(kernel_data_V_4_46),
    .kernel_window_47_V_read(kernel_data_V_4_47),
    .kernel_window_56_V_read(kernel_data_V_4_56),
    .kernel_window_57_V_read(kernel_data_V_4_57),
    .kernel_window_58_V_read(kernel_data_V_4_58),
    .kernel_window_59_V_read(kernel_data_V_4_59),
    .kernel_window_60_V_read(kernel_data_V_4_60),
    .kernel_window_61_V_read(kernel_data_V_4_61),
    .kernel_window_62_V_read(kernel_data_V_4_62),
    .kernel_window_63_V_read(kernel_data_V_4_63),
    .kernel_window_64_V_read(kernel_data_V_4_64),
    .kernel_window_65_V_read(kernel_data_V_4_65),
    .kernel_window_66_V_read(kernel_data_V_4_66),
    .kernel_window_67_V_read(kernel_data_V_4_67),
    .kernel_window_68_V_read(kernel_data_V_4_68),
    .kernel_window_69_V_read(kernel_data_V_4_69),
    .kernel_window_70_V_read(kernel_data_V_4_70),
    .kernel_window_71_V_read(kernel_data_V_4_71),
    .ap_return_0(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_0),
    .ap_return_1(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_1),
    .ap_return_2(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_2),
    .ap_return_3(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_3),
    .ap_return_4(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_4),
    .ap_return_5(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_5),
    .ap_return_6(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_6),
    .ap_return_7(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_7),
    .ap_return_8(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_8),
    .ap_return_9(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_9),
    .ap_return_10(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_10),
    .ap_return_11(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_11),
    .ap_return_12(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_12),
    .ap_return_13(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_13),
    .ap_return_14(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_14),
    .ap_return_15(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_15),
    .ap_return_16(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_16),
    .ap_return_17(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_17),
    .ap_return_18(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_18),
    .ap_return_19(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_19),
    .ap_return_20(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_20),
    .ap_return_21(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_21),
    .ap_return_22(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_22),
    .ap_return_23(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_23),
    .ap_return_24(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_24),
    .ap_return_25(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_25),
    .ap_return_26(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_26),
    .ap_return_27(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_27),
    .ap_return_28(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_28),
    .ap_return_29(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_29),
    .ap_return_30(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_30),
    .ap_return_31(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_31),
    .ap_return_32(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_32),
    .ap_return_33(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_33),
    .ap_return_34(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_34),
    .ap_return_35(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_35),
    .ap_return_36(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_36),
    .ap_return_37(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_37),
    .ap_return_38(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_38),
    .ap_return_39(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_39),
    .ap_return_40(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_40),
    .ap_return_41(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_41),
    .ap_return_42(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_42),
    .ap_return_43(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_43),
    .ap_return_44(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_44),
    .ap_return_45(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_45),
    .ap_return_46(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_46),
    .ap_return_47(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_47),
    .ap_return_48(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_48),
    .ap_return_49(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_49),
    .ap_return_50(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_50),
    .ap_return_51(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_51),
    .ap_return_52(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_52),
    .ap_return_53(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_53),
    .ap_return_54(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_54),
    .ap_return_55(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_55),
    .ap_return_56(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_56),
    .ap_return_57(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_57),
    .ap_return_58(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_58),
    .ap_return_59(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_59),
    .ap_return_60(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_60),
    .ap_return_61(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_61),
    .ap_return_62(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_62),
    .ap_return_63(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_63),
    .ap_return_64(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_64),
    .ap_return_65(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_65),
    .ap_return_66(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_66),
    .ap_return_67(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_67),
    .ap_return_68(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_68),
    .ap_return_69(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_69),
    .ap_return_70(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_70),
    .ap_return_71(call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_71)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_ready == 1'b1)) begin
            grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_228)) begin
        if ((icmp_ln303_fu_1747_p2 == 1'd1)) begin
            pX_5 <= 32'd0;
        end else if ((icmp_ln303_fu_1747_p2 == 1'd0)) begin
            pX_5 <= add_ln316_fu_1752_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_237)) begin
        if ((icmp_ln307_fu_1787_p2 == 1'd1)) begin
            pY_5 <= 32'd0;
        end else if ((icmp_ln307_fu_1787_p2 == 1'd0)) begin
            pY_5 <= add_ln311_fu_1792_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln303_reg_1868 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        sX_5 <= select_ln318_reg_1872;
    end else if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln303_fu_1747_p2 == 1'd1))) begin
        sX_5 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln307_fu_1787_p2 == 1'd1) & (icmp_ln303_fu_1747_p2 == 1'd1))) begin
        storemerge_reg_366 <= 32'd0;
    end else if (((icmp_ln307_reg_1877 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_reg_1868 == 1'd1))) begin
        storemerge_reg_366 <= select_ln313_reg_1881;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln284_4_reg_1864 <= and_ln284_4_fu_1661_p2;
        icmp_ln284_4_reg_1847 <= icmp_ln284_4_fu_1603_p2;
        icmp_ln284_reg_1837 <= icmp_ln284_fu_1593_p2;
        kernel_data_V_4_0 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_0;
        kernel_data_V_4_1 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_1;
        kernel_data_V_4_10 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_26;
        kernel_data_V_4_11 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_27;
        kernel_data_V_4_12 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_28;
        kernel_data_V_4_13 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_29;
        kernel_data_V_4_14 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_30;
        kernel_data_V_4_15 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_31;
        kernel_data_V_4_16 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_32;
        kernel_data_V_4_17 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_33;
        kernel_data_V_4_18 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_34;
        kernel_data_V_4_19 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_35;
        kernel_data_V_4_2 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_2;
        kernel_data_V_4_20 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_36;
        kernel_data_V_4_21 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_37;
        kernel_data_V_4_22 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_38;
        kernel_data_V_4_23 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_39;
        kernel_data_V_4_24 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_8;
        kernel_data_V_4_25 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_9;
        kernel_data_V_4_26 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_10;
        kernel_data_V_4_27 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_11;
        kernel_data_V_4_28 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_12;
        kernel_data_V_4_29 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_13;
        kernel_data_V_4_3 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_3;
        kernel_data_V_4_30 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_14;
        kernel_data_V_4_31 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_15;
        kernel_data_V_4_32 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_40;
        kernel_data_V_4_33 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_41;
        kernel_data_V_4_34 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_42;
        kernel_data_V_4_35 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_43;
        kernel_data_V_4_36 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_44;
        kernel_data_V_4_37 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_45;
        kernel_data_V_4_38 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_46;
        kernel_data_V_4_39 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_47;
        kernel_data_V_4_4 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_4;
        kernel_data_V_4_40 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_48;
        kernel_data_V_4_41 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_49;
        kernel_data_V_4_42 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_50;
        kernel_data_V_4_43 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_51;
        kernel_data_V_4_44 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_52;
        kernel_data_V_4_45 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_53;
        kernel_data_V_4_46 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_54;
        kernel_data_V_4_47 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_55;
        kernel_data_V_4_48 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_16;
        kernel_data_V_4_49 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_17;
        kernel_data_V_4_5 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_5;
        kernel_data_V_4_50 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_18;
        kernel_data_V_4_51 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_19;
        kernel_data_V_4_52 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_20;
        kernel_data_V_4_53 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_21;
        kernel_data_V_4_54 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_22;
        kernel_data_V_4_55 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_23;
        kernel_data_V_4_56 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_56;
        kernel_data_V_4_57 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_57;
        kernel_data_V_4_58 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_58;
        kernel_data_V_4_59 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_59;
        kernel_data_V_4_6 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_6;
        kernel_data_V_4_60 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_60;
        kernel_data_V_4_61 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_61;
        kernel_data_V_4_62 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_62;
        kernel_data_V_4_63 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_63;
        kernel_data_V_4_64 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_64;
        kernel_data_V_4_65 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_65;
        kernel_data_V_4_66 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_66;
        kernel_data_V_4_67 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_67;
        kernel_data_V_4_68 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_68;
        kernel_data_V_4_69 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_69;
        kernel_data_V_4_7 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_7;
        kernel_data_V_4_70 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_70;
        kernel_data_V_4_71 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_71;
        kernel_data_V_4_8 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_24;
        kernel_data_V_4_9 <= call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_return_25;
        pX_5_load_reg_1858 <= pX_5;
        pY_5_load_reg_1852 <= pY_5;
        sX_5_load_reg_1832 <= sX_5;
        sY_5_load_reg_1842 <= sY_5;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln303_reg_1868 <= icmp_ln303_fu_1747_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln303_fu_1747_p2 == 1'd1))) begin
        icmp_ln307_reg_1877 <= icmp_ln307_fu_1787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln303_reg_1868 == 1'd1))) begin
        sY_5 <= ap_phi_mux_storemerge_phi_fu_370_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (icmp_ln307_fu_1787_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln303_fu_1747_p2 == 1'd1))) begin
        select_ln313_reg_1881 <= select_ln313_fu_1808_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (icmp_ln303_fu_1747_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        select_ln318_reg_1872 <= select_ln318_fu_1768_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln307_reg_1877 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_reg_1868 == 1'd1))) begin
        ap_phi_mux_storemerge_phi_fu_370_p4 = select_ln313_reg_1881;
    end else begin
        ap_phi_mux_storemerge_phi_fu_370_p4 = storemerge_reg_366;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_start = 1'b1;
    end else begin
        call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_10_V_blk_n = res_stream_V_data_10_V_full_n;
    end else begin
        res_stream_V_data_10_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_10_V_write = 1'b1;
    end else begin
        res_stream_V_data_10_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_11_V_blk_n = res_stream_V_data_11_V_full_n;
    end else begin
        res_stream_V_data_11_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_11_V_write = 1'b1;
    end else begin
        res_stream_V_data_11_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_12_V_blk_n = res_stream_V_data_12_V_full_n;
    end else begin
        res_stream_V_data_12_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_12_V_write = 1'b1;
    end else begin
        res_stream_V_data_12_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_13_V_blk_n = res_stream_V_data_13_V_full_n;
    end else begin
        res_stream_V_data_13_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_13_V_write = 1'b1;
    end else begin
        res_stream_V_data_13_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_14_V_blk_n = res_stream_V_data_14_V_full_n;
    end else begin
        res_stream_V_data_14_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_14_V_write = 1'b1;
    end else begin
        res_stream_V_data_14_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_15_V_blk_n = res_stream_V_data_15_V_full_n;
    end else begin
        res_stream_V_data_15_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_15_V_write = 1'b1;
    end else begin
        res_stream_V_data_15_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_4_V_blk_n = res_stream_V_data_4_V_full_n;
    end else begin
        res_stream_V_data_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_4_V_write = 1'b1;
    end else begin
        res_stream_V_data_4_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_5_V_blk_n = res_stream_V_data_5_V_full_n;
    end else begin
        res_stream_V_data_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_5_V_write = 1'b1;
    end else begin
        res_stream_V_data_5_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_6_V_blk_n = res_stream_V_data_6_V_full_n;
    end else begin
        res_stream_V_data_6_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_6_V_write = 1'b1;
    end else begin
        res_stream_V_data_6_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_7_V_blk_n = res_stream_V_data_7_V_full_n;
    end else begin
        res_stream_V_data_7_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_7_V_write = 1'b1;
    end else begin
        res_stream_V_data_7_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_8_V_blk_n = res_stream_V_data_8_V_full_n;
    end else begin
        res_stream_V_data_8_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_8_V_write = 1'b1;
    end else begin
        res_stream_V_data_8_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_9_V_blk_n = res_stream_V_data_9_V_full_n;
    end else begin
        res_stream_V_data_9_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln284_4_reg_1864))) begin
        res_stream_V_data_9_V_write = 1'b1;
    end else begin
        res_stream_V_data_9_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'd0 == and_ln284_4_fu_1661_p2) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == and_ln284_4_fu_1661_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_1792_p2 = (pY_5_load_reg_1852 + 32'd1);

assign add_ln313_fu_1803_p2 = (sY_5_load_reg_1842 + 32'd1);

assign add_ln316_fu_1752_p2 = (pX_5_load_reg_1858 + 32'd1);

assign add_ln318_fu_1763_p2 = (sX_5_load_reg_1832 + 32'd1);

assign and_ln284_3_fu_1655_p2 = (icmp_ln284_16_fu_1643_p2 & icmp_ln284_15_fu_1623_p2);

assign and_ln284_4_fu_1661_p2 = (and_ln284_fu_1649_p2 & and_ln284_3_fu_1655_p2);

assign and_ln284_fu_1649_p2 = (icmp_ln284_fu_1593_p2 & icmp_ln284_4_fu_1603_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state3 = ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864));
end

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_done == 1'b0) & (1'd1 == and_ln284_4_reg_1864));
end

always @ (*) begin
    ap_condition_228 = (~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3));
end

always @ (*) begin
    ap_condition_237 = (~((1'b1 == ap_block_state3_on_subcall_done) | ((io_acc_block_signal_op254 == 1'b0) & (1'd1 == and_ln284_4_reg_1864))) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln303_fu_1747_p2 == 1'd1));
end

assign grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_start_reg;

assign icmp_ln284_15_fu_1623_p2 = (($signed(tmp_12_fu_1613_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_16_fu_1643_p2 = (($signed(tmp_13_fu_1633_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_4_fu_1603_p2 = ((sY_5 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_1593_p2 = ((sX_5 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_1747_p2 = ((pX_5_load_reg_1858 == 32'd9) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_1787_p2 = ((pY_5_load_reg_1852 == 32'd9) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op254 = (res_stream_V_data_9_V_full_n & res_stream_V_data_8_V_full_n & res_stream_V_data_7_V_full_n & res_stream_V_data_6_V_full_n & res_stream_V_data_5_V_full_n & res_stream_V_data_4_V_full_n & res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_15_V_full_n & res_stream_V_data_14_V_full_n & res_stream_V_data_13_V_full_n & res_stream_V_data_12_V_full_n & res_stream_V_data_11_V_full_n & res_stream_V_data_10_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_0;

assign res_stream_V_data_10_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_10;

assign res_stream_V_data_11_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_11;

assign res_stream_V_data_12_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_12;

assign res_stream_V_data_13_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_13;

assign res_stream_V_data_14_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_14;

assign res_stream_V_data_15_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_15;

assign res_stream_V_data_1_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_1;

assign res_stream_V_data_2_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_2;

assign res_stream_V_data_3_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_3;

assign res_stream_V_data_4_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_4;

assign res_stream_V_data_5_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_5;

assign res_stream_V_data_6_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_6;

assign res_stream_V_data_7_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_7;

assign res_stream_V_data_8_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_8;

assign res_stream_V_data_9_V_din = grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377_ap_return_9;

assign select_ln313_fu_1808_p3 = ((icmp_ln284_4_reg_1847[0:0] === 1'b1) ? 32'd2 : add_ln313_fu_1803_p2);

assign select_ln318_fu_1768_p3 = ((icmp_ln284_reg_1837[0:0] === 1'b1) ? 32'd2 : add_ln318_fu_1763_p2);

assign tmp_12_fu_1613_p4 = {{pY_5[31:1]}};

assign tmp_13_fu_1633_p4 = {{pX_5[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s
