###############################################################
#  Generated by:      Cadence Innovus 15.23-s045_1
#  OS:                Linux x86_64(Host ID ieng6-640.ucsd.edu)
#  Generated on:      Sat Mar 22 10:40:32 2025
#  Design:            fullchip
#  Command:           saveDesign cts.enc
###############################################################
current_design fullchip
create_clock [get_ports {clk}]  -name clk -period 1.000000 -waveform {0.000000 0.500000}
set_propagated_clock  [get_clocks {clk}]
set_propagated_clock  [get_ports {clk}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[57]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[28]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[35]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[42]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[6]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[58]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[12]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[5]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[5]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[28]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[35]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[42]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[17]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[20]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[13]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[58]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[29]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[36]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[43]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[50]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[7]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[59]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {reset}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[13]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[20]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[6]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[6]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[29]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[36]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[43]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[50]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[18]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[21]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[14]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[59]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[37]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[44]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[51]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[8]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[14]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[21]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[7]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[10]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[7]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[37]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[44]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[51]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[22]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[15]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[0]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[38]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[45]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[52]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[9]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[15]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[22]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[8]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[11]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[8]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[38]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[45]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[52]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[30]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[23]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[16]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[1]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[39]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[46]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[53]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[60]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[0]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[0]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[16]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[23]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[30]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[9]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[12]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[9]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[39]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[46]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[60]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[53]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[31]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[24]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[17]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[2]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[47]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[54]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[61]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[1]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[1]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[17]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[24]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[31]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[13]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[47]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[61]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[54]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[32]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[25]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[18]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[3]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[48]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[55]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[62]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[2]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[2]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[18]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[25]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[32]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[14]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[10]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[48]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[62]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[55]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[26]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[33]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[40]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[19]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[4]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[49]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[56]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[63]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[10]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[3]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[3]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[19]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[26]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[33]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[40]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[15]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[11]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[49]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[63]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[56]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[27]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[34]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[41]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[5]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[57]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[11]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[4]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[4]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[27]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[34]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core1[41]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {inst[16]}]
set_input_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {mem_in_core0[12]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[82]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[75]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[68]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[164]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[171]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[227]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[234]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[241]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[304]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[311]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[157]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[90]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[83]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[76]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[69]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[165]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[172]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[228]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[235]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[305]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[312]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[242]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[158]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[91]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[84]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[77]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[166]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[173]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[180]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[229]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[236]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[306]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[313]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[250]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[243]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[159]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[92]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[85]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[78]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[167]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[174]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[181]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[237]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[307]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[314]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[251]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[244]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[93]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[86]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[79]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[168]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[175]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[182]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[238]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[308]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[315]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[252]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[245]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[94]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[87]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[169]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[176]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[183]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[190]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[239]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[309]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[316]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[260]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[253]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[246]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[95]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[88]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[177]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[184]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[191]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[317]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[261]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[254]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[247]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[96]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[89]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[178]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[185]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[192]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[318]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[262]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[255]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[248]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[97]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[179]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[186]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[193]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[319]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[270]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[263]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[256]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[249]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[98]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[187]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[194]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[271]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[264]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[257]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[99]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[188]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[195]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[272]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[265]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[258]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[0]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[189]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[196]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[280]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[273]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[266]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[259]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[1]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[197]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[281]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[274]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[267]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[10]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[2]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[198]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[282]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[275]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[268]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[11]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[100]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[3]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[199]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[283]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[290]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[276]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[269]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[12]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[101]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[4]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[284]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[291]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[277]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[20]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[13]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[102]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[5]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[285]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[292]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[278]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[21]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[14]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[110]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[103]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[6]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[286]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[293]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[279]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[22]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[15]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[111]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[104]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[7]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[287]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[294]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[30]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[23]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[16]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[112]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[105]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[8]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[288]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[295]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[31]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[24]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[17]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[120]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[113]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[106]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[9]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[289]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[296]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[32]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[25]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[18]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[121]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[114]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[107]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[297]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[40]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[33]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[26]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[19]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[122]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[115]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[108]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[298]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[41]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[34]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[27]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[200]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[130]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[123]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[116]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[109]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[299]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[42]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[35]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[28]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[201]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[131]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[124]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[117]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[50]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[43]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[36]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[29]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[202]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[132]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[125]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[118]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[51]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[44]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[37]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[203]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[210]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[140]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[133]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[126]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[119]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[52]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[45]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[38]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[204]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[211]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[141]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[134]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[127]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[60]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[53]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[46]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[39]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[205]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[212]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[142]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[135]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[128]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[61]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[54]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[47]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[206]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[213]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[220]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[150]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[143]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[136]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[129]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[62]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[55]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[48]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[207]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[214]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[221]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[151]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[144]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[137]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[70]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[63]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[56]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[49]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[208]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[215]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[222]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[152]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[145]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[138]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[71]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[64]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[57]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[209]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[216]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[223]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[230]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[300]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[160]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[153]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[146]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[139]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[72]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[65]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[58]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[217]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[224]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[231]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[301]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[161]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[154]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[147]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[80]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[73]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[66]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[59]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[162]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[218]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[225]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[232]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[302]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[155]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[148]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[81]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[74]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[67]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[163]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[170]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[219]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[226]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[233]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[240]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[303]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[310]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[156]}]
set_output_delay -add_delay 0.2 -clock [get_clocks {clk}] [get_ports {out[149]}]
