
*** Running vivado
    with args -log design_1_GraphicTop_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GraphicTop_0_2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_GraphicTop_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game_2/mypara2seri'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/GraphicTop'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GraphicTop_0_2
Command: synth_design -top design_1_GraphicTop_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38600
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'finish', assumed default net type 'wire' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:74]
INFO: [Synth 8-11241] undeclared symbol 'miss', assumed default net type 'wire' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:93]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1825.863 ; gain = 408.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GraphicTop_0_2' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ip/design_1_GraphicTop_0_2/synth/design_1_GraphicTop_0_2.sv:53]
INFO: [Synth 8-6157] synthesizing module 'GraphicTop' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/GraphicTop.sv:8]
INFO: [Synth 8-6157] synthesizing module 'clock_720p' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/clock_720p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clock_720p' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/clock_720p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'simple_720p' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/simple_720p.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'simple_720p' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/simple_720p.sv:8]
INFO: [Synth 8-6157] synthesizing module 'gfx' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:23]
INFO: [Synth 8-6157] synthesizing module 'background' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/background.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'background' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/background.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score_display_1' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score_display_1' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score_display_10' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_10.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score_display_10' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_10.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-6157] synthesizing module 'note' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/note.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'note' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/note.sv:23]
INFO: [Synth 8-6157] synthesizing module 'life' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/life.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'life' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/life.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gfx' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_generator' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/dvi_generator.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_dvi' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_encoder_dvi.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_dvi' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_encoder_dvi.sv:8]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/async_reset.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/async_reset.sv:8]
INFO: [Synth 8-6157] synthesizing module 'oserdes_10b' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/oserdes_10b.sv:10]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'oserdes_10b' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/oserdes_10b.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'dvi_generator' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/dvi_generator.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tmds_out' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_out.sv:10]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'tmds_out' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_out.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'GraphicTop' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/GraphicTop.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GraphicTop_0_2' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ip/design_1_GraphicTop_0_2/synth/design_1_GraphicTop_0_2.sv:53]
WARNING: [Synth 8-7129] Port sprite_render_ratio[2] in module score_display_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[1] in module score_display_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[0] in module score_display_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[2] in module score_display_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[1] in module score_display_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[0] in module score_display_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1931.020 ; gain = 513.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.930 ; gain = 531.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.930 ; gain = 531.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1960.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2061.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2061.602 ; gain = 0.008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.602 ; gain = 644.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.602 ; gain = 644.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2061.602 ; gain = 644.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2061.602 ; gain = 644.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   7 Input    5 Bit       Adders := 3     
	   9 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 68    
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met

*** Running vivado
    with args -log design_1_GraphicTop_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_GraphicTop_0_2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_GraphicTop_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game_2/mypara2seri'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/GraphicTop'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GraphicTop_0_2
Command: synth_design -top design_1_GraphicTop_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 39932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'finish', assumed default net type 'wire' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:74]
INFO: [Synth 8-11241] undeclared symbol 'miss', assumed default net type 'wire' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:93]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1827.191 ; gain = 407.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_GraphicTop_0_2' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ip/design_1_GraphicTop_0_2/synth/design_1_GraphicTop_0_2.sv:53]
INFO: [Synth 8-6157] synthesizing module 'GraphicTop' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/GraphicTop.sv:8]
INFO: [Synth 8-6157] synthesizing module 'clock_720p' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/clock_720p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79972]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clock_720p' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/clock_720p.sv:11]
INFO: [Synth 8-6157] synthesizing module 'simple_720p' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/simple_720p.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'simple_720p' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/simple_720p.sv:8]
INFO: [Synth 8-6157] synthesizing module 'gfx' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:23]
INFO: [Synth 8-6157] synthesizing module 'background' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/background.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'background' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/background.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score_display_1' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score_display_1' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'score_display_10' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_10.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score_display_10' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score_display_10.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'score' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/score.sv:23]
INFO: [Synth 8-6157] synthesizing module 'note' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/note.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'note' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/note.sv:23]
INFO: [Synth 8-6157] synthesizing module 'life' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/life.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'life' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/life.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gfx' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/gfx_inst.v:23]
INFO: [Synth 8-6157] synthesizing module 'dvi_generator' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/dvi_generator.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder_dvi' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_encoder_dvi.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder_dvi' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_encoder_dvi.sv:8]
INFO: [Synth 8-6157] synthesizing module 'async_reset' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/async_reset.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'async_reset' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/async_reset.sv:8]
INFO: [Synth 8-6157] synthesizing module 'oserdes_10b' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/oserdes_10b.sv:10]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'oserdes_10b' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/oserdes_10b.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'dvi_generator' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/dvi_generator.sv:8]
INFO: [Synth 8-6157] synthesizing module 'tmds_out' [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_out.sv:10]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'tmds_out' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/tmds_out.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'GraphicTop' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ipshared/d10a/GraphicTop.srcs/sources_1/new/GraphicTop.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_GraphicTop_0_2' (0#1) [c:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.gen/sources_1/bd/design_1/ip/design_1_GraphicTop_0_2/synth/design_1_GraphicTop_0_2.sv:53]
WARNING: [Synth 8-7129] Port sprite_render_ratio[2] in module score_display_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[1] in module score_display_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[0] in module score_display_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[2] in module score_display_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[1] in module score_display_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sprite_render_ratio[0] in module score_display_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1932.918 ; gain = 512.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1932.918 ; gain = 512.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1932.918 ; gain = 512.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1932.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2018.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2018.816 ; gain = 0.020
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 6     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 1     
	   5 Input    5 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 3     
	   7 Input    5 Bit       Adders := 3     
	   9 Input    5 Bit       Adders := 3     
	   4 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 3     
	   4 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 18    
	   2 Input    5 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 68    
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |    45|
|3     |LUT1        |    45|
|4     |LUT2        |   140|
|5     |LUT3        |    62|
|6     |LUT4        |    71|
|7     |LUT5        |    85|
|8     |LUT6        |   206|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |    14|
|11    |OSERDESE2   |     8|
|13    |FDPE        |     3|
|14    |FDRE        |   104|
|15    |FDSE        |    18|
|16    |OBUFDS      |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 2018.816 ; gain = 512.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.816 ; gain = 598.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2018.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2021.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete, checksum: e8be1df2
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2021.223 ; gain = 976.172
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.runs/design_1_GraphicTop_0_2_synth_1/design_1_GraphicTop_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_GraphicTop_0_2, cache-ID = ab273f0527987868
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeyun/Desktop/fpga/barami_project-2023/barami_game/barami_game/barami_game.runs/design_1_GraphicTop_0_2_synth_1/design_1_GraphicTop_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_GraphicTop_0_2_utilization_synth.rpt -pb design_1_GraphicTop_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 20:47:32 2023...
