<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4008pt" height="680pt"
 viewBox="0.00 0.00 4008.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 4004,-676 4004,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 3980,-8 3980,-8 3986,-8 3992,-14 3992,-20 3992,-20 3992,-652 3992,-652 3992,-658 3986,-664 3980,-664 3980,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2000" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2000" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;external_memory_ranges=&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 3972,-16 3972,-16 3978,-16 3984,-22 3984,-28 3984,-28 3984,-606 3984,-606 3984,-612 3978,-618 3972,-618 3972,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2000" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2000" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu0.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu0.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M3007,-24C3007,-24 3872,-24 3872,-24 3878,-24 3884,-30 3884,-36 3884,-36 3884,-378 3884,-378 3884,-384 3878,-390 3872,-390 3872,-390 3007,-390 3007,-390 3001,-390 2995,-384 2995,-378 2995,-378 2995,-36 2995,-36 2995,-30 3001,-24 3007,-24"/>
<text text-anchor="middle" x="3439.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3439.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3530,-146C3530,-146 3864,-146 3864,-146 3870,-146 3876,-152 3876,-158 3876,-158 3876,-332 3876,-332 3876,-338 3870,-344 3864,-344 3864,-344 3530,-344 3530,-344 3524,-344 3518,-338 3518,-332 3518,-332 3518,-158 3518,-158 3518,-152 3524,-146 3530,-146"/>
<text text-anchor="middle" x="3697" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3697" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3538,-154C3538,-154 3681,-154 3681,-154 3687,-154 3693,-160 3693,-166 3693,-166 3693,-286 3693,-286 3693,-292 3687,-298 3681,-298 3681,-298 3538,-298 3538,-298 3532,-298 3526,-292 3526,-286 3526,-286 3526,-166 3526,-166 3526,-160 3532,-154 3538,-154"/>
<text text-anchor="middle" x="3609.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3609.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3546,-162C3546,-162 3673,-162 3673,-162 3679,-162 3685,-168 3685,-174 3685,-174 3685,-240 3685,-240 3685,-246 3679,-252 3673,-252 3673,-252 3546,-252 3546,-252 3540,-252 3534,-246 3534,-240 3534,-240 3534,-174 3534,-174 3534,-168 3540,-162 3546,-162"/>
<text text-anchor="middle" x="3609.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3609.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3713,-154C3713,-154 3856,-154 3856,-154 3862,-154 3868,-160 3868,-166 3868,-166 3868,-286 3868,-286 3868,-292 3862,-298 3856,-298 3856,-298 3713,-298 3713,-298 3707,-298 3701,-292 3701,-286 3701,-286 3701,-166 3701,-166 3701,-160 3707,-154 3713,-154"/>
<text text-anchor="middle" x="3784.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3784.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3721,-162C3721,-162 3848,-162 3848,-162 3854,-162 3860,-168 3860,-174 3860,-174 3860,-240 3860,-240 3860,-246 3854,-252 3848,-252 3848,-252 3721,-252 3721,-252 3715,-252 3709,-246 3709,-240 3709,-240 3709,-174 3709,-174 3709,-168 3715,-162 3721,-162"/>
<text text-anchor="middle" x="3784.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3784.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3209,-32C3209,-32 3371,-32 3371,-32 3377,-32 3383,-38 3383,-44 3383,-44 3383,-110 3383,-110 3383,-116 3377,-122 3371,-122 3371,-122 3209,-122 3209,-122 3203,-122 3197,-116 3197,-110 3197,-110 3197,-44 3197,-44 3197,-38 3203,-32 3209,-32"/>
<text text-anchor="middle" x="3290" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3290" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust136"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3015,-32C3015,-32 3177,-32 3177,-32 3183,-32 3189,-38 3189,-44 3189,-44 3189,-110 3189,-110 3189,-116 3183,-122 3177,-122 3177,-122 3015,-122 3015,-122 3009,-122 3003,-116 3003,-110 3003,-110 3003,-44 3003,-44 3003,-38 3009,-32 3015,-32"/>
<text text-anchor="middle" x="3096" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3096" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust142"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3411,-32C3411,-32 3573,-32 3573,-32 3579,-32 3585,-38 3585,-44 3585,-44 3585,-110 3585,-110 3585,-116 3579,-122 3573,-122 3573,-122 3411,-122 3411,-122 3405,-122 3399,-116 3399,-110 3399,-110 3399,-44 3399,-44 3399,-38 3405,-32 3411,-32"/>
<text text-anchor="middle" x="3492" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3492" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust148" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust148"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3609,-32C3609,-32 3771,-32 3771,-32 3777,-32 3783,-38 3783,-44 3783,-44 3783,-110 3783,-110 3783,-116 3777,-122 3771,-122 3771,-122 3609,-122 3609,-122 3603,-122 3597,-116 3597,-110 3597,-110 3597,-44 3597,-44 3597,-38 3603,-32 3609,-32"/>
<text text-anchor="middle" x="3690" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3690" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust154"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M3221,-162C3221,-162 3498,-162 3498,-162 3504,-162 3510,-168 3510,-174 3510,-174 3510,-240 3510,-240 3510,-246 3504,-252 3498,-252 3498,-252 3221,-252 3221,-252 3215,-252 3209,-246 3209,-240 3209,-240 3209,-174 3209,-174 3209,-168 3215,-162 3221,-162"/>
<text text-anchor="middle" x="3359.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3359.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust156" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust156"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu1.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu1.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-378 913,-378 913,-384 907,-390 901,-390 901,-390 36,-390 36,-390 30,-390 24,-384 24,-378 24,-378 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="468.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust157" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust157"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-146C559,-146 893,-146 893,-146 899,-146 905,-152 905,-158 905,-158 905,-332 905,-332 905,-338 899,-344 893,-344 893,-344 559,-344 559,-344 553,-344 547,-338 547,-332 547,-332 547,-158 547,-158 547,-152 553,-146 559,-146"/>
<text text-anchor="middle" x="726" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust158" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust158"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-154C567,-154 710,-154 710,-154 716,-154 722,-160 722,-166 722,-166 722,-286 722,-286 722,-292 716,-298 710,-298 710,-298 567,-298 567,-298 561,-298 555,-292 555,-286 555,-286 555,-166 555,-166 555,-160 561,-154 567,-154"/>
<text text-anchor="middle" x="638.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust159"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-162C575,-162 702,-162 702,-162 708,-162 714,-168 714,-174 714,-174 714,-240 714,-240 714,-246 708,-252 702,-252 702,-252 575,-252 575,-252 569,-252 563,-246 563,-240 563,-240 563,-174 563,-174 563,-168 569,-162 575,-162"/>
<text text-anchor="middle" x="638.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust161" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust161"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-154C742,-154 885,-154 885,-154 891,-154 897,-160 897,-166 897,-166 897,-286 897,-286 897,-292 891,-298 885,-298 885,-298 742,-298 742,-298 736,-298 730,-292 730,-286 730,-286 730,-166 730,-166 730,-160 736,-154 742,-154"/>
<text text-anchor="middle" x="813.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust162" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust162"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-162C750,-162 877,-162 877,-162 883,-162 889,-168 889,-174 889,-174 889,-240 889,-240 889,-246 883,-252 877,-252 877,-252 750,-252 750,-252 744,-252 738,-246 738,-240 738,-240 738,-174 738,-174 738,-168 744,-162 750,-162"/>
<text text-anchor="middle" x="813.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust281" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust281"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-110 466,-110 466,-116 460,-122 454,-122 454,-122 292,-122 292,-122 286,-122 280,-116 280,-110 280,-110 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust287" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust287"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-110 246,-110 246,-116 240,-122 234,-122 234,-122 72,-122 72,-122 66,-122 60,-116 60,-110 60,-110 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust293" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust293"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-110 711,-110 711,-116 705,-122 699,-122 699,-122 537,-122 537,-122 531,-122 525,-116 525,-110 525,-110 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust299"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-110 905,-110 905,-116 899,-122 893,-122 893,-122 731,-122 731,-122 725,-122 719,-116 719,-110 719,-110 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-162C250,-162 527,-162 527,-162 533,-162 539,-168 539,-174 539,-174 539,-240 539,-240 539,-246 533,-252 527,-252 527,-252 250,-252 250,-252 244,-252 238,-246 238,-240 238,-240 238,-174 238,-174 238,-168 244,-162 250,-162"/>
<text text-anchor="middle" x="388.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust307" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust307"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu2.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu2.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2110,-24C2110,-24 2975,-24 2975,-24 2981,-24 2987,-30 2987,-36 2987,-36 2987,-378 2987,-378 2987,-384 2981,-390 2975,-390 2975,-390 2110,-390 2110,-390 2104,-390 2098,-384 2098,-378 2098,-378 2098,-36 2098,-36 2098,-30 2104,-24 2110,-24"/>
<text text-anchor="middle" x="2542.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="2542.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust308" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust308"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2633,-146C2633,-146 2967,-146 2967,-146 2973,-146 2979,-152 2979,-158 2979,-158 2979,-332 2979,-332 2979,-338 2973,-344 2967,-344 2967,-344 2633,-344 2633,-344 2627,-344 2621,-338 2621,-332 2621,-332 2621,-158 2621,-158 2621,-152 2627,-146 2633,-146"/>
<text text-anchor="middle" x="2800" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2800" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust309"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2641,-154C2641,-154 2784,-154 2784,-154 2790,-154 2796,-160 2796,-166 2796,-166 2796,-286 2796,-286 2796,-292 2790,-298 2784,-298 2784,-298 2641,-298 2641,-298 2635,-298 2629,-292 2629,-286 2629,-286 2629,-166 2629,-166 2629,-160 2635,-154 2641,-154"/>
<text text-anchor="middle" x="2712.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2712.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust310" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust310"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2649,-162C2649,-162 2776,-162 2776,-162 2782,-162 2788,-168 2788,-174 2788,-174 2788,-240 2788,-240 2788,-246 2782,-252 2776,-252 2776,-252 2649,-252 2649,-252 2643,-252 2637,-246 2637,-240 2637,-240 2637,-174 2637,-174 2637,-168 2643,-162 2649,-162"/>
<text text-anchor="middle" x="2712.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2712.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust312" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust312"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2816,-154C2816,-154 2959,-154 2959,-154 2965,-154 2971,-160 2971,-166 2971,-166 2971,-286 2971,-286 2971,-292 2965,-298 2959,-298 2959,-298 2816,-298 2816,-298 2810,-298 2804,-292 2804,-286 2804,-286 2804,-166 2804,-166 2804,-160 2810,-154 2816,-154"/>
<text text-anchor="middle" x="2887.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2887.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust313" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust313"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2824,-162C2824,-162 2951,-162 2951,-162 2957,-162 2963,-168 2963,-174 2963,-174 2963,-240 2963,-240 2963,-246 2957,-252 2951,-252 2951,-252 2824,-252 2824,-252 2818,-252 2812,-246 2812,-240 2812,-240 2812,-174 2812,-174 2812,-168 2818,-162 2824,-162"/>
<text text-anchor="middle" x="2887.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2887.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust432" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust432"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2312,-32C2312,-32 2474,-32 2474,-32 2480,-32 2486,-38 2486,-44 2486,-44 2486,-110 2486,-110 2486,-116 2480,-122 2474,-122 2474,-122 2312,-122 2312,-122 2306,-122 2300,-116 2300,-110 2300,-110 2300,-44 2300,-44 2300,-38 2306,-32 2312,-32"/>
<text text-anchor="middle" x="2393" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2393" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust438" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust438"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2118,-32C2118,-32 2280,-32 2280,-32 2286,-32 2292,-38 2292,-44 2292,-44 2292,-110 2292,-110 2292,-116 2286,-122 2280,-122 2280,-122 2118,-122 2118,-122 2112,-122 2106,-116 2106,-110 2106,-110 2106,-44 2106,-44 2106,-38 2112,-32 2118,-32"/>
<text text-anchor="middle" x="2199" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2199" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust444" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust444"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2514,-32C2514,-32 2676,-32 2676,-32 2682,-32 2688,-38 2688,-44 2688,-44 2688,-110 2688,-110 2688,-116 2682,-122 2676,-122 2676,-122 2514,-122 2514,-122 2508,-122 2502,-116 2502,-110 2502,-110 2502,-44 2502,-44 2502,-38 2508,-32 2514,-32"/>
<text text-anchor="middle" x="2595" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2595" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust450" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust450"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2712,-32C2712,-32 2874,-32 2874,-32 2880,-32 2886,-38 2886,-44 2886,-44 2886,-110 2886,-110 2886,-116 2880,-122 2874,-122 2874,-122 2712,-122 2712,-122 2706,-122 2700,-116 2700,-110 2700,-110 2700,-44 2700,-44 2700,-38 2706,-32 2712,-32"/>
<text text-anchor="middle" x="2793" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2793" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust456" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust456"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2324,-162C2324,-162 2601,-162 2601,-162 2607,-162 2613,-168 2613,-174 2613,-174 2613,-240 2613,-240 2613,-246 2607,-252 2601,-252 2601,-252 2324,-252 2324,-252 2318,-252 2312,-246 2312,-240 2312,-240 2312,-174 2312,-174 2312,-168 2318,-162 2324,-162"/>
<text text-anchor="middle" x="2462.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2462.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust458" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust458"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITAssoc=1&#10;SSITIndexingPolicy=system.cpu3.SSITIndexingPolicy&#10;SSITReplPolicy=system.cpu3.SSITReplPolicy&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;ecvRespBufferSize=64&#10;&#13;ecvRespMaxCachelines=1&#10;&#13;ecvRespThrottling=false&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-378 1810,-378 1810,-384 1804,-390 1798,-390 1798,-390 933,-390 933,-390 927,-390 921,-384 921,-378 921,-378 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="1365.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust459" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust459"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-146C1456,-146 1790,-146 1790,-146 1796,-146 1802,-152 1802,-158 1802,-158 1802,-332 1802,-332 1802,-338 1796,-344 1790,-344 1790,-344 1456,-344 1456,-344 1450,-344 1444,-338 1444,-332 1444,-332 1444,-158 1444,-158 1444,-152 1450,-146 1456,-146"/>
<text text-anchor="middle" x="1623" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust460" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust460"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-154C1464,-154 1607,-154 1607,-154 1613,-154 1619,-160 1619,-166 1619,-166 1619,-286 1619,-286 1619,-292 1613,-298 1607,-298 1607,-298 1464,-298 1464,-298 1458,-298 1452,-292 1452,-286 1452,-286 1452,-166 1452,-166 1452,-160 1458,-154 1464,-154"/>
<text text-anchor="middle" x="1535.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust461" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust461"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-162C1472,-162 1599,-162 1599,-162 1605,-162 1611,-168 1611,-174 1611,-174 1611,-240 1611,-240 1611,-246 1605,-252 1599,-252 1599,-252 1472,-252 1472,-252 1466,-252 1460,-246 1460,-240 1460,-240 1460,-174 1460,-174 1460,-168 1466,-162 1472,-162"/>
<text text-anchor="middle" x="1535.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust463" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust463"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-154C1639,-154 1782,-154 1782,-154 1788,-154 1794,-160 1794,-166 1794,-166 1794,-286 1794,-286 1794,-292 1788,-298 1782,-298 1782,-298 1639,-298 1639,-298 1633,-298 1627,-292 1627,-286 1627,-286 1627,-166 1627,-166 1627,-160 1633,-154 1639,-154"/>
<text text-anchor="middle" x="1710.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust464" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust464"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-162C1647,-162 1774,-162 1774,-162 1780,-162 1786,-168 1786,-174 1786,-174 1786,-240 1786,-240 1786,-246 1780,-252 1774,-252 1774,-252 1647,-252 1647,-252 1641,-252 1635,-246 1635,-240 1635,-240 1635,-174 1635,-174 1635,-168 1641,-162 1647,-162"/>
<text text-anchor="middle" x="1710.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust583" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust583"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=16384&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1189,-32C1189,-32 1351,-32 1351,-32 1357,-32 1363,-38 1363,-44 1363,-44 1363,-110 1363,-110 1363,-116 1357,-122 1351,-122 1351,-122 1189,-122 1189,-122 1183,-122 1177,-116 1177,-110 1177,-110 1177,-44 1177,-44 1177,-38 1183,-32 1189,-32"/>
<text text-anchor="middle" x="1270" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1270" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust589" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust589"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-110 1143,-110 1143,-116 1137,-122 1131,-122 1131,-122 969,-122 969,-122 963,-122 957,-116 957,-110 957,-110 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust595" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust595"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-110 1608,-110 1608,-116 1602,-122 1596,-122 1596,-122 1434,-122 1434,-122 1428,-122 1422,-116 1422,-110 1422,-110 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust601" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust601"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-110 1802,-110 1802,-116 1796,-122 1790,-122 1790,-122 1628,-122 1628,-122 1622,-122 1616,-116 1616,-110 1616,-110 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust607" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust607"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-162C1147,-162 1424,-162 1424,-162 1430,-162 1436,-168 1436,-174 1436,-174 1436,-240 1436,-240 1436,-246 1430,-252 1424,-252 1424,-252 1147,-252 1147,-252 1141,-252 1135,-246 1135,-240 1135,-240 1135,-174 1135,-174 1135,-168 1141,-162 1147,-162"/>
<text text-anchor="middle" x="1285.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust613" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust613"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1962,-398C1962,-398 2198,-398 2198,-398 2204,-398 2210,-404 2210,-410 2210,-410 2210,-476 2210,-476 2210,-482 2204,-488 2198,-488 2198,-488 1962,-488 1962,-488 1956,-488 1950,-482 1950,-476 1950,-476 1950,-410 1950,-410 1950,-404 1956,-398 1962,-398"/>
<text text-anchor="middle" x="2080" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2080" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust616" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust616"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=262144&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1861,-32C1861,-32 2023,-32 2023,-32 2029,-32 2035,-38 2035,-44 2035,-44 2035,-110 2035,-110 2035,-116 2029,-122 2023,-122 2023,-122 1861,-122 1861,-122 1855,-122 1849,-116 1849,-110 1849,-110 1849,-44 1849,-44 1849,-38 1855,-32 1861,-32"/>
<text text-anchor="middle" x="1942" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="1942" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust622" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust622"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1842,-162C1842,-162 2078,-162 2078,-162 2084,-162 2090,-168 2090,-174 2090,-174 2090,-240 2090,-240 2090,-246 2084,-252 2078,-252 2078,-252 1842,-252 1842,-252 1836,-252 1830,-246 1830,-240 1830,-240 1830,-174 1830,-174 1830,-168 1836,-162 1842,-162"/>
<text text-anchor="middle" x="1960" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="1960" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust625" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust625"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M3904,-162C3904,-162 3964,-162 3964,-162 3970,-162 3976,-168 3976,-174 3976,-174 3976,-240 3976,-240 3976,-246 3970,-252 3964,-252 3964,-252 3904,-252 3904,-252 3898,-252 3892,-246 3892,-240 3892,-240 3892,-174 3892,-174 3892,-168 3898,-162 3904,-162"/>
<text text-anchor="middle" x="3934" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3934" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2181.5,-572C2181.5,-572 2114.5,-572 2114.5,-572 2108.5,-572 2102.5,-566 2102.5,-560 2102.5,-560 2102.5,-548 2102.5,-548 2102.5,-542 2108.5,-536 2114.5,-536 2114.5,-536 2181.5,-536 2181.5,-536 2187.5,-536 2193.5,-542 2193.5,-548 2193.5,-548 2193.5,-560 2193.5,-560 2193.5,-566 2187.5,-572 2181.5,-572"/>
<text text-anchor="middle" x="2148" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2190,-442C2190,-442 2106,-442 2106,-442 2100,-442 2094,-436 2094,-430 2094,-430 2094,-418 2094,-418 2094,-412 2100,-406 2106,-406 2106,-406 2190,-406 2190,-406 2196,-406 2202,-412 2202,-418 2202,-418 2202,-430 2202,-430 2202,-436 2196,-442 2190,-442"/>
<text text-anchor="middle" x="2148" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2148,-535.74C2148,-514.36 2148,-477.69 2148,-452.44"/>
<polygon fill="black" stroke="black" points="2151.5,-452.4 2148,-442.4 2144.5,-452.4 2151.5,-452.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3187,-206C3187,-206 3125,-206 3125,-206 3119,-206 3113,-200 3113,-194 3113,-194 3113,-182 3113,-182 3113,-176 3119,-170 3125,-170 3125,-170 3187,-170 3187,-170 3193,-170 3199,-176 3199,-182 3199,-182 3199,-194 3199,-194 3199,-200 3193,-206 3187,-206"/>
<text text-anchor="middle" x="3156" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3362.5,-76C3362.5,-76 3315.5,-76 3315.5,-76 3309.5,-76 3303.5,-70 3303.5,-64 3303.5,-64 3303.5,-52 3303.5,-52 3303.5,-46 3309.5,-40 3315.5,-40 3315.5,-40 3362.5,-40 3362.5,-40 3368.5,-40 3374.5,-46 3374.5,-52 3374.5,-52 3374.5,-64 3374.5,-64 3374.5,-70 3368.5,-76 3362.5,-76"/>
<text text-anchor="middle" x="3339" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3172.8,-169.79C3181.69,-161.54 3193.19,-152.15 3205,-146 3241.34,-127.08 3260.35,-145.37 3294,-122 3307.41,-112.68 3318.23,-98.02 3325.9,-85.18"/>
<polygon fill="black" stroke="black" points="3329.06,-86.69 3330.91,-76.26 3322.96,-83.26 3329.06,-86.69"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3082.5,-206C3082.5,-206 3015.5,-206 3015.5,-206 3009.5,-206 3003.5,-200 3003.5,-194 3003.5,-194 3003.5,-182 3003.5,-182 3003.5,-176 3009.5,-170 3015.5,-170 3015.5,-170 3082.5,-170 3082.5,-170 3088.5,-170 3094.5,-176 3094.5,-182 3094.5,-182 3094.5,-194 3094.5,-194 3094.5,-200 3088.5,-206 3082.5,-206"/>
<text text-anchor="middle" x="3049" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3168.5,-76C3168.5,-76 3121.5,-76 3121.5,-76 3115.5,-76 3109.5,-70 3109.5,-64 3109.5,-64 3109.5,-52 3109.5,-52 3109.5,-46 3115.5,-40 3121.5,-40 3121.5,-40 3168.5,-40 3168.5,-40 3174.5,-40 3180.5,-46 3180.5,-52 3180.5,-52 3180.5,-64 3180.5,-64 3180.5,-70 3174.5,-76 3168.5,-76"/>
<text text-anchor="middle" x="3145" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3062.85,-169.78C3073.23,-156.78 3087.71,-138.42 3100,-122 3109.12,-109.83 3118.97,-96.11 3127.12,-84.58"/>
<polygon fill="black" stroke="black" points="3130.08,-86.45 3132.98,-76.26 3124.36,-82.42 3130.08,-86.45"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3584,-206C3584,-206 3554,-206 3554,-206 3548,-206 3542,-200 3542,-194 3542,-194 3542,-182 3542,-182 3542,-176 3548,-170 3554,-170 3554,-170 3584,-170 3584,-170 3590,-170 3596,-176 3596,-182 3596,-182 3596,-194 3596,-194 3596,-200 3590,-206 3584,-206"/>
<text text-anchor="middle" x="3569" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3564.5,-76C3564.5,-76 3517.5,-76 3517.5,-76 3511.5,-76 3505.5,-70 3505.5,-64 3505.5,-64 3505.5,-52 3505.5,-52 3505.5,-46 3511.5,-40 3517.5,-40 3517.5,-40 3564.5,-40 3564.5,-40 3570.5,-40 3576.5,-46 3576.5,-52 3576.5,-52 3576.5,-64 3576.5,-64 3576.5,-70 3570.5,-76 3564.5,-76"/>
<text text-anchor="middle" x="3541" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3565.22,-169.74C3560.55,-148.36 3552.53,-111.69 3547,-86.44"/>
<polygon fill="black" stroke="black" points="3550.36,-85.42 3544.81,-76.4 3543.52,-86.91 3550.36,-85.42"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3759,-206C3759,-206 3729,-206 3729,-206 3723,-206 3717,-200 3717,-194 3717,-194 3717,-182 3717,-182 3717,-176 3723,-170 3729,-170 3729,-170 3759,-170 3759,-170 3765,-170 3771,-176 3771,-182 3771,-182 3771,-194 3771,-194 3771,-200 3765,-206 3759,-206"/>
<text text-anchor="middle" x="3744" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3762.5,-76C3762.5,-76 3715.5,-76 3715.5,-76 3709.5,-76 3703.5,-70 3703.5,-64 3703.5,-64 3703.5,-52 3703.5,-52 3703.5,-46 3709.5,-40 3715.5,-40 3715.5,-40 3762.5,-40 3762.5,-40 3768.5,-40 3774.5,-46 3774.5,-52 3774.5,-52 3774.5,-64 3774.5,-64 3774.5,-70 3768.5,-76 3762.5,-76"/>
<text text-anchor="middle" x="3739" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3743.33,-169.74C3742.49,-148.36 3741.06,-111.69 3740.07,-86.44"/>
<polygon fill="black" stroke="black" points="3743.57,-86.25 3739.68,-76.4 3736.57,-86.53 3743.57,-86.25"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3273,-76C3273,-76 3217,-76 3217,-76 3211,-76 3205,-70 3205,-64 3205,-64 3205,-52 3205,-52 3205,-46 3211,-40 3217,-40 3217,-40 3273,-40 3273,-40 3279,-40 3285,-46 3285,-52 3285,-52 3285,-64 3285,-64 3285,-70 3279,-76 3273,-76"/>
<text text-anchor="middle" x="3245" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3079,-76C3079,-76 3023,-76 3023,-76 3017,-76 3011,-70 3011,-64 3011,-64 3011,-52 3011,-52 3011,-46 3017,-40 3023,-40 3023,-40 3079,-40 3079,-40 3085,-40 3091,-46 3091,-52 3091,-52 3091,-64 3091,-64 3091,-70 3085,-76 3079,-76"/>
<text text-anchor="middle" x="3051" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3475,-76C3475,-76 3419,-76 3419,-76 3413,-76 3407,-70 3407,-64 3407,-64 3407,-52 3407,-52 3407,-46 3413,-40 3419,-40 3419,-40 3475,-40 3475,-40 3481,-40 3487,-46 3487,-52 3487,-52 3487,-64 3487,-64 3487,-70 3481,-76 3475,-76"/>
<text text-anchor="middle" x="3447" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3673,-76C3673,-76 3617,-76 3617,-76 3611,-76 3605,-70 3605,-64 3605,-64 3605,-52 3605,-52 3605,-46 3611,-40 3617,-40 3617,-40 3673,-40 3673,-40 3679,-40 3685,-46 3685,-52 3685,-52 3685,-64 3685,-64 3685,-70 3679,-76 3673,-76"/>
<text text-anchor="middle" x="3645" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3489.5,-206C3489.5,-206 3418.5,-206 3418.5,-206 3412.5,-206 3406.5,-200 3406.5,-194 3406.5,-194 3406.5,-182 3406.5,-182 3406.5,-176 3412.5,-170 3418.5,-170 3418.5,-170 3489.5,-170 3489.5,-170 3495.5,-170 3501.5,-176 3501.5,-182 3501.5,-182 3501.5,-194 3501.5,-194 3501.5,-200 3495.5,-206 3489.5,-206"/>
<text text-anchor="middle" x="3454" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3376.5,-206C3376.5,-206 3301.5,-206 3301.5,-206 3295.5,-206 3289.5,-200 3289.5,-194 3289.5,-194 3289.5,-182 3289.5,-182 3289.5,-176 3295.5,-170 3301.5,-170 3301.5,-170 3376.5,-170 3376.5,-170 3382.5,-170 3388.5,-176 3388.5,-182 3388.5,-182 3388.5,-194 3388.5,-194 3388.5,-200 3382.5,-206 3376.5,-206"/>
<text text-anchor="middle" x="3339" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M3259,-206C3259,-206 3229,-206 3229,-206 3223,-206 3217,-200 3217,-194 3217,-194 3217,-182 3217,-182 3217,-176 3223,-170 3229,-170 3229,-170 3259,-170 3259,-170 3265,-170 3271,-176 3271,-182 3271,-182 3271,-194 3271,-194 3271,-200 3265,-206 3259,-206"/>
<text text-anchor="middle" x="3244" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M216,-206C216,-206 154,-206 154,-206 148,-206 142,-200 142,-194 142,-194 142,-182 142,-182 142,-176 148,-170 154,-170 154,-170 216,-170 216,-170 222,-170 228,-176 228,-182 228,-182 228,-194 228,-194 228,-200 222,-206 216,-206"/>
<text text-anchor="middle" x="185" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M347.5,-76C347.5,-76 300.5,-76 300.5,-76 294.5,-76 288.5,-70 288.5,-64 288.5,-64 288.5,-52 288.5,-52 288.5,-46 294.5,-40 300.5,-40 300.5,-40 347.5,-40 347.5,-40 353.5,-40 359.5,-46 359.5,-52 359.5,-52 359.5,-64 359.5,-64 359.5,-70 353.5,-76 347.5,-76"/>
<text text-anchor="middle" x="324" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.75,-169.74C227.89,-147.5 270.01,-108.72 297.44,-83.46"/>
<polygon fill="black" stroke="black" points="300.12,-85.75 305.11,-76.4 295.38,-80.6 300.12,-85.75"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M111.5,-206C111.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 111.5,-170 111.5,-170 117.5,-170 123.5,-176 123.5,-182 123.5,-182 123.5,-194 123.5,-194 123.5,-200 117.5,-206 111.5,-206"/>
<text text-anchor="middle" x="78" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M127.5,-76C127.5,-76 80.5,-76 80.5,-76 74.5,-76 68.5,-70 68.5,-64 68.5,-64 68.5,-52 68.5,-52 68.5,-46 74.5,-40 80.5,-40 80.5,-40 127.5,-40 127.5,-40 133.5,-40 139.5,-46 139.5,-52 139.5,-52 139.5,-64 139.5,-64 139.5,-70 133.5,-76 127.5,-76"/>
<text text-anchor="middle" x="104" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.51,-169.74C85.85,-148.36 93.3,-111.69 98.43,-86.44"/>
<polygon fill="black" stroke="black" points="101.91,-86.89 100.47,-76.4 95.05,-85.5 101.91,-86.89"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M613,-206C613,-206 583,-206 583,-206 577,-206 571,-200 571,-194 571,-194 571,-182 571,-182 571,-176 577,-170 583,-170 583,-170 613,-170 613,-170 619,-170 625,-176 625,-182 625,-182 625,-194 625,-194 625,-200 619,-206 613,-206"/>
<text text-anchor="middle" x="598" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M592.5,-76C592.5,-76 545.5,-76 545.5,-76 539.5,-76 533.5,-70 533.5,-64 533.5,-64 533.5,-52 533.5,-52 533.5,-46 539.5,-40 545.5,-40 545.5,-40 592.5,-40 592.5,-40 598.5,-40 604.5,-46 604.5,-52 604.5,-52 604.5,-64 604.5,-64 604.5,-70 598.5,-76 592.5,-76"/>
<text text-anchor="middle" x="569" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.09,-169.74C589.25,-148.36 580.94,-111.69 575.22,-86.44"/>
<polygon fill="black" stroke="black" points="578.56,-85.38 572.94,-76.4 571.74,-86.92 578.56,-85.38"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M788,-206C788,-206 758,-206 758,-206 752,-206 746,-200 746,-194 746,-194 746,-182 746,-182 746,-176 752,-170 758,-170 758,-170 788,-170 788,-170 794,-170 800,-176 800,-182 800,-182 800,-194 800,-194 800,-200 794,-206 788,-206"/>
<text text-anchor="middle" x="773" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M786.5,-76C786.5,-76 739.5,-76 739.5,-76 733.5,-76 727.5,-70 727.5,-64 727.5,-64 727.5,-52 727.5,-52 727.5,-46 733.5,-40 739.5,-40 739.5,-40 786.5,-40 786.5,-40 792.5,-40 798.5,-46 798.5,-52 798.5,-52 798.5,-64 798.5,-64 798.5,-70 792.5,-76 786.5,-76"/>
<text text-anchor="middle" x="763" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.65,-169.74C769.98,-148.36 767.12,-111.69 765.14,-86.44"/>
<polygon fill="black" stroke="black" points="768.63,-86.09 764.36,-76.4 761.65,-86.64 768.63,-86.09"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M446,-76C446,-76 390,-76 390,-76 384,-76 378,-70 378,-64 378,-64 378,-52 378,-52 378,-46 384,-40 390,-40 390,-40 446,-40 446,-40 452,-40 458,-46 458,-52 458,-52 458,-64 458,-64 458,-70 452,-76 446,-76"/>
<text text-anchor="middle" x="418" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M226,-76C226,-76 170,-76 170,-76 164,-76 158,-70 158,-64 158,-64 158,-52 158,-52 158,-46 164,-40 170,-40 170,-40 226,-40 226,-40 232,-40 238,-46 238,-52 238,-52 238,-64 238,-64 238,-70 232,-76 226,-76"/>
<text text-anchor="middle" x="198" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M691,-76C691,-76 635,-76 635,-76 629,-76 623,-70 623,-64 623,-64 623,-52 623,-52 623,-46 629,-40 635,-40 635,-40 691,-40 691,-40 697,-40 703,-46 703,-52 703,-52 703,-64 703,-64 703,-70 697,-76 691,-76"/>
<text text-anchor="middle" x="663" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M885,-76C885,-76 829,-76 829,-76 823,-76 817,-70 817,-64 817,-64 817,-52 817,-52 817,-46 823,-40 829,-40 829,-40 885,-40 885,-40 891,-40 897,-46 897,-52 897,-52 897,-64 897,-64 897,-70 891,-76 885,-76"/>
<text text-anchor="middle" x="857" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M518.5,-206C518.5,-206 447.5,-206 447.5,-206 441.5,-206 435.5,-200 435.5,-194 435.5,-194 435.5,-182 435.5,-182 435.5,-176 441.5,-170 447.5,-170 447.5,-170 518.5,-170 518.5,-170 524.5,-170 530.5,-176 530.5,-182 530.5,-182 530.5,-194 530.5,-194 530.5,-200 524.5,-206 518.5,-206"/>
<text text-anchor="middle" x="483" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M405.5,-206C405.5,-206 330.5,-206 330.5,-206 324.5,-206 318.5,-200 318.5,-194 318.5,-194 318.5,-182 318.5,-182 318.5,-176 324.5,-170 330.5,-170 330.5,-170 405.5,-170 405.5,-170 411.5,-170 417.5,-176 417.5,-182 417.5,-182 417.5,-194 417.5,-194 417.5,-200 411.5,-206 405.5,-206"/>
<text text-anchor="middle" x="368" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M288,-206C288,-206 258,-206 258,-206 252,-206 246,-200 246,-194 246,-194 246,-182 246,-182 246,-176 252,-170 258,-170 258,-170 288,-170 288,-170 294,-170 300,-176 300,-182 300,-182 300,-194 300,-194 300,-200 294,-206 288,-206"/>
<text text-anchor="middle" x="273" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2290,-206C2290,-206 2228,-206 2228,-206 2222,-206 2216,-200 2216,-194 2216,-194 2216,-182 2216,-182 2216,-176 2222,-170 2228,-170 2228,-170 2290,-170 2290,-170 2296,-170 2302,-176 2302,-182 2302,-182 2302,-194 2302,-194 2302,-200 2296,-206 2290,-206"/>
<text text-anchor="middle" x="2259" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2465.5,-76C2465.5,-76 2418.5,-76 2418.5,-76 2412.5,-76 2406.5,-70 2406.5,-64 2406.5,-64 2406.5,-52 2406.5,-52 2406.5,-46 2412.5,-40 2418.5,-40 2418.5,-40 2465.5,-40 2465.5,-40 2471.5,-40 2477.5,-46 2477.5,-52 2477.5,-52 2477.5,-64 2477.5,-64 2477.5,-70 2471.5,-76 2465.5,-76"/>
<text text-anchor="middle" x="2442" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2275.8,-169.79C2284.69,-161.54 2296.19,-152.15 2308,-146 2344.34,-127.08 2363.35,-145.37 2397,-122 2410.41,-112.68 2421.23,-98.02 2428.9,-85.18"/>
<polygon fill="black" stroke="black" points="2432.06,-86.69 2433.91,-76.26 2425.96,-83.26 2432.06,-86.69"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2185.5,-206C2185.5,-206 2118.5,-206 2118.5,-206 2112.5,-206 2106.5,-200 2106.5,-194 2106.5,-194 2106.5,-182 2106.5,-182 2106.5,-176 2112.5,-170 2118.5,-170 2118.5,-170 2185.5,-170 2185.5,-170 2191.5,-170 2197.5,-176 2197.5,-182 2197.5,-182 2197.5,-194 2197.5,-194 2197.5,-200 2191.5,-206 2185.5,-206"/>
<text text-anchor="middle" x="2152" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2271.5,-76C2271.5,-76 2224.5,-76 2224.5,-76 2218.5,-76 2212.5,-70 2212.5,-64 2212.5,-64 2212.5,-52 2212.5,-52 2212.5,-46 2218.5,-40 2224.5,-40 2224.5,-40 2271.5,-40 2271.5,-40 2277.5,-40 2283.5,-46 2283.5,-52 2283.5,-52 2283.5,-64 2283.5,-64 2283.5,-70 2277.5,-76 2271.5,-76"/>
<text text-anchor="middle" x="2248" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2165.85,-169.78C2176.23,-156.78 2190.71,-138.42 2203,-122 2212.12,-109.83 2221.97,-96.11 2230.12,-84.58"/>
<polygon fill="black" stroke="black" points="2233.08,-86.45 2235.98,-76.26 2227.36,-82.42 2233.08,-86.45"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2687,-206C2687,-206 2657,-206 2657,-206 2651,-206 2645,-200 2645,-194 2645,-194 2645,-182 2645,-182 2645,-176 2651,-170 2657,-170 2657,-170 2687,-170 2687,-170 2693,-170 2699,-176 2699,-182 2699,-182 2699,-194 2699,-194 2699,-200 2693,-206 2687,-206"/>
<text text-anchor="middle" x="2672" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2667.5,-76C2667.5,-76 2620.5,-76 2620.5,-76 2614.5,-76 2608.5,-70 2608.5,-64 2608.5,-64 2608.5,-52 2608.5,-52 2608.5,-46 2614.5,-40 2620.5,-40 2620.5,-40 2667.5,-40 2667.5,-40 2673.5,-40 2679.5,-46 2679.5,-52 2679.5,-52 2679.5,-64 2679.5,-64 2679.5,-70 2673.5,-76 2667.5,-76"/>
<text text-anchor="middle" x="2644" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2668.22,-169.74C2663.55,-148.36 2655.53,-111.69 2650,-86.44"/>
<polygon fill="black" stroke="black" points="2653.36,-85.42 2647.81,-76.4 2646.52,-86.91 2653.36,-85.42"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2862,-206C2862,-206 2832,-206 2832,-206 2826,-206 2820,-200 2820,-194 2820,-194 2820,-182 2820,-182 2820,-176 2826,-170 2832,-170 2832,-170 2862,-170 2862,-170 2868,-170 2874,-176 2874,-182 2874,-182 2874,-194 2874,-194 2874,-200 2868,-206 2862,-206"/>
<text text-anchor="middle" x="2847" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2865.5,-76C2865.5,-76 2818.5,-76 2818.5,-76 2812.5,-76 2806.5,-70 2806.5,-64 2806.5,-64 2806.5,-52 2806.5,-52 2806.5,-46 2812.5,-40 2818.5,-40 2818.5,-40 2865.5,-40 2865.5,-40 2871.5,-40 2877.5,-46 2877.5,-52 2877.5,-52 2877.5,-64 2877.5,-64 2877.5,-70 2871.5,-76 2865.5,-76"/>
<text text-anchor="middle" x="2842" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2846.33,-169.74C2845.49,-148.36 2844.06,-111.69 2843.07,-86.44"/>
<polygon fill="black" stroke="black" points="2846.57,-86.25 2842.68,-76.4 2839.57,-86.53 2846.57,-86.25"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2376,-76C2376,-76 2320,-76 2320,-76 2314,-76 2308,-70 2308,-64 2308,-64 2308,-52 2308,-52 2308,-46 2314,-40 2320,-40 2320,-40 2376,-40 2376,-40 2382,-40 2388,-46 2388,-52 2388,-52 2388,-64 2388,-64 2388,-70 2382,-76 2376,-76"/>
<text text-anchor="middle" x="2348" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2182,-76C2182,-76 2126,-76 2126,-76 2120,-76 2114,-70 2114,-64 2114,-64 2114,-52 2114,-52 2114,-46 2120,-40 2126,-40 2126,-40 2182,-40 2182,-40 2188,-40 2194,-46 2194,-52 2194,-52 2194,-64 2194,-64 2194,-70 2188,-76 2182,-76"/>
<text text-anchor="middle" x="2154" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2578,-76C2578,-76 2522,-76 2522,-76 2516,-76 2510,-70 2510,-64 2510,-64 2510,-52 2510,-52 2510,-46 2516,-40 2522,-40 2522,-40 2578,-40 2578,-40 2584,-40 2590,-46 2590,-52 2590,-52 2590,-64 2590,-64 2590,-70 2584,-76 2578,-76"/>
<text text-anchor="middle" x="2550" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2776,-76C2776,-76 2720,-76 2720,-76 2714,-76 2708,-70 2708,-64 2708,-64 2708,-52 2708,-52 2708,-46 2714,-40 2720,-40 2720,-40 2776,-40 2776,-40 2782,-40 2788,-46 2788,-52 2788,-52 2788,-64 2788,-64 2788,-70 2782,-76 2776,-76"/>
<text text-anchor="middle" x="2748" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2592.5,-206C2592.5,-206 2521.5,-206 2521.5,-206 2515.5,-206 2509.5,-200 2509.5,-194 2509.5,-194 2509.5,-182 2509.5,-182 2509.5,-176 2515.5,-170 2521.5,-170 2521.5,-170 2592.5,-170 2592.5,-170 2598.5,-170 2604.5,-176 2604.5,-182 2604.5,-182 2604.5,-194 2604.5,-194 2604.5,-200 2598.5,-206 2592.5,-206"/>
<text text-anchor="middle" x="2557" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2479.5,-206C2479.5,-206 2404.5,-206 2404.5,-206 2398.5,-206 2392.5,-200 2392.5,-194 2392.5,-194 2392.5,-182 2392.5,-182 2392.5,-176 2398.5,-170 2404.5,-170 2404.5,-170 2479.5,-170 2479.5,-170 2485.5,-170 2491.5,-176 2491.5,-182 2491.5,-182 2491.5,-194 2491.5,-194 2491.5,-200 2485.5,-206 2479.5,-206"/>
<text text-anchor="middle" x="2442" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2362,-206C2362,-206 2332,-206 2332,-206 2326,-206 2320,-200 2320,-194 2320,-194 2320,-182 2320,-182 2320,-176 2326,-170 2332,-170 2332,-170 2362,-170 2362,-170 2368,-170 2374,-176 2374,-182 2374,-182 2374,-194 2374,-194 2374,-200 2368,-206 2362,-206"/>
<text text-anchor="middle" x="2347" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1113,-206C1113,-206 1051,-206 1051,-206 1045,-206 1039,-200 1039,-194 1039,-194 1039,-182 1039,-182 1039,-176 1045,-170 1051,-170 1051,-170 1113,-170 1113,-170 1119,-170 1125,-176 1125,-182 1125,-182 1125,-194 1125,-194 1125,-200 1119,-206 1113,-206"/>
<text text-anchor="middle" x="1082" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1244.5,-76C1244.5,-76 1197.5,-76 1197.5,-76 1191.5,-76 1185.5,-70 1185.5,-64 1185.5,-64 1185.5,-52 1185.5,-52 1185.5,-46 1191.5,-40 1197.5,-40 1197.5,-40 1244.5,-40 1244.5,-40 1250.5,-40 1256.5,-46 1256.5,-52 1256.5,-52 1256.5,-64 1256.5,-64 1256.5,-70 1250.5,-76 1244.5,-76"/>
<text text-anchor="middle" x="1221" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1100.75,-169.74C1124.89,-147.5 1167.01,-108.72 1194.44,-83.46"/>
<polygon fill="black" stroke="black" points="1197.12,-85.75 1202.11,-76.4 1192.38,-80.6 1197.12,-85.75"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1008.5,-206C1008.5,-206 941.5,-206 941.5,-206 935.5,-206 929.5,-200 929.5,-194 929.5,-194 929.5,-182 929.5,-182 929.5,-176 935.5,-170 941.5,-170 941.5,-170 1008.5,-170 1008.5,-170 1014.5,-170 1020.5,-176 1020.5,-182 1020.5,-182 1020.5,-194 1020.5,-194 1020.5,-200 1014.5,-206 1008.5,-206"/>
<text text-anchor="middle" x="975" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1024.5,-76C1024.5,-76 977.5,-76 977.5,-76 971.5,-76 965.5,-70 965.5,-64 965.5,-64 965.5,-52 965.5,-52 965.5,-46 971.5,-40 977.5,-40 977.5,-40 1024.5,-40 1024.5,-40 1030.5,-40 1036.5,-46 1036.5,-52 1036.5,-52 1036.5,-64 1036.5,-64 1036.5,-70 1030.5,-76 1024.5,-76"/>
<text text-anchor="middle" x="1001" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.51,-169.74C982.85,-148.36 990.3,-111.69 995.43,-86.44"/>
<polygon fill="black" stroke="black" points="998.91,-86.89 997.47,-76.4 992.05,-85.5 998.91,-86.89"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1510,-206C1510,-206 1480,-206 1480,-206 1474,-206 1468,-200 1468,-194 1468,-194 1468,-182 1468,-182 1468,-176 1474,-170 1480,-170 1480,-170 1510,-170 1510,-170 1516,-170 1522,-176 1522,-182 1522,-182 1522,-194 1522,-194 1522,-200 1516,-206 1510,-206"/>
<text text-anchor="middle" x="1495" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1489.5,-76C1489.5,-76 1442.5,-76 1442.5,-76 1436.5,-76 1430.5,-70 1430.5,-64 1430.5,-64 1430.5,-52 1430.5,-52 1430.5,-46 1436.5,-40 1442.5,-40 1442.5,-40 1489.5,-40 1489.5,-40 1495.5,-40 1501.5,-46 1501.5,-52 1501.5,-52 1501.5,-64 1501.5,-64 1501.5,-70 1495.5,-76 1489.5,-76"/>
<text text-anchor="middle" x="1466" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.09,-169.74C1486.25,-148.36 1477.94,-111.69 1472.22,-86.44"/>
<polygon fill="black" stroke="black" points="1475.56,-85.38 1469.94,-76.4 1468.74,-86.92 1475.56,-85.38"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1685,-206C1685,-206 1655,-206 1655,-206 1649,-206 1643,-200 1643,-194 1643,-194 1643,-182 1643,-182 1643,-176 1649,-170 1655,-170 1655,-170 1685,-170 1685,-170 1691,-170 1697,-176 1697,-182 1697,-182 1697,-194 1697,-194 1697,-200 1691,-206 1685,-206"/>
<text text-anchor="middle" x="1670" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1683.5,-76C1683.5,-76 1636.5,-76 1636.5,-76 1630.5,-76 1624.5,-70 1624.5,-64 1624.5,-64 1624.5,-52 1624.5,-52 1624.5,-46 1630.5,-40 1636.5,-40 1636.5,-40 1683.5,-40 1683.5,-40 1689.5,-40 1695.5,-46 1695.5,-52 1695.5,-52 1695.5,-64 1695.5,-64 1695.5,-70 1689.5,-76 1683.5,-76"/>
<text text-anchor="middle" x="1660" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.65,-169.74C1666.98,-148.36 1664.12,-111.69 1662.14,-86.44"/>
<polygon fill="black" stroke="black" points="1665.63,-86.09 1661.36,-76.4 1658.65,-86.64 1665.63,-86.09"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1343,-76C1343,-76 1287,-76 1287,-76 1281,-76 1275,-70 1275,-64 1275,-64 1275,-52 1275,-52 1275,-46 1281,-40 1287,-40 1287,-40 1343,-40 1343,-40 1349,-40 1355,-46 1355,-52 1355,-52 1355,-64 1355,-64 1355,-70 1349,-76 1343,-76"/>
<text text-anchor="middle" x="1315" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1123,-76C1123,-76 1067,-76 1067,-76 1061,-76 1055,-70 1055,-64 1055,-64 1055,-52 1055,-52 1055,-46 1061,-40 1067,-40 1067,-40 1123,-40 1123,-40 1129,-40 1135,-46 1135,-52 1135,-52 1135,-64 1135,-64 1135,-70 1129,-76 1123,-76"/>
<text text-anchor="middle" x="1095" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1588,-76C1588,-76 1532,-76 1532,-76 1526,-76 1520,-70 1520,-64 1520,-64 1520,-52 1520,-52 1520,-46 1526,-40 1532,-40 1532,-40 1588,-40 1588,-40 1594,-40 1600,-46 1600,-52 1600,-52 1600,-64 1600,-64 1600,-70 1594,-76 1588,-76"/>
<text text-anchor="middle" x="1560" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1782,-76C1782,-76 1726,-76 1726,-76 1720,-76 1714,-70 1714,-64 1714,-64 1714,-52 1714,-52 1714,-46 1720,-40 1726,-40 1726,-40 1782,-40 1782,-40 1788,-40 1794,-46 1794,-52 1794,-52 1794,-64 1794,-64 1794,-70 1788,-76 1782,-76"/>
<text text-anchor="middle" x="1754" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1415.5,-206C1415.5,-206 1344.5,-206 1344.5,-206 1338.5,-206 1332.5,-200 1332.5,-194 1332.5,-194 1332.5,-182 1332.5,-182 1332.5,-176 1338.5,-170 1344.5,-170 1344.5,-170 1415.5,-170 1415.5,-170 1421.5,-170 1427.5,-176 1427.5,-182 1427.5,-182 1427.5,-194 1427.5,-194 1427.5,-200 1421.5,-206 1415.5,-206"/>
<text text-anchor="middle" x="1380" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1302.5,-206C1302.5,-206 1227.5,-206 1227.5,-206 1221.5,-206 1215.5,-200 1215.5,-194 1215.5,-194 1215.5,-182 1215.5,-182 1215.5,-176 1221.5,-170 1227.5,-170 1227.5,-170 1302.5,-170 1302.5,-170 1308.5,-170 1314.5,-176 1314.5,-182 1314.5,-182 1314.5,-194 1314.5,-194 1314.5,-200 1308.5,-206 1302.5,-206"/>
<text text-anchor="middle" x="1265" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1185,-206C1185,-206 1155,-206 1155,-206 1149,-206 1143,-200 1143,-194 1143,-194 1143,-182 1143,-182 1143,-176 1149,-170 1155,-170 1155,-170 1185,-170 1185,-170 1191,-170 1197,-176 1197,-182 1197,-182 1197,-194 1197,-194 1197,-200 1191,-206 1185,-206"/>
<text text-anchor="middle" x="1170" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2212.53,-423.41C2461.89,-424.7 3350.95,-426.73 3398,-390 3455.68,-344.98 3457.2,-245.86 3455.28,-206.05"/>
<polygon fill="black" stroke="black" points="2212.2,-419.9 2202.19,-423.35 2212.17,-426.9 2212.2,-419.9"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2102.26,-402.59C2096.54,-400.71 2090.7,-399.1 2085,-398 2064.19,-393.97 576.41,-402.09 559,-390 496.96,-346.89 485.52,-246.21 483.44,-206.02"/>
<polygon fill="black" stroke="black" points="2101.12,-405.9 2111.72,-405.95 2103.47,-399.3 2101.12,-405.9"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2212.35,-420.89C2308.15,-417.17 2479.38,-408.07 2501,-390 2557.01,-343.19 2559.54,-245.54 2558.08,-206.09"/>
<polygon fill="black" stroke="black" points="2212.05,-417.4 2202.19,-421.28 2212.31,-424.39 2212.05,-417.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2101.61,-402.42C2096.1,-400.63 2090.48,-399.08 2085,-398 2067.86,-394.61 1470.31,-400.02 1456,-390 1394.27,-346.77 1382.64,-246.61 1380.48,-206.29"/>
<polygon fill="black" stroke="black" points="2100.78,-405.84 2111.37,-405.88 2103.11,-399.24 2100.78,-405.84"/>
</g>
<!-- system_l2_mem_side -->
<g id="node65" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1925,-76C1925,-76 1869,-76 1869,-76 1863,-76 1857,-70 1857,-64 1857,-64 1857,-52 1857,-52 1857,-46 1863,-40 1869,-40 1869,-40 1925,-40 1925,-40 1931,-40 1937,-46 1937,-52 1937,-52 1937,-64 1937,-64 1937,-70 1931,-76 1925,-76"/>
<text text-anchor="middle" x="1897" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M2101.59,-402.52C2096.08,-400.71 2090.47,-399.13 2085,-398 2070.9,-395.08 1836.02,-400.34 1826,-390 1788.26,-351.07 1807.8,-197.08 1826,-146 1836.01,-117.9 1859.42,-92.31 1876.63,-76.27"/>
<polygon fill="black" stroke="black" points="2100.75,-405.94 2111.35,-405.99 2103.1,-399.34 2100.75,-405.94"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2064,-442C2064,-442 1970,-442 1970,-442 1964,-442 1958,-436 1958,-430 1958,-430 1958,-418 1958,-418 1958,-412 1964,-406 1970,-406 1970,-406 2064,-406 2064,-406 2070,-406 2076,-412 2076,-418 2076,-418 2076,-430 2076,-430 2076,-436 2070,-442 2064,-442"/>
<text text-anchor="middle" x="2017" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2056.27,-405.96C2065.52,-402.68 2075.47,-399.73 2085,-398 2101.33,-395.04 3266.75,-399.99 3280,-390 3334.19,-349.14 3340.73,-261.05 3340.29,-216.29"/>
<polygon fill="black" stroke="black" points="3343.79,-216.07 3340.06,-206.15 3336.79,-216.23 3343.79,-216.07"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M2056.27,-405.96C2065.52,-402.68 2075.47,-399.73 2085,-398 2100.41,-395.2 3201.14,-400.24 3213,-390 3262.74,-347.04 3256.53,-260.28 3249.44,-216.13"/>
<polygon fill="black" stroke="black" points="3252.87,-215.38 3247.7,-206.13 3245.97,-216.58 3252.87,-215.38"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1957.89,-422.72C1673.44,-421.27 457.98,-413.7 427,-390 373.1,-348.76 366.43,-260.84 366.77,-216.21"/>
<polygon fill="black" stroke="black" points="370.27,-216.17 366.98,-206.1 363.28,-216.03 370.27,-216.17"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1957.97,-422.87C1660.88,-422.12 342.07,-417.24 310,-390 259.65,-347.25 262.96,-260.39 268.52,-216.18"/>
<polygon fill="black" stroke="black" points="272,-216.54 269.91,-206.16 265.07,-215.58 272,-216.54"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge28" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2056.65,-405.97C2065.8,-402.74 2075.61,-399.8 2085,-398 2101.26,-394.88 2369.88,-400.1 2383,-390 2436.78,-348.6 2443.5,-260.75 2443.2,-216.17"/>
<polygon fill="black" stroke="black" points="2446.7,-216.01 2443,-206.08 2439.7,-216.14 2446.7,-216.01"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M2057.03,-405.9C2066.07,-402.71 2075.74,-399.81 2085,-398 2097.6,-395.53 2306.4,-398.53 2316,-390 2365.14,-346.36 2359.21,-259.9 2352.31,-215.98"/>
<polygon fill="black" stroke="black" points="2355.75,-215.3 2350.62,-206.03 2348.85,-216.47 2355.75,-215.3"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge30" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1957.71,-422.03C1794.45,-419.13 1348.72,-409.44 1324,-390 1270.79,-348.15 1263.77,-260.88 1263.9,-216.38"/>
<polygon fill="black" stroke="black" points="1267.4,-216.34 1264.05,-206.29 1260.4,-216.24 1267.4,-216.34"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge29" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M1957.87,-422.59C1775.98,-421.08 1235.27,-414.53 1207,-390 1157.11,-346.71 1160.21,-260.1 1165.62,-216.06"/>
<polygon fill="black" stroke="black" points="1169.1,-216.46 1166.97,-206.08 1162.16,-215.52 1169.1,-216.46"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node68" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M3942,-206C3942,-206 3912,-206 3912,-206 3906,-206 3900,-200 3900,-194 3900,-194 3900,-182 3900,-182 3900,-176 3906,-170 3912,-170 3912,-170 3942,-170 3942,-170 3948,-170 3954,-176 3954,-182 3954,-182 3954,-194 3954,-194 3954,-200 3948,-206 3942,-206"/>
<text text-anchor="middle" x="3927" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge31" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2056.27,-405.95C2065.52,-402.67 2075.47,-399.72 2085,-398 2109.32,-393.62 3844.12,-404.67 3864,-390 3918.91,-349.48 3927.24,-261.23 3927.73,-216.36"/>
<polygon fill="black" stroke="black" points="3931.23,-216.2 3927.71,-206.2 3924.23,-216.21 3931.23,-216.2"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node64" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2014.5,-76C2014.5,-76 1967.5,-76 1967.5,-76 1961.5,-76 1955.5,-70 1955.5,-64 1955.5,-64 1955.5,-52 1955.5,-52 1955.5,-46 1961.5,-40 1967.5,-40 1967.5,-40 2014.5,-40 2014.5,-40 2020.5,-40 2026.5,-46 2026.5,-52 2026.5,-52 2026.5,-64 2026.5,-64 2026.5,-70 2020.5,-76 2014.5,-76"/>
<text text-anchor="middle" x="1991" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node66" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1934,-206C1934,-206 1850,-206 1850,-206 1844,-206 1838,-200 1838,-194 1838,-194 1838,-182 1838,-182 1838,-176 1844,-170 1850,-170 1850,-170 1934,-170 1934,-170 1940,-170 1946,-176 1946,-182 1946,-182 1946,-194 1946,-194 1946,-200 1940,-206 1934,-206"/>
<text text-anchor="middle" x="1892" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M1920.02,-163.98C1930.38,-156.82 1942.62,-149.8 1955,-146 2086.51,-105.58 3069.12,-181.85 3193,-122 3212.79,-112.44 3227.68,-91.36 3236.35,-76.22"/>
<polygon fill="black" stroke="black" points="1917.82,-161.25 1911.8,-169.97 1921.94,-166.91 1917.82,-161.25"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1920.28,-163.86C1930.58,-156.75 1942.73,-149.81 1955,-146 2054.24,-115.16 2788.13,-142.58 2890,-122 2935.9,-112.73 2985.64,-91.36 3017.5,-76.08"/>
<polygon fill="black" stroke="black" points="1918.13,-161.09 1912.09,-169.79 1922.24,-166.76 1918.13,-161.09"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1920.01,-163.96C1930.37,-156.8 1942.62,-149.79 1955,-146 2031.09,-122.73 3314.13,-153.95 3387,-122 3408.44,-112.6 3425.91,-91.49 3436.36,-76.29"/>
<polygon fill="black" stroke="black" points="1917.82,-161.23 1911.8,-169.95 1921.94,-166.89 1917.82,-161.23"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1920.01,-163.95C1930.37,-156.78 1942.61,-149.77 1955,-146 2041.84,-119.53 3506.46,-159.8 3589,-122 3609.62,-112.56 3625.8,-91.45 3635.36,-76.27"/>
<polygon fill="black" stroke="black" points="1917.81,-161.22 1911.79,-169.94 1921.93,-166.88 1917.81,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M1848.98,-165.67C1831.18,-157.92 1810.04,-150.07 1790,-146 1651.8,-117.91 656.38,-161.5 521,-122 489.61,-112.84 458.23,-91.45 438.5,-76.14"/>
<polygon fill="black" stroke="black" points="1847.94,-169.04 1858.5,-169.94 1850.8,-162.65 1847.94,-169.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1848.98,-165.64C1831.18,-157.89 1810.05,-150.04 1790,-146 1707.54,-129.37 355.09,-150.66 276,-122 250.47,-112.75 227.09,-91.38 212.72,-76.09"/>
<polygon fill="black" stroke="black" points="1847.95,-169.01 1858.5,-169.91 1850.81,-162.62 1847.95,-169.01"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge38" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1848.97,-165.7C1831.17,-157.96 1810.03,-150.11 1790,-146 1731.48,-134 768.75,-148.07 715,-122 695.22,-112.41 680.33,-91.34 671.66,-76.2"/>
<polygon fill="black" stroke="black" points="1847.93,-169.07 1858.49,-169.97 1850.8,-162.69 1847.93,-169.07"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge39" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1848.54,-165.59C1830.82,-157.91 1809.86,-150.14 1790,-146 1607.84,-108.04 1130.5,-177.83 953,-122 923.33,-112.67 894.17,-91.32 875.92,-76.06"/>
<polygon fill="black" stroke="black" points="1847.46,-168.94 1858.02,-169.81 1850.31,-162.54 1847.46,-168.94"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M1920.62,-164C1930.89,-156.98 1942.92,-150.05 1955,-146 2027.02,-121.84 2228.46,-156.78 2296,-122 2315.42,-112 2330.29,-91.23 2339.06,-76.27"/>
<polygon fill="black" stroke="black" points="1918.54,-161.18 1912.46,-169.85 1922.62,-166.87 1918.54,-161.18"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1922.98,-164.22C1932.86,-157.68 1944.07,-150.98 1955,-146 1990.33,-129.9 2003.08,-136.75 2039,-122 2070.38,-109.11 2104.19,-89.88 2126.97,-76.06"/>
<polygon fill="black" stroke="black" points="1920.97,-161.35 1914.68,-169.87 1924.91,-167.13 1920.97,-161.35"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1920.32,-163.99C1930.63,-156.9 1942.77,-149.93 1955,-146 2068.3,-109.6 2381.69,-171.32 2490,-122 2511.31,-112.3 2528.81,-91.25 2539.3,-76.15"/>
<polygon fill="black" stroke="black" points="1918.18,-161.22 1912.13,-169.91 1922.28,-166.89 1918.18,-161.22"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1920.29,-163.9C1930.6,-156.81 1942.75,-149.85 1955,-146 2033.16,-121.42 2617.81,-156.78 2692,-122 2712.54,-112.37 2728.73,-91.31 2738.32,-76.19"/>
<polygon fill="black" stroke="black" points="1918.15,-161.14 1912.1,-169.84 1922.26,-166.8 1918.15,-161.14"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge44" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M1848.03,-165.77C1830.4,-158.2 1809.63,-150.46 1790,-146 1628.44,-109.31 1575.95,-172.02 1418,-122 1387.03,-112.19 1355.8,-91.16 1335.98,-76.1"/>
<polygon fill="black" stroke="black" points="1846.92,-169.1 1857.48,-169.93 1849.74,-162.7 1846.92,-169.1"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge45" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M1848.51,-165.69C1830.79,-158.03 1809.84,-150.24 1790,-146 1655.82,-117.32 1301.46,-170.23 1173,-122 1147.74,-112.52 1124.47,-91.42 1110.05,-76.25"/>
<polygon fill="black" stroke="black" points="1847.44,-169.04 1858,-169.91 1850.28,-162.65 1847.44,-169.04"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1846.58,-165.93C1829.21,-158.63 1809,-151.01 1790,-146 1712.82,-125.62 1681.77,-160.79 1612,-122 1593.04,-111.46 1578.17,-91.01 1569.27,-76.27"/>
<polygon fill="black" stroke="black" points="1845.35,-169.21 1855.92,-169.94 1848.11,-162.78 1845.35,-169.21"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M1865.8,-162.7C1838.62,-137.49 1796.8,-98.7 1772.76,-76.4"/>
<polygon fill="black" stroke="black" points="1863.68,-165.5 1873.39,-169.74 1868.44,-160.37 1863.68,-165.5"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node67" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2070,-206C2070,-206 1976,-206 1976,-206 1970,-206 1964,-200 1964,-194 1964,-194 1964,-182 1964,-182 1964,-176 1970,-170 1976,-170 1976,-170 2070,-170 2070,-170 2076,-170 2082,-176 2082,-182 2082,-182 2082,-194 2082,-194 2082,-200 2076,-206 2070,-206"/>
<text text-anchor="middle" x="2023" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge48" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2018.68,-169.74C2013.32,-148.27 2004.09,-111.36 1997.78,-86.1"/>
<polygon fill="black" stroke="black" points="2001.17,-85.25 1995.35,-76.4 1994.38,-86.95 2001.17,-85.25"/>
</g>
</g>
</svg>
