Fabien Alibart, Liang Gao, Brian D. Hoskins, and Dmitri B. Strukov. 2012. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology 23, (Jan. 2012), 075201. DOI:10.1088/0957-4484/23/7/075201
Fabien Alibart, Timothy Sherwood, and Dmitri B. Strukov. 2011. Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications. In 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS). IEEE, 279--286. DOI:10.1109/AHS.2011.5963948
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Yuval Cassuto, Shahar Kvatinsky, and Eitan Yaakobi. Sneak-Path constraints in Memristor crossbar arrays. In 2013 IEEE International Symposium on Information Theory Proceedings (ISIT). IEEE, 156--160. DOI:10.1109/ISIT.2013.6620207
Meng-Fan Chang, Che-Wei Wu, Chia-Cheng Kuo, Shin-Jang Shen, Ku-Feng Lin, Shu-Meng Yang, Ya-Chin King, Chorng-Jung Lin, and Yu-Der Chih. 2012. A 0.5 v 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65 nm CMOS using low-voltage current-mode sensing scheme with 45ns random read time. In IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC). IEEE, 434--436. DOI:10.1109/ISSCC.2012.6177079
Meng-Fan Chang, Chien-Chen Lin, Albert Lee, Chia-Chen Kuo, Geng-Hau Yang, Hsiang-Jen Tsai, Tien-Fu Chen, Shyh-Shyuan Sheu, Pei-Ling Tseng, Heng-Yuan Lee, Tzu-Kun Ku, National Chiao Tung University. 2015. A 3T1R non-volatile TCAM using MLC ReRAM with sub-1ns search Time. In IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. (Feb 2015), 318--449.
Mu-Tien Chang , Paul Rosenfeld , Shih-Lien Lu , Bruce Jacob, Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.143-154, February 23-27, 2013[doi>10.1109/HPCA.2013.6522314]
Yi-Chou Chen, C. F. Chen, C. T. Chen, J. Y. Yu, S. Wu, S. L. Lung, Rich Liu, and Chih-Yuan Lu. 2003. An access-transistor-Free (0T/1R) non-volatile resistance random access memory (RRAM) using a novel threshold switching, self-rectifying chalcogenide device. In IEEE IEDM. IEEE, 37.4.1--37.4.4. DOI:10.1109/IEDM.2003.1269425
Eric S. Chung , Peter A. Milder , James C. Hoe , Ken Mai, Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.225-236, December 04-08, 2010[doi>10.1109/MICRO.2010.36]
Timothy A. Davis , Yifan Hu, The university of Florida sparse matrix collection, ACM Transactions on Mathematical Software (TOMS), v.38 n.1, p.1-25, November 2011[doi>10.1145/2049662.2049663]
Richard Dorrance , Fengbo Ren , Dejan Marković, A scalable sparse matrix-vector multiplication kernel for energy-efficient sparse-blas on FPGAs, Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays, February 26-28, 2014, Monterey, California, USA[doi>10.1145/2554688.2554785]
K. Eshraghian , Kyoung-Rok Cho , O. Kavehei , Soon-Ku Kang , D. Abbott , Sung-Mo Steve Kang, Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search Engines, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.19 n.8, p.1407-1417, August 2011[doi>10.1109/TVLSI.2010.2049867]
Seungbum Hong, Orlando Auciello, and Dirk J. Wouters. 2014. Emerging Non-Volatile Memories. Springer-Verlag, New York.
Mark Horowitz. 2014. 1.1 Computing's energy problem (and what we can do about it). In Solid-State Circuits Conference Digest of Technical Papers (ISSCC). IEEE, 10--14. DOI:10.1109/ISSCC.2014.6757323
I. T. R. S. Roadmap. Retrieved from http://www.itrs.net/
Shoaib Kamil, Cy Chan, Leonid Oliker, John Shalf, and Samuel Williams. 2010. An auto-tuning framework for parallel Multicore stencil computations. In IEEE International Symposium on Parallel & Distributed Processing. IEEE, 1--12. DOI:10.1109/IPDPS.2010.5470421
Akifumi Kawahara, Ryotaro Azuma, Yasuhiro Ikeda, Kunihiro Kawai, Yoshikazu Katoh, Yoshikazu Hayakawa, Keita Tsuji, Shinichi Yoneda, Atsushi. Himeno, Kazuhiko Shimakawa, Takeshi Takagi, Takumi Mikawa, and Kunioshi Aono. 2013. An 8 Mb Multi-layered cross-point ReRAM Macro with 443 MB/s write throughput. IEEE J. Solid-State Circuits 48, 1 (Dec. 2012), 178--185. DOI:10.1109/JSSC.2012.2215121
Jakub Kurzak , David A. Bader , Jack Dongarra, Scientific Computing with Multicore and Accelerators, CRC Press, Inc., Boca Raton, FL, 2010
Shahar Kvatinsky, Eby G. Friedman, Avinoam. Kolodny, and Uri C. Weiser. 2013. TEAM: threshold adaptive Memristor model. IEEE Trans. Circuits Syst. I 60, 1 (Jan. 2013), 211--221. DOI:10.1109/TCSI.2012.2215714
Shahar Kvatinsky, Keren Talisveyberg, Dmitry Fliter, Avinoam Kolodny, Uri C. Weiser, and Eby G. Friedman. 2012. Models of Memristors for SPICE simulations. In IEEE Convention of Electrical and Electronics Engineers in Israel. IEEE, 1--5.
Shahar Kvatinsky, Nimrod Wald, Guy Satat, Avinoam Kolodny, Uri C. Weiser, and Eby G. Friedman. 2012b. MRL - Memristor Ratioed logic. In 13th International Workshop on Cellular Nanoscale Networks and Their Applications. IEEE, 29--31. DOI:10.1109/CNNA.2012.6331426
R. Lauwereins. 2015. New memory technologies and their impact on computer architectures. HiPeac’15 keynote.
Colin Yu Lin, Ngai Wong, and Hayden Kwok-Hay So. 2013. Design space exploration for sparse matrix-matrix multiplication on FPGAs. Int. J. Circ. Theor. Appl. 41, 2 (Feb. 2013), 205--219. DOI:10.1002/cta.796.
T.-Y. Liu, Tian Hong Yan, R. Scheuerlein, Yingchang Chen, K. K. Lee, and G. Balakrishnan. 2013. A 130.7 mm<sup>2</sup> 2-layer 32 Gb ReRAM memory device in 24 nm technology. In IEEE International Solid-State Circuits Conference, 49, 1 (Feb. 2013), 210--211. DOI:10.1109/JSSC.2013.2280296
Xing Liu , Mikhail Smelyanskiy , Edmond Chow , Pradeep Dubey, Efficient sparse matrix-vector multiplication on x86-based many-core processors, Proceedings of the 27th international ACM conference on International conference on supercomputing, June 10-14, 2013, Eugene, Oregon, USA[doi>10.1145/2464996.2465013]
Amir Morad, Leonid Yavits, and Ran Ginosar. 2014. Efficient dense and sparse Matrix multiplication on GP-SIMD. In Power and Timing Modeling, Optimization and Simulation. IEEE, 1--8. DOI:10.1109/PATMOS.2014.6951895
Amir Morad , Leonid Yavits , Ran Ginosar, GP-SIMD Processing-in-Memory, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.4, p.1-26, January 2015[doi>10.1145/2686875]
J. Nickel. 2011. Memristor materials engineering: from flash replacement towards a universal memory. In Proceedings of the IEEE International Electron Devices Meeting. December 2011.
Dimin Niu , Cong Xu , Naveen Muralimanohar , Norman P. Jouppi , Yuan Xie, Design trade-offs for high density cross-point resistive memory, Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design, July 30-August 01, 2012, Redondo Beach, California, USA[doi>10.1145/2333660.2333712]
Elaine Ou and S. Simon Wong. 2011. Array architecture for a nonvolatile 3-dimensional cross-point resistance-change memory. IEEE J. Solid-State Circuits 46, 9 (Aug. 2011), 2158--2170. DOI:10.1109/JSSC.2011.2148430
Rahul Patel, Shahar Kvatinsky, Eby G. Friedman, and Avinoam Kolodny. 2014. Multistate register based on resistive RAM. IEEE Trans. VLSI Syst. 23, 9 (Aug. 2015), 1750--1759. DOI:10.1109/TVLSI.2014.2347926
Ravi Patel and Eby G. Friedman. 2012. Arithmetic encoding for memristive multi-bit storage. In IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC’12). IEEE, 99--104. DOI:10.1109/VLSI-SoC.2012.7332084
Erik Saule, Kamer Kaya, and Ümit V. Çatalyürek. 2014. Performance evaluation of sparse Matrix multiplication kernels on Intel Xeon Phi. arXiv preprint arXiv:1302.1078.
Shyh-Shyuan Shu, Pei-Chia Chiang, Wen-Pin Lin, Heng-Yuan Lee, Pang-Shiu Chen, Yu-Sheng Chen, Tai-Yuan Wu, Frederick T. Chen, Keng-Li Su, Ming-Jer Kao, Kuo-Hsing Cheng, and Ming-Jinn Tsai. 2009. A 5ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme. In Symposium on VLSI circuits. IEEE, 82, 83.
Jonathan Thatcher, Tom Coughlin, Jim Handy, and Neal Ekker. 2009. NAND flash solid state storage for the Enterprise, an in-depth look at reliability. In Solid State Storage Initiative (SSSI) of the Storage Network Industry Association (SNIA’09).
Antonio C. Torrezan, John Paul Strachan, Gilberto Medeiros-Ribeiro, and R. Stanley Williams. 2011. Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22, 48 (2011), 485203.
Samuel Williams , Leonid Oliker , Richard Vuduc , John Shalf , Katherine Yelick , James Demmel, Optimization of sparse matrix-vector multiplication on emerging multicore platforms, Parallel Computing, v.35 n.3, p.178-194, March, 2009[doi>10.1016/j.parco.2008.12.006]
H.-S. Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T. Chen, and Ming-Jinn Tsai. 2012. Metal--oxide RRAM. Proc. IEEE 100, 6 (June 2012), 1951,1970. DOI:10.1109/JPROC.2012.2190369
Ming-Chi Wu, Yi-Wei Lin, Wen-Yueh Jang, Chen-Hsi Lin, and Tseung-Yuen Tseng. 2011. Low-Power and highly reliable multilevel operation in ZrO2 1T1R RRAM. IEEE Electron. Dev. Lett., 32, 8 (July 2011), 1026--1028. DOI:10.1109/LED.2011.2157454
Cong Xu, Xiangyu Dong, Norman P. Jouppi, and Yuan Xie. 2011. Design implications of Memristor-Based RRAM cross-point structures. In Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1--6. DOI:10.1109/DATE.2011.5763125
Leonid Yavits, Amir Morad, and Ran Ginosar. 2014a. Computer architecture with associative processor replacing last-level cache and SIMD accelerator. IEEE Trans. Comput. 64, 2 (Jan. 2015), 368--381. DOI:10.1109/TC.2013.220.
L. Yavits , A. Morad , R. Ginosar, The effect of communication and synchronization on Amdahl's law in multicore systems, Parallel Computing, v.40 n.1, p.1-16, January, 2014[doi>10.1016/j.parco.2013.11.001]
Leonid Yavits, Shahar kvatinsky, Amir Morad, and Ran Ginosar. 2014. Resistive associative processor. IEEE Comput. Arch. Lett. PP, 99 (Nov. 2014), 1. DOI:10.1109/LCA.2014.2374597.
Mohsen Zangeneh and Akanksha Joshi. 2014. Design and optimization of nonvolatile Multibit 1T1R resistive RAM. IEEE Trans. Very Large Scale Integrat (VLSI) Syst. 22, 8 (July 2014), 1815--1828. DOI:10.1109/TVLSI.2013.2277715
