/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/etc/sva/rec_ltl_classes_package.svp
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dbg/dbg.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_decode_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_fgpr_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_gpr_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_ib_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_tlu_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_trigger.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/snapshots/default/common_defines.vh
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/snapshots/default/pic_map_auto.h
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dma_ctrl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/dmi_jtag_to_core_sync.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/dmi_wrapper.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/rvjtag_tap.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_2bit_div_srt.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_4bit_div_srt.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_alu_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_div_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_mul_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/DivSqrtRawFN_srt4.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FMA.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FP32_DivSqrtRawFN_srt4.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FP64_DivSqrtRawFN_srt4.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FPtoFP.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FPtoINT.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/INTtoFP.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/f_class.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/f_div_sqrt.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/fpu.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_primitives.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_rawFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/addRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/compareRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/fNToRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNFromException.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/isSigNaNRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToIN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToRecFN.v
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_aln_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_bp_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_compress_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ic_mem.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_iccm_mem.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ifc_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_mem_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/build.h
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/beh_lib.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/mem_lib.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_addrcheck.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_buffer.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_intf.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_clkdomain.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_mem.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_ecc.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_lsc_ctl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_stbuf.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_trigger.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/mem.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/pic_ctrl.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv_wrapper.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/axi_lsu_dma_bridge.sv
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/dasm.svi
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv
