{
  "module_name": "hd64570.h",
  "hash_id": "9649bc406505373ef71acf1138333fe08e5ecb5fc03b727178c74594b82a6455",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wan/hd64570.h",
  "human_readable_source": " \n#ifndef __HD64570_H\n#define __HD64570_H\n\n \n\n\n\n \n#define LPR    0x00\t\t \n\n \n#define PABR0  0x02\t\t \n#define PABR1  0x03\t\t \n#define WCRL   0x04\t\t \n#define WCRM   0x05\t\t \n#define WCRH   0x06\t\t \n\n#define PCR    0x08\t\t \n#define DMER   0x09\t\t \n\n\n \n#define ISR0   0x10\t\t \n#define ISR1   0x11\t\t \n#define ISR2   0x12\t\t \n\n#define IER0   0x14\t\t \n#define IER1   0x15\t\t \n#define IER2   0x16\t\t \n\n#define ITCR   0x18\t\t \n#define IVR    0x1A\t\t \n#define IMVR   0x1C\t\t \n\n\n\n \n\n#define MSCI0_OFFSET 0x20\n#define MSCI1_OFFSET 0x40\n\n#define TRBL   0x00\t\t  \n#define TRBH   0x01\t\t  \n#define ST0    0x02\t\t \n#define ST1    0x03\t\t \n#define ST2    0x04\t\t \n#define ST3    0x05\t\t \n#define FST    0x06\t\t \n#define IE0    0x08\t\t \n#define IE1    0x09\t\t \n#define IE2    0x0A\t\t \n#define FIE    0x0B\t\t \n#define CMD    0x0C\t\t \n#define MD0    0x0E\t\t \n#define MD1    0x0F\t\t \n#define MD2    0x10\t\t \n#define CTL    0x11\t\t \n#define SA0    0x12\t\t \n#define SA1    0x13\t\t \n#define IDL    0x14\t\t \n#define TMC    0x15\t\t \n#define RXS    0x16\t\t \n#define TXS    0x17\t\t \n#define TRC0   0x18\t\t  \n#define TRC1   0x19\t\t  \n#define RRC    0x1A\t\t  \n#define CST0   0x1C\t\t \n#define CST1   0x1D\t\t \n\n\n \n\n#define TIMER0RX_OFFSET 0x60\n#define TIMER0TX_OFFSET 0x68\n#define TIMER1RX_OFFSET 0x70\n#define TIMER1TX_OFFSET 0x78\n\n#define TCNTL  0x00\t\t \n#define TCNTH  0x01\t\t \n#define TCONRL 0x02\t\t \n#define TCONRH 0x03\t\t \n#define TCSR   0x04\t\t \n#define TEPR   0x05\t\t \n\n\n\n \n\n#define DMAC0RX_OFFSET 0x80\n#define DMAC0TX_OFFSET 0xA0\n#define DMAC1RX_OFFSET 0xC0\n#define DMAC1TX_OFFSET 0xE0\n\n#define BARL   0x00\t\t \n#define BARH   0x01\t\t \n#define BARB   0x02\t\t \n\n#define DARL   0x00\t\t \n#define DARH   0x01\t\t \n#define DARB   0x02\t\t \n\n#define SARL   0x04\t\t \n#define SARH   0x05\t\t \n#define SARB   0x06\t\t \n\n#define CPB    0x06\t\t \n\n#define CDAL   0x08\t\t \n#define CDAH   0x09\t\t \n#define EDAL   0x0A\t\t \n#define EDAH   0x0B\t\t \n#define BFLL   0x0C\t\t \n#define BFLH   0x0D\t\t \n#define BCRL   0x0E\t\t \n#define BCRH   0x0F\t\t \n#define DSR    0x10\t\t \n#define DSR_RX(node) (DSR + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))\n#define DSR_TX(node) (DSR + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))\n#define DMR    0x11\t\t \n#define DMR_RX(node) (DMR + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))\n#define DMR_TX(node) (DMR + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))\n#define FCT    0x13\t\t \n#define FCT_RX(node) (FCT + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))\n#define FCT_TX(node) (FCT + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))\n#define DIR    0x14\t\t \n#define DIR_RX(node) (DIR + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))\n#define DIR_TX(node) (DIR + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))\n#define DCR    0x15\t\t \n#define DCR_RX(node) (DCR + (node ? DMAC1RX_OFFSET : DMAC0RX_OFFSET))\n#define DCR_TX(node) (DCR + (node ? DMAC1TX_OFFSET : DMAC0TX_OFFSET))\n\n\n\n\n \n\ntypedef struct {\n\tu16 cp;\t\t\t \n\tu32 bp;\t\t\t \n\tu16 len;\t\t \n\tu8 stat;\t\t \n\tu8 unused;\t\t \n}__packed pkt_desc;\n\n\n \n\n#define ST_TX_EOM     0x80\t \n#define ST_TX_EOT     0x01\t \n\n#define ST_RX_EOM     0x80\t \n#define ST_RX_SHORT   0x40\t \n#define ST_RX_ABORT   0x20\t \n#define ST_RX_RESBIT  0x10\t \n#define ST_RX_OVERRUN 0x08\t \n#define ST_RX_CRC     0x04\t \n\n#define ST_ERROR_MASK 0x7C\n\n#define DIR_EOTE      0x80       \n#define DIR_EOME      0x40       \n#define DIR_BOFE      0x20       \n#define DIR_COFE      0x10       \n\n\n#define DSR_EOT       0x80       \n#define DSR_EOM       0x40       \n#define DSR_BOF       0x20       \n#define DSR_COF       0x10       \n#define DSR_DE        0x02\t \n#define DSR_DWE       0x01       \n\n \n#define DMER_DME      0x80\t \n\n\n#define CMD_RESET     0x21\t \n#define CMD_TX_ENABLE 0x02\t \n#define CMD_RX_ENABLE 0x12\t \n\n#define MD0_HDLC      0x80\t \n#define MD0_CRC_ENA   0x04\t \n#define MD0_CRC_CCITT 0x02\t \n#define MD0_CRC_PR1   0x01\t \n\n#define MD0_CRC_NONE  0x00\n#define MD0_CRC_16_0  0x04\n#define MD0_CRC_16    0x05\n#define MD0_CRC_ITU_0 0x06\n#define MD0_CRC_ITU   0x07\n\n#define MD2_NRZ\t      0x00\n#define MD2_NRZI      0x20\n#define MD2_MANCHESTER 0x80\n#define MD2_FM_MARK   0xA0\n#define MD2_FM_SPACE  0xC0\n#define MD2_LOOPBACK  0x03       \n\n#define CTL_NORTS     0x01\n#define CTL_IDLE      0x10\t \n#define CTL_UDRNC     0x20\t \n\n#define ST0_TXRDY     0x02\t \n#define ST0_RXRDY     0x01\t \n\n#define ST1_UDRN      0x80\t \n#define ST1_CDCD      0x04\t \n\n#define ST3_CTS       0x08\t \n#define ST3_DCD       0x04\t \n\n#define IE0_TXINT     0x80\t \n#define IE0_RXINTA    0x40\t \n#define IE1_UDRN      0x80\t \n#define IE1_CDCD      0x04\t \n\n#define DCR_ABORT     0x01\t \n#define DCR_CLEAR_EOF 0x02\t \n\n \n#define CLK_BRG_MASK  0x0F\n#define CLK_LINE_RX   0x00\t \n#define CLK_LINE_TX   0x00\t \n#define CLK_BRG_RX    0x40\t \n#define CLK_BRG_TX    0x40\t \n#define CLK_RXCLK_TX  0x60\t \n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}