<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: MPU Region Size</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">MPU Region Size</div>  </div>
<div class="ingroups"><a class="el" href="group/group__CORTEX__LL__Exported__Constants.html">CORTEX Exported Constants</a></div></div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaceb7f388fb994a7d89f080394b48bed9">LL_MPU_REGION_SIZE_32B</a>&#160;&#160;&#160;(0x04U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga30ca6c785d5fb0f8cf07b00fe11d7aa2">LL_MPU_REGION_SIZE_64B</a>&#160;&#160;&#160;(0x05U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaa395f2a58a9d7245c6d6f20f9eae407e">LL_MPU_REGION_SIZE_128B</a>&#160;&#160;&#160;(0x06U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gae717839eba0bbb9971577d17d282f7ff">LL_MPU_REGION_SIZE_256B</a>&#160;&#160;&#160;(0x07U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga459aa3bccc9fda1bb459f0b172ec9430">LL_MPU_REGION_SIZE_512B</a>&#160;&#160;&#160;(0x08U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6350fbb7a08a1f56f5be48f274ddbc22">LL_MPU_REGION_SIZE_1KB</a>&#160;&#160;&#160;(0x09U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga60311ce3550d80ee9833c377bcf78f87">LL_MPU_REGION_SIZE_2KB</a>&#160;&#160;&#160;(0x0AU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf18559cb1fa46e942c98d226711c2c01">LL_MPU_REGION_SIZE_4KB</a>&#160;&#160;&#160;(0x0BU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gada0a7af16367da3259a3b3512e6fa3ff">LL_MPU_REGION_SIZE_8KB</a>&#160;&#160;&#160;(0x0CU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga27c3436069a56106ee06fd089f1b75f0">LL_MPU_REGION_SIZE_16KB</a>&#160;&#160;&#160;(0x0DU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5f49fe4c4cada3351515f8090a17da3c">LL_MPU_REGION_SIZE_32KB</a>&#160;&#160;&#160;(0x0EU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gae722afcff109cbc60fc64c72680aef70">LL_MPU_REGION_SIZE_64KB</a>&#160;&#160;&#160;(0x0FU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf46c560f7cf1cd6d791d492a3fd4bc85">LL_MPU_REGION_SIZE_128KB</a>&#160;&#160;&#160;(0x10U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6609ad7307a4f9be84742d8c7400d382">LL_MPU_REGION_SIZE_256KB</a>&#160;&#160;&#160;(0x11U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5a5950735fe26d09f7b0bde758932665">LL_MPU_REGION_SIZE_512KB</a>&#160;&#160;&#160;(0x12U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga4f93037e1daaaaf72fe74261b6327eda">LL_MPU_REGION_SIZE_1MB</a>&#160;&#160;&#160;(0x13U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga311b077a5c8f115658ee32fea8747f46">LL_MPU_REGION_SIZE_2MB</a>&#160;&#160;&#160;(0x14U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6e7e7ec9d13bee87a916ba25f934508a">LL_MPU_REGION_SIZE_4MB</a>&#160;&#160;&#160;(0x15U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga27d42c47282f34431548683d770995b7">LL_MPU_REGION_SIZE_8MB</a>&#160;&#160;&#160;(0x16U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5e03aab7a3ae5a5bce41ead433e3221c">LL_MPU_REGION_SIZE_16MB</a>&#160;&#160;&#160;(0x17U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga603fd5108ed2413a5399671324c80763">LL_MPU_REGION_SIZE_32MB</a>&#160;&#160;&#160;(0x18U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf4250694e547fb679ce565f8f677829f">LL_MPU_REGION_SIZE_64MB</a>&#160;&#160;&#160;(0x19U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gac8a665be0a67f0196a6f59e887e4fea4">LL_MPU_REGION_SIZE_128MB</a>&#160;&#160;&#160;(0x1AU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga4f5947c55cef59d842272da83df0480b">LL_MPU_REGION_SIZE_256MB</a>&#160;&#160;&#160;(0x1BU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga434b44cf230d0acda4b940fee7db8551">LL_MPU_REGION_SIZE_512MB</a>&#160;&#160;&#160;(0x1CU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga01f4d0f156a39e3e9b975493d9c3a492">LL_MPU_REGION_SIZE_1GB</a>&#160;&#160;&#160;(0x1DU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf96e455360b6ff1c6b4bfccc48271e5f">LL_MPU_REGION_SIZE_2GB</a>&#160;&#160;&#160;(0x1EU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga2fb6af7ca837fee415021afe750b8318">LL_MPU_REGION_SIZE_4GB</a>&#160;&#160;&#160;(0x1FU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="gaa395f2a58a9d7245c6d6f20f9eae407e"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_128B" ref="gaa395f2a58a9d7245c6d6f20f9eae407e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaa395f2a58a9d7245c6d6f20f9eae407e">LL_MPU_REGION_SIZE_128B</a>&#160;&#160;&#160;(0x06U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>128B Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00120">120</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf46c560f7cf1cd6d791d492a3fd4bc85"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_128KB" ref="gaf46c560f7cf1cd6d791d492a3fd4bc85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf46c560f7cf1cd6d791d492a3fd4bc85">LL_MPU_REGION_SIZE_128KB</a>&#160;&#160;&#160;(0x10U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>128KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00130">130</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8a665be0a67f0196a6f59e887e4fea4"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_128MB" ref="gac8a665be0a67f0196a6f59e887e4fea4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gac8a665be0a67f0196a6f59e887e4fea4">LL_MPU_REGION_SIZE_128MB</a>&#160;&#160;&#160;(0x1AU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>128MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00140">140</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27c3436069a56106ee06fd089f1b75f0"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_16KB" ref="ga27c3436069a56106ee06fd089f1b75f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga27c3436069a56106ee06fd089f1b75f0">LL_MPU_REGION_SIZE_16KB</a>&#160;&#160;&#160;(0x0DU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00127">127</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e03aab7a3ae5a5bce41ead433e3221c"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_16MB" ref="ga5e03aab7a3ae5a5bce41ead433e3221c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5e03aab7a3ae5a5bce41ead433e3221c">LL_MPU_REGION_SIZE_16MB</a>&#160;&#160;&#160;(0x17U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>16MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00137">137</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga01f4d0f156a39e3e9b975493d9c3a492"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_1GB" ref="ga01f4d0f156a39e3e9b975493d9c3a492" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga01f4d0f156a39e3e9b975493d9c3a492">LL_MPU_REGION_SIZE_1GB</a>&#160;&#160;&#160;(0x1DU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1GB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00143">143</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6350fbb7a08a1f56f5be48f274ddbc22"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_1KB" ref="ga6350fbb7a08a1f56f5be48f274ddbc22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6350fbb7a08a1f56f5be48f274ddbc22">LL_MPU_REGION_SIZE_1KB</a>&#160;&#160;&#160;(0x09U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00123">123</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f93037e1daaaaf72fe74261b6327eda"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_1MB" ref="ga4f93037e1daaaaf72fe74261b6327eda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga4f93037e1daaaaf72fe74261b6327eda">LL_MPU_REGION_SIZE_1MB</a>&#160;&#160;&#160;(0x13U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>1MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00133">133</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae717839eba0bbb9971577d17d282f7ff"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_256B" ref="gae717839eba0bbb9971577d17d282f7ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gae717839eba0bbb9971577d17d282f7ff">LL_MPU_REGION_SIZE_256B</a>&#160;&#160;&#160;(0x07U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>256B Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00121">121</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6609ad7307a4f9be84742d8c7400d382"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_256KB" ref="ga6609ad7307a4f9be84742d8c7400d382" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6609ad7307a4f9be84742d8c7400d382">LL_MPU_REGION_SIZE_256KB</a>&#160;&#160;&#160;(0x11U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>256KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00131">131</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f5947c55cef59d842272da83df0480b"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_256MB" ref="ga4f5947c55cef59d842272da83df0480b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga4f5947c55cef59d842272da83df0480b">LL_MPU_REGION_SIZE_256MB</a>&#160;&#160;&#160;(0x1BU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>256MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00141">141</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf96e455360b6ff1c6b4bfccc48271e5f"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_2GB" ref="gaf96e455360b6ff1c6b4bfccc48271e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf96e455360b6ff1c6b4bfccc48271e5f">LL_MPU_REGION_SIZE_2GB</a>&#160;&#160;&#160;(0x1EU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2GB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00144">144</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga60311ce3550d80ee9833c377bcf78f87"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_2KB" ref="ga60311ce3550d80ee9833c377bcf78f87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga60311ce3550d80ee9833c377bcf78f87">LL_MPU_REGION_SIZE_2KB</a>&#160;&#160;&#160;(0x0AU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00124">124</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga311b077a5c8f115658ee32fea8747f46"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_2MB" ref="ga311b077a5c8f115658ee32fea8747f46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga311b077a5c8f115658ee32fea8747f46">LL_MPU_REGION_SIZE_2MB</a>&#160;&#160;&#160;(0x14U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>2MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00134">134</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaceb7f388fb994a7d89f080394b48bed9"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_32B" ref="gaceb7f388fb994a7d89f080394b48bed9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaceb7f388fb994a7d89f080394b48bed9">LL_MPU_REGION_SIZE_32B</a>&#160;&#160;&#160;(0x04U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32B Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00118">118</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f49fe4c4cada3351515f8090a17da3c"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_32KB" ref="ga5f49fe4c4cada3351515f8090a17da3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5f49fe4c4cada3351515f8090a17da3c">LL_MPU_REGION_SIZE_32KB</a>&#160;&#160;&#160;(0x0EU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00128">128</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga603fd5108ed2413a5399671324c80763"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_32MB" ref="ga603fd5108ed2413a5399671324c80763" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga603fd5108ed2413a5399671324c80763">LL_MPU_REGION_SIZE_32MB</a>&#160;&#160;&#160;(0x18U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>32MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00138">138</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2fb6af7ca837fee415021afe750b8318"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_4GB" ref="ga2fb6af7ca837fee415021afe750b8318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga2fb6af7ca837fee415021afe750b8318">LL_MPU_REGION_SIZE_4GB</a>&#160;&#160;&#160;(0x1FU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4GB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00145">145</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf18559cb1fa46e942c98d226711c2c01"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_4KB" ref="gaf18559cb1fa46e942c98d226711c2c01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf18559cb1fa46e942c98d226711c2c01">LL_MPU_REGION_SIZE_4KB</a>&#160;&#160;&#160;(0x0BU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00125">125</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e7e7ec9d13bee87a916ba25f934508a"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_4MB" ref="ga6e7e7ec9d13bee87a916ba25f934508a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6e7e7ec9d13bee87a916ba25f934508a">LL_MPU_REGION_SIZE_4MB</a>&#160;&#160;&#160;(0x15U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>4MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00135">135</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga459aa3bccc9fda1bb459f0b172ec9430"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_512B" ref="ga459aa3bccc9fda1bb459f0b172ec9430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga459aa3bccc9fda1bb459f0b172ec9430">LL_MPU_REGION_SIZE_512B</a>&#160;&#160;&#160;(0x08U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>512B Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00122">122</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5a5950735fe26d09f7b0bde758932665"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_512KB" ref="ga5a5950735fe26d09f7b0bde758932665" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5a5950735fe26d09f7b0bde758932665">LL_MPU_REGION_SIZE_512KB</a>&#160;&#160;&#160;(0x12U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>512KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00132">132</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga434b44cf230d0acda4b940fee7db8551"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_512MB" ref="ga434b44cf230d0acda4b940fee7db8551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga434b44cf230d0acda4b940fee7db8551">LL_MPU_REGION_SIZE_512MB</a>&#160;&#160;&#160;(0x1CU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>512MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00142">142</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga30ca6c785d5fb0f8cf07b00fe11d7aa2"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_64B" ref="ga30ca6c785d5fb0f8cf07b00fe11d7aa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga30ca6c785d5fb0f8cf07b00fe11d7aa2">LL_MPU_REGION_SIZE_64B</a>&#160;&#160;&#160;(0x05U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>64B Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00119">119</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae722afcff109cbc60fc64c72680aef70"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_64KB" ref="gae722afcff109cbc60fc64c72680aef70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gae722afcff109cbc60fc64c72680aef70">LL_MPU_REGION_SIZE_64KB</a>&#160;&#160;&#160;(0x0FU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>64KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00129">129</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf4250694e547fb679ce565f8f677829f"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_64MB" ref="gaf4250694e547fb679ce565f8f677829f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf4250694e547fb679ce565f8f677829f">LL_MPU_REGION_SIZE_64MB</a>&#160;&#160;&#160;(0x19U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>64MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00139">139</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada0a7af16367da3259a3b3512e6fa3ff"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_8KB" ref="gada0a7af16367da3259a3b3512e6fa3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gada0a7af16367da3259a3b3512e6fa3ff">LL_MPU_REGION_SIZE_8KB</a>&#160;&#160;&#160;(0x0CU &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8KB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00126">126</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27d42c47282f34431548683d770995b7"></a><!-- doxytag: member="stm32f1xx_ll_cortex.h::LL_MPU_REGION_SIZE_8MB" ref="ga27d42c47282f34431548683d770995b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga27d42c47282f34431548683d770995b7">LL_MPU_REGION_SIZE_8MB</a>&#160;&#160;&#160;(0x16U &lt;&lt; MPU_RASR_SIZE_Pos)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>8MB Size of the MPU protection region </p>

<p>Definition at line <a class="el" href="stm32f1xx__ll__cortex_8h_source.html#l00136">136</a> of file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>

</div>
</div>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:57:01 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
