// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "12/12/2016 09:28:42"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ex15_top (
	CLOCK_50,
	DAC_CS,
	DAC_SDI,
	DAC_LD,
	DAC_SCK,
	PWM_OUT,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	ADC_SDI,
	ADC_CS,
	ADC_SCK,
	ADC_SDO);
input 	CLOCK_50;
output 	DAC_CS;
output 	DAC_SDI;
output 	DAC_LD;
output 	DAC_SCK;
output 	PWM_OUT;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	ADC_SDI;
output 	ADC_CS;
output 	ADC_SCK;
output 	ADC_SDO;

// Design Ports Information
// DAC_CS	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_SDI	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_LD	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// DAC_SCK	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PWM_OUT	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDI	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_CS	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SCK	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// ADC_SDO	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \dac|clk_1MHz~0_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \adc|ctr[1]~DUPLICATE_q ;
wire \adc|ctr~0_combout ;
wire \adc|Add0~1_combout ;
wire \adc|ctr~2_combout ;
wire \adc|ctr~1_combout ;
wire \adc|Add0~0_combout ;
wire \adc|ctr[4]~DUPLICATE_q ;
wire \adc|ctr[3]~DUPLICATE_q ;
wire \dac|Equal0~0_combout ;
wire \dac|clk_1MHz~q ;
wire \dac|state~3_combout ;
wire \dac|state~0_combout ;
wire \divideclk|Add0~61_sumout ;
wire \divideclk|Add0~62 ;
wire \divideclk|Add0~57_sumout ;
wire \divideclk|Add0~58 ;
wire \divideclk|Add0~53_sumout ;
wire \divideclk|Add0~54 ;
wire \divideclk|Add0~9_sumout ;
wire \divideclk|Add0~10 ;
wire \divideclk|Add0~1_sumout ;
wire \divideclk|Add0~2 ;
wire \divideclk|Add0~29_sumout ;
wire \divideclk|count[5]~DUPLICATE_q ;
wire \divideclk|Add0~30 ;
wire \divideclk|Add0~41_sumout ;
wire \divideclk|count[6]~DUPLICATE_q ;
wire \divideclk|Add0~42 ;
wire \divideclk|Add0~13_sumout ;
wire \divideclk|Add0~14 ;
wire \divideclk|Add0~17_sumout ;
wire \divideclk|count[8]~DUPLICATE_q ;
wire \divideclk|Add0~18 ;
wire \divideclk|Add0~21_sumout ;
wire \divideclk|Add0~22 ;
wire \divideclk|Add0~33_sumout ;
wire \divideclk|Add0~34 ;
wire \divideclk|Add0~37_sumout ;
wire \divideclk|Add0~38 ;
wire \divideclk|Add0~25_sumout ;
wire \divideclk|Add0~26 ;
wire \divideclk|Add0~45_sumout ;
wire \divideclk|Add0~46 ;
wire \divideclk|Add0~5_sumout ;
wire \divideclk|Add0~6 ;
wire \divideclk|Add0~49_sumout ;
wire \divideclk|Equal0~2_combout ;
wire \divideclk|Equal0~1_combout ;
wire \divideclk|Equal0~0_combout ;
wire \divideclk|Equal0~3_combout ;
wire \divideclk|out_clk~q ;
wire \dac|sr_state.IDLE~0_combout ;
wire \dac|sr_state.IDLE~q ;
wire \dac|Selector2~0_combout ;
wire \dac|sr_state.WAIT_CSB_HIGH~q ;
wire \dac|sr_state.WAIT_CSB_FALL~0_combout ;
wire \dac|sr_state.WAIT_CSB_FALL~q ;
wire \dac|Selector3~0_combout ;
wire \dac|state~1_combout ;
wire \dac|state~2_combout ;
wire \dac|state[2]~DUPLICATE_q ;
wire \dac|WideNor0~combout ;
wire \~GND~combout ;
wire \therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q ;
wire \dac|shift_reg[11]~feeder_combout ;
wire \dac|shift_reg[10]~feeder_combout ;
wire \dac|shift_reg[9]~feeder_combout ;
wire \dac|shift_reg[8]~feeder_combout ;
wire \dac|shift_reg[7]~feeder_combout ;
wire \dac|shift_reg[6]~feeder_combout ;
wire \dac|shift_reg[5]~feeder_combout ;
wire \dac|shift_reg[4]~feeder_combout ;
wire \dac|shift_reg[3]~feeder_combout ;
wire \dac|shift_reg~4_combout ;
wire \dac|always5~0_combout ;
wire \dac|shift_reg~3_combout ;
wire \dac|shift_reg~2_combout ;
wire \dac|shift_reg~1_combout ;
wire \dac|shift_reg~0_combout ;
wire \dac|Equal2~0_combout ;
wire \dac|dac_sck~combout ;
wire \pwmout|count[0]~0_combout ;
wire \pwmout|Add0~9_sumout ;
wire \pwmout|Add0~10 ;
wire \pwmout|Add0~5_sumout ;
wire \pwmout|Add0~6 ;
wire \pwmout|Add0~1_sumout ;
wire \pwmout|Add0~2 ;
wire \pwmout|Add0~25_sumout ;
wire \pwmout|Add0~26 ;
wire \pwmout|Add0~13_sumout ;
wire \pwmout|Add0~14 ;
wire \pwmout|Add0~21_sumout ;
wire \pwmout|Add0~22 ;
wire \pwmout|Add0~17_sumout ;
wire \pwmout|Add0~18 ;
wire \pwmout|Add0~33_sumout ;
wire \pwmout|Add0~34 ;
wire \pwmout|Add0~29_sumout ;
wire \pwmout|LessThan0~6_combout ;
wire \pwmout|count[9]~DUPLICATE_q ;
wire \pwmout|LessThan0~7_combout ;
wire \pwmout|count[4]~DUPLICATE_q ;
wire \pwmout|LessThan0~2_combout ;
wire \pwmout|LessThan0~3_combout ;
wire \pwmout|LessThan0~4_combout ;
wire \pwmout|LessThan0~5_combout ;
wire \pwmout|LessThan0~0_combout ;
wire \pwmout|LessThan0~1_combout ;
wire \pwmout|LessThan0~8_combout ;
wire \pwmout|pwm_out~q ;
wire \adc|clk_1MHz~0_combout ;
wire \adc|clk_1MHz~q ;
wire \adc|state[2]~2_combout ;
wire \adc|state[3]~3_combout ;
wire \adc|state~0_combout ;
wire \adc|state[2]~DUPLICATE_q ;
wire \adc|state[4]~DUPLICATE_q ;
wire \adc|Selector4~0_combout ;
wire \adc|data_valid~q ;
wire \adc|Selector2~0_combout ;
wire \adc|sr_state.WAIT_CSB_HIGH~q ;
wire \adc|Selector0~0_combout ;
wire \adc|sr_state.IDLE~q ;
wire \adc|Selector1~0_combout ;
wire \adc|sr_state.WAIT_CSB_FALL~q ;
wire \adc|adc_start~0_combout ;
wire \adc|adc_start~q ;
wire \adc|Selector5~0_combout ;
wire \adc|state[1]~1_combout ;
wire \adc|state[1]~DUPLICATE_q ;
wire \adc|Selector6~0_combout ;
wire \adc|adc_din~q ;
wire \adc|adc_sck~combout ;
wire [9:0] \pwmout|count ;
wire [15:0] \divideclk|count ;
wire [9:0] \pwmout|d ;
wire [15:0] \dac|shift_reg ;
wire [9:0] \therom|altsyncram_component|auto_generated|q_a ;
wire [4:0] \dac|state ;
wire [4:0] \adc|ctr ;
wire [4:0] \adc|state ;

wire [0:0] \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;

assign \therom|altsyncram_component|auto_generated|q_a [0] = \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [3] = \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [2] = \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [1] = \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [5] = \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [7] = \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [6] = \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [4] = \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [9] = \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \therom|altsyncram_component|auto_generated|q_a [8] = \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \DAC_CS~output (
	.i(\dac|WideNor0~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_CS),
	.obar());
// synopsys translate_off
defparam \DAC_CS~output .bus_hold = "false";
defparam \DAC_CS~output .open_drain_output = "false";
defparam \DAC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \DAC_SDI~output (
	.i(\dac|shift_reg [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SDI),
	.obar());
// synopsys translate_off
defparam \DAC_SDI~output .bus_hold = "false";
defparam \DAC_SDI~output .open_drain_output = "false";
defparam \DAC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \DAC_LD~output (
	.i(!\dac|Equal2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_LD),
	.obar());
// synopsys translate_off
defparam \DAC_LD~output .bus_hold = "false";
defparam \DAC_LD~output .open_drain_output = "false";
defparam \DAC_LD~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \DAC_SCK~output (
	.i(!\dac|dac_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DAC_SCK),
	.obar());
// synopsys translate_off
defparam \DAC_SCK~output .bus_hold = "false";
defparam \DAC_SCK~output .open_drain_output = "false";
defparam \DAC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \PWM_OUT~output (
	.i(\pwmout|pwm_out~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PWM_OUT),
	.obar());
// synopsys translate_off
defparam \PWM_OUT~output .bus_hold = "false";
defparam \PWM_OUT~output .open_drain_output = "false";
defparam \PWM_OUT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \ADC_SDI~output (
	.i(\adc|adc_din~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDI),
	.obar());
// synopsys translate_off
defparam \ADC_SDI~output .bus_hold = "false";
defparam \ADC_SDI~output .open_drain_output = "false";
defparam \ADC_SDI~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \ADC_CS~output (
	.i(!\adc|data_valid~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_CS),
	.obar());
// synopsys translate_off
defparam \ADC_CS~output .bus_hold = "false";
defparam \ADC_CS~output .open_drain_output = "false";
defparam \ADC_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \ADC_SCK~output (
	.i(!\adc|adc_sck~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SCK),
	.obar());
// synopsys translate_off
defparam \ADC_SCK~output .bus_hold = "false";
defparam \ADC_SCK~output .open_drain_output = "false";
defparam \ADC_SCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \ADC_SDO~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ADC_SDO),
	.obar());
// synopsys translate_off
defparam \ADC_SDO~output .bus_hold = "false";
defparam \ADC_SDO~output .open_drain_output = "false";
defparam \ADC_SDO~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N57
cyclonev_lcell_comb \dac|clk_1MHz~0 (
// Equation(s):
// \dac|clk_1MHz~0_combout  = ( !\dac|clk_1MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dac|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|clk_1MHz~0 .extended_lut = "off";
defparam \dac|clk_1MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dac|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X64_Y2_N32
dffeas \adc|ctr[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[4] .is_wysiwyg = "true";
defparam \adc|ctr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N41
dffeas \adc|ctr[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[1]~DUPLICATE .is_wysiwyg = "true";
defparam \adc|ctr[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \adc|ctr~0 (
// Equation(s):
// \adc|ctr~0_combout  = ( \adc|ctr [2] & ( \adc|ctr [3] & ( (\adc|ctr[1]~DUPLICATE_q ) # (\adc|ctr [0]) ) ) ) # ( !\adc|ctr [2] & ( \adc|ctr [3] & ( (!\adc|ctr [0] & !\adc|ctr[1]~DUPLICATE_q ) ) ) ) # ( \adc|ctr [2] & ( !\adc|ctr [3] & ( 
// (\adc|ctr[1]~DUPLICATE_q ) # (\adc|ctr [0]) ) ) ) # ( !\adc|ctr [2] & ( !\adc|ctr [3] & ( (!\adc|ctr [0] & (\adc|ctr [4] & !\adc|ctr[1]~DUPLICATE_q )) ) ) )

	.dataa(!\adc|ctr [0]),
	.datab(!\adc|ctr [4]),
	.datac(!\adc|ctr[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\adc|ctr [2]),
	.dataf(!\adc|ctr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|ctr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|ctr~0 .extended_lut = "off";
defparam \adc|ctr~0 .lut_mask = 64'h20205F5FA0A05F5F;
defparam \adc|ctr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N59
dffeas \adc|ctr[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[2] .is_wysiwyg = "true";
defparam \adc|ctr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \adc|Add0~1 (
// Equation(s):
// \adc|Add0~1_combout  = ( \adc|ctr [3] & ( \adc|ctr [1] ) ) # ( \adc|ctr [3] & ( !\adc|ctr [1] & ( (\adc|ctr [2]) # (\adc|ctr [0]) ) ) ) # ( !\adc|ctr [3] & ( !\adc|ctr [1] & ( (!\adc|ctr [0] & !\adc|ctr [2]) ) ) )

	.dataa(!\adc|ctr [0]),
	.datab(!\adc|ctr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\adc|ctr [3]),
	.dataf(!\adc|ctr [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Add0~1 .extended_lut = "off";
defparam \adc|Add0~1 .lut_mask = 64'h888877770000FFFF;
defparam \adc|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N47
dffeas \adc|ctr[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[3] .is_wysiwyg = "true";
defparam \adc|ctr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N39
cyclonev_lcell_comb \adc|ctr~2 (
// Equation(s):
// \adc|ctr~2_combout  = ( \adc|ctr [1] & ( \adc|ctr [2] & ( \adc|ctr [0] ) ) ) # ( !\adc|ctr [1] & ( \adc|ctr [2] & ( !\adc|ctr [0] ) ) ) # ( \adc|ctr [1] & ( !\adc|ctr [2] & ( \adc|ctr [0] ) ) ) # ( !\adc|ctr [1] & ( !\adc|ctr [2] & ( (!\adc|ctr [0] & 
// ((\adc|ctr [4]) # (\adc|ctr [3]))) ) ) )

	.dataa(!\adc|ctr [0]),
	.datab(!\adc|ctr [3]),
	.datac(gnd),
	.datad(!\adc|ctr [4]),
	.datae(!\adc|ctr [1]),
	.dataf(!\adc|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|ctr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|ctr~2 .extended_lut = "off";
defparam \adc|ctr~2 .lut_mask = 64'h22AA5555AAAA5555;
defparam \adc|ctr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N40
dffeas \adc|ctr[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|ctr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[1] .is_wysiwyg = "true";
defparam \adc|ctr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \adc|ctr~1 (
// Equation(s):
// \adc|ctr~1_combout  = ( !\adc|ctr [0] & ( \adc|ctr [2] ) ) # ( !\adc|ctr [0] & ( !\adc|ctr [2] & ( ((\adc|ctr [3]) # (\adc|ctr [1])) # (\adc|ctr [4]) ) ) )

	.dataa(gnd),
	.datab(!\adc|ctr [4]),
	.datac(!\adc|ctr [1]),
	.datad(!\adc|ctr [3]),
	.datae(!\adc|ctr [0]),
	.dataf(!\adc|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|ctr~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|ctr~1 .extended_lut = "off";
defparam \adc|ctr~1 .lut_mask = 64'h3FFF0000FFFF0000;
defparam \adc|ctr~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N50
dffeas \adc|ctr[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|ctr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[0] .is_wysiwyg = "true";
defparam \adc|ctr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \adc|Add0~0 (
// Equation(s):
// \adc|Add0~0_combout  = ( \adc|ctr [4] & ( \adc|ctr [2] ) ) # ( \adc|ctr [4] & ( !\adc|ctr [2] & ( ((\adc|ctr[1]~DUPLICATE_q ) # (\adc|ctr [3])) # (\adc|ctr [0]) ) ) ) # ( !\adc|ctr [4] & ( !\adc|ctr [2] & ( (!\adc|ctr [0] & (!\adc|ctr [3] & 
// !\adc|ctr[1]~DUPLICATE_q )) ) ) )

	.dataa(!\adc|ctr [0]),
	.datab(!\adc|ctr [3]),
	.datac(gnd),
	.datad(!\adc|ctr[1]~DUPLICATE_q ),
	.datae(!\adc|ctr [4]),
	.dataf(!\adc|ctr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Add0~0 .extended_lut = "off";
defparam \adc|Add0~0 .lut_mask = 64'h880077FF0000FFFF;
defparam \adc|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N31
dffeas \adc|ctr[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \adc|ctr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N46
dffeas \adc|ctr[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|ctr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|ctr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \adc|ctr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \dac|Equal0~0 (
// Equation(s):
// \dac|Equal0~0_combout  = ( !\adc|ctr[1]~DUPLICATE_q  & ( (!\adc|ctr[4]~DUPLICATE_q  & (!\adc|ctr[3]~DUPLICATE_q  & (!\adc|ctr [2] & !\adc|ctr [0]))) ) )

	.dataa(!\adc|ctr[4]~DUPLICATE_q ),
	.datab(!\adc|ctr[3]~DUPLICATE_q ),
	.datac(!\adc|ctr [2]),
	.datad(!\adc|ctr [0]),
	.datae(gnd),
	.dataf(!\adc|ctr[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|Equal0~0 .extended_lut = "off";
defparam \dac|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \dac|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N59
dffeas \dac|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\dac|clk_1MHz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac|clk_1MHz .is_wysiwyg = "true";
defparam \dac|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N13
dffeas \dac|state[2] (
	.clk(\dac|clk_1MHz~q ),
	.d(gnd),
	.asdata(\dac|state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|state[2] .is_wysiwyg = "true";
defparam \dac|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N3
cyclonev_lcell_comb \dac|state~3 (
// Equation(s):
// \dac|state~3_combout  = ( \dac|state [0] & ( !\dac|state [3] $ (((!\dac|state [1]) # (!\dac|state[2]~DUPLICATE_q ))) ) ) # ( !\dac|state [0] & ( \dac|state [3] ) )

	.dataa(!\dac|state [3]),
	.datab(gnd),
	.datac(!\dac|state [1]),
	.datad(!\dac|state[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dac|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|state~3 .extended_lut = "off";
defparam \dac|state~3 .lut_mask = 64'h55555555555A555A;
defparam \dac|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N53
dffeas \dac|state[3] (
	.clk(\dac|clk_1MHz~q ),
	.d(gnd),
	.asdata(\dac|state~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|state[3] .is_wysiwyg = "true";
defparam \dac|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N39
cyclonev_lcell_comb \dac|state~0 (
// Equation(s):
// \dac|state~0_combout  = ( \dac|state [0] & ( (!\dac|state [3] & (\dac|state [4] & ((\dac|state [1]) # (\dac|state[2]~DUPLICATE_q )))) # (\dac|state [3] & (!\dac|state [4] $ (((!\dac|state[2]~DUPLICATE_q ) # (!\dac|state [1]))))) ) ) # ( !\dac|state [0] & 
// ( \dac|state [4] ) )

	.dataa(!\dac|state [3]),
	.datab(!\dac|state[2]~DUPLICATE_q ),
	.datac(!\dac|state [1]),
	.datad(!\dac|state [4]),
	.datae(gnd),
	.dataf(!\dac|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|state~0 .extended_lut = "off";
defparam \dac|state~0 .lut_mask = 64'h00FF00FF017E017E;
defparam \dac|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N29
dffeas \dac|state[4] (
	.clk(\dac|clk_1MHz~q ),
	.d(gnd),
	.asdata(\dac|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|state[4] .is_wysiwyg = "true";
defparam \dac|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \divideclk|Add0~61 (
// Equation(s):
// \divideclk|Add0~61_sumout  = SUM(( \divideclk|count [0] ) + ( VCC ) + ( !VCC ))
// \divideclk|Add0~62  = CARRY(( \divideclk|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divideclk|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~61_sumout ),
	.cout(\divideclk|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~61 .extended_lut = "off";
defparam \divideclk|Add0~61 .lut_mask = 64'h00000000000000FF;
defparam \divideclk|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N1
dffeas \divideclk|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[0] .is_wysiwyg = "true";
defparam \divideclk|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \divideclk|Add0~57 (
// Equation(s):
// \divideclk|Add0~57_sumout  = SUM(( \divideclk|count [1] ) + ( VCC ) + ( \divideclk|Add0~62  ))
// \divideclk|Add0~58  = CARRY(( \divideclk|count [1] ) + ( VCC ) + ( \divideclk|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divideclk|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~57_sumout ),
	.cout(\divideclk|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~57 .extended_lut = "off";
defparam \divideclk|Add0~57 .lut_mask = 64'h00000000000000FF;
defparam \divideclk|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N5
dffeas \divideclk|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[1] .is_wysiwyg = "true";
defparam \divideclk|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \divideclk|Add0~53 (
// Equation(s):
// \divideclk|Add0~53_sumout  = SUM(( \divideclk|count [2] ) + ( VCC ) + ( \divideclk|Add0~58  ))
// \divideclk|Add0~54  = CARRY(( \divideclk|count [2] ) + ( VCC ) + ( \divideclk|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\divideclk|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~53_sumout ),
	.cout(\divideclk|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~53 .extended_lut = "off";
defparam \divideclk|Add0~53 .lut_mask = 64'h00000000000000FF;
defparam \divideclk|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N7
dffeas \divideclk|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[2] .is_wysiwyg = "true";
defparam \divideclk|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \divideclk|Add0~9 (
// Equation(s):
// \divideclk|Add0~9_sumout  = SUM(( \divideclk|count [3] ) + ( VCC ) + ( \divideclk|Add0~54  ))
// \divideclk|Add0~10  = CARRY(( \divideclk|count [3] ) + ( VCC ) + ( \divideclk|Add0~54  ))

	.dataa(gnd),
	.datab(!\divideclk|count [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~9_sumout ),
	.cout(\divideclk|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~9 .extended_lut = "off";
defparam \divideclk|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \divideclk|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N11
dffeas \divideclk|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[3] .is_wysiwyg = "true";
defparam \divideclk|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \divideclk|Add0~1 (
// Equation(s):
// \divideclk|Add0~1_sumout  = SUM(( \divideclk|count [4] ) + ( VCC ) + ( \divideclk|Add0~10  ))
// \divideclk|Add0~2  = CARRY(( \divideclk|count [4] ) + ( VCC ) + ( \divideclk|Add0~10  ))

	.dataa(gnd),
	.datab(!\divideclk|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~1_sumout ),
	.cout(\divideclk|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~1 .extended_lut = "off";
defparam \divideclk|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \divideclk|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N14
dffeas \divideclk|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[4] .is_wysiwyg = "true";
defparam \divideclk|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \divideclk|Add0~29 (
// Equation(s):
// \divideclk|Add0~29_sumout  = SUM(( \divideclk|count[5]~DUPLICATE_q  ) + ( VCC ) + ( \divideclk|Add0~2  ))
// \divideclk|Add0~30  = CARRY(( \divideclk|count[5]~DUPLICATE_q  ) + ( VCC ) + ( \divideclk|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divideclk|count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~29_sumout ),
	.cout(\divideclk|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~29 .extended_lut = "off";
defparam \divideclk|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \divideclk|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N16
dffeas \divideclk|count[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \divideclk|count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \divideclk|Add0~41 (
// Equation(s):
// \divideclk|Add0~41_sumout  = SUM(( \divideclk|count[6]~DUPLICATE_q  ) + ( VCC ) + ( \divideclk|Add0~30  ))
// \divideclk|Add0~42  = CARRY(( \divideclk|count[6]~DUPLICATE_q  ) + ( VCC ) + ( \divideclk|Add0~30  ))

	.dataa(gnd),
	.datab(!\divideclk|count[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~41_sumout ),
	.cout(\divideclk|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~41 .extended_lut = "off";
defparam \divideclk|Add0~41 .lut_mask = 64'h0000000000003333;
defparam \divideclk|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N19
dffeas \divideclk|count[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \divideclk|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N21
cyclonev_lcell_comb \divideclk|Add0~13 (
// Equation(s):
// \divideclk|Add0~13_sumout  = SUM(( \divideclk|count [7] ) + ( VCC ) + ( \divideclk|Add0~42  ))
// \divideclk|Add0~14  = CARRY(( \divideclk|count [7] ) + ( VCC ) + ( \divideclk|Add0~42  ))

	.dataa(!\divideclk|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~13_sumout ),
	.cout(\divideclk|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~13 .extended_lut = "off";
defparam \divideclk|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \divideclk|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N23
dffeas \divideclk|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[7] .is_wysiwyg = "true";
defparam \divideclk|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \divideclk|Add0~17 (
// Equation(s):
// \divideclk|Add0~17_sumout  = SUM(( \divideclk|count[8]~DUPLICATE_q  ) + ( VCC ) + ( \divideclk|Add0~14  ))
// \divideclk|Add0~18  = CARRY(( \divideclk|count[8]~DUPLICATE_q  ) + ( VCC ) + ( \divideclk|Add0~14  ))

	.dataa(gnd),
	.datab(!\divideclk|count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~17_sumout ),
	.cout(\divideclk|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~17 .extended_lut = "off";
defparam \divideclk|Add0~17 .lut_mask = 64'h0000000000003333;
defparam \divideclk|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N25
dffeas \divideclk|count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \divideclk|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \divideclk|Add0~21 (
// Equation(s):
// \divideclk|Add0~21_sumout  = SUM(( \divideclk|count [9] ) + ( VCC ) + ( \divideclk|Add0~18  ))
// \divideclk|Add0~22  = CARRY(( \divideclk|count [9] ) + ( VCC ) + ( \divideclk|Add0~18  ))

	.dataa(!\divideclk|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~21_sumout ),
	.cout(\divideclk|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~21 .extended_lut = "off";
defparam \divideclk|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \divideclk|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N29
dffeas \divideclk|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[9] .is_wysiwyg = "true";
defparam \divideclk|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \divideclk|Add0~33 (
// Equation(s):
// \divideclk|Add0~33_sumout  = SUM(( \divideclk|count [10] ) + ( VCC ) + ( \divideclk|Add0~22  ))
// \divideclk|Add0~34  = CARRY(( \divideclk|count [10] ) + ( VCC ) + ( \divideclk|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divideclk|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~33_sumout ),
	.cout(\divideclk|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~33 .extended_lut = "off";
defparam \divideclk|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \divideclk|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N31
dffeas \divideclk|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[10] .is_wysiwyg = "true";
defparam \divideclk|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \divideclk|Add0~37 (
// Equation(s):
// \divideclk|Add0~37_sumout  = SUM(( \divideclk|count [11] ) + ( VCC ) + ( \divideclk|Add0~34  ))
// \divideclk|Add0~38  = CARRY(( \divideclk|count [11] ) + ( VCC ) + ( \divideclk|Add0~34  ))

	.dataa(!\divideclk|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~37_sumout ),
	.cout(\divideclk|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~37 .extended_lut = "off";
defparam \divideclk|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \divideclk|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N35
dffeas \divideclk|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[11] .is_wysiwyg = "true";
defparam \divideclk|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \divideclk|Add0~25 (
// Equation(s):
// \divideclk|Add0~25_sumout  = SUM(( \divideclk|count [12] ) + ( VCC ) + ( \divideclk|Add0~38  ))
// \divideclk|Add0~26  = CARRY(( \divideclk|count [12] ) + ( VCC ) + ( \divideclk|Add0~38  ))

	.dataa(!\divideclk|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~25_sumout ),
	.cout(\divideclk|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~25 .extended_lut = "off";
defparam \divideclk|Add0~25 .lut_mask = 64'h0000000000005555;
defparam \divideclk|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N38
dffeas \divideclk|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[12] .is_wysiwyg = "true";
defparam \divideclk|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \divideclk|Add0~45 (
// Equation(s):
// \divideclk|Add0~45_sumout  = SUM(( \divideclk|count [13] ) + ( VCC ) + ( \divideclk|Add0~26  ))
// \divideclk|Add0~46  = CARRY(( \divideclk|count [13] ) + ( VCC ) + ( \divideclk|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divideclk|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~45_sumout ),
	.cout(\divideclk|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~45 .extended_lut = "off";
defparam \divideclk|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \divideclk|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N40
dffeas \divideclk|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[13] .is_wysiwyg = "true";
defparam \divideclk|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \divideclk|Add0~5 (
// Equation(s):
// \divideclk|Add0~5_sumout  = SUM(( \divideclk|count [14] ) + ( VCC ) + ( \divideclk|Add0~46  ))
// \divideclk|Add0~6  = CARRY(( \divideclk|count [14] ) + ( VCC ) + ( \divideclk|Add0~46  ))

	.dataa(gnd),
	.datab(!\divideclk|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~5_sumout ),
	.cout(\divideclk|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~5 .extended_lut = "off";
defparam \divideclk|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \divideclk|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N44
dffeas \divideclk|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[14] .is_wysiwyg = "true";
defparam \divideclk|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N45
cyclonev_lcell_comb \divideclk|Add0~49 (
// Equation(s):
// \divideclk|Add0~49_sumout  = SUM(( \divideclk|count [15] ) + ( VCC ) + ( \divideclk|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\divideclk|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\divideclk|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\divideclk|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divideclk|Add0~49 .extended_lut = "off";
defparam \divideclk|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \divideclk|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N46
dffeas \divideclk|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[15] .is_wysiwyg = "true";
defparam \divideclk|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N57
cyclonev_lcell_comb \divideclk|Equal0~2 (
// Equation(s):
// \divideclk|Equal0~2_combout  = ( !\divideclk|count [1] & ( (!\divideclk|count [2] & (!\divideclk|count [15] & !\divideclk|count [0])) ) )

	.dataa(!\divideclk|count [2]),
	.datab(!\divideclk|count [15]),
	.datac(gnd),
	.datad(!\divideclk|count [0]),
	.datae(!\divideclk|count [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divideclk|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divideclk|Equal0~2 .extended_lut = "off";
defparam \divideclk|Equal0~2 .lut_mask = 64'h8800000088000000;
defparam \divideclk|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N17
dffeas \divideclk|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[5] .is_wysiwyg = "true";
defparam \divideclk|count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N20
dffeas \divideclk|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\divideclk|Equal0~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[6] .is_wysiwyg = "true";
defparam \divideclk|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \divideclk|Equal0~1 (
// Equation(s):
// \divideclk|Equal0~1_combout  = ( !\divideclk|count [13] & ( !\divideclk|count [6] & ( (!\divideclk|count [11] & (!\divideclk|count [10] & !\divideclk|count [5])) ) ) )

	.dataa(!\divideclk|count [11]),
	.datab(!\divideclk|count [10]),
	.datac(!\divideclk|count [5]),
	.datad(gnd),
	.datae(!\divideclk|count [13]),
	.dataf(!\divideclk|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divideclk|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divideclk|Equal0~1 .extended_lut = "off";
defparam \divideclk|Equal0~1 .lut_mask = 64'h8080000000000000;
defparam \divideclk|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N26
dffeas \divideclk|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\divideclk|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|count[8] .is_wysiwyg = "true";
defparam \divideclk|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \divideclk|Equal0~0 (
// Equation(s):
// \divideclk|Equal0~0_combout  = ( !\divideclk|count [12] & ( (!\divideclk|count [7] & (!\divideclk|count [8] & (!\divideclk|count [3] & !\divideclk|count [9]))) ) )

	.dataa(!\divideclk|count [7]),
	.datab(!\divideclk|count [8]),
	.datac(!\divideclk|count [3]),
	.datad(!\divideclk|count [9]),
	.datae(gnd),
	.dataf(!\divideclk|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divideclk|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divideclk|Equal0~0 .extended_lut = "off";
defparam \divideclk|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \divideclk|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \divideclk|Equal0~3 (
// Equation(s):
// \divideclk|Equal0~3_combout  = ( \divideclk|Equal0~0_combout  & ( !\divideclk|count [14] & ( (!\divideclk|count [4] & (\divideclk|Equal0~2_combout  & \divideclk|Equal0~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\divideclk|count [4]),
	.datac(!\divideclk|Equal0~2_combout ),
	.datad(!\divideclk|Equal0~1_combout ),
	.datae(!\divideclk|Equal0~0_combout ),
	.dataf(!\divideclk|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divideclk|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divideclk|Equal0~3 .extended_lut = "off";
defparam \divideclk|Equal0~3 .lut_mask = 64'h0000000C00000000;
defparam \divideclk|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y4_N56
dffeas \divideclk|out_clk (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\divideclk|Equal0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divideclk|out_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divideclk|out_clk .is_wysiwyg = "true";
defparam \divideclk|out_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \dac|sr_state.IDLE~0 (
// Equation(s):
// \dac|sr_state.IDLE~0_combout  = ( \dac|sr_state.IDLE~q  & ( \dac|WideNor0~combout  & ( !\dac|sr_state.WAIT_CSB_HIGH~q  ) ) ) # ( !\dac|sr_state.IDLE~q  & ( \dac|WideNor0~combout  & ( (\divideclk|out_clk~q  & !\dac|sr_state.WAIT_CSB_HIGH~q ) ) ) ) # ( 
// \dac|sr_state.IDLE~q  & ( !\dac|WideNor0~combout  ) ) # ( !\dac|sr_state.IDLE~q  & ( !\dac|WideNor0~combout  & ( (\divideclk|out_clk~q ) # (\dac|sr_state.WAIT_CSB_FALL~q ) ) ) )

	.dataa(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datab(!\divideclk|out_clk~q ),
	.datac(!\dac|sr_state.WAIT_CSB_HIGH~q ),
	.datad(gnd),
	.datae(!\dac|sr_state.IDLE~q ),
	.dataf(!\dac|WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|sr_state.IDLE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|sr_state.IDLE~0 .extended_lut = "off";
defparam \dac|sr_state.IDLE~0 .lut_mask = 64'h7777FFFF3030F0F0;
defparam \dac|sr_state.IDLE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N41
dffeas \dac|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dac|sr_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac|sr_state.IDLE .is_wysiwyg = "true";
defparam \dac|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \dac|Selector2~0 (
// Equation(s):
// \dac|Selector2~0_combout  = ( \dac|state [4] & ( \dac|state [1] & ( \dac|sr_state.IDLE~q  ) ) ) # ( !\dac|state [4] & ( \dac|state [1] & ( \dac|sr_state.IDLE~q  ) ) ) # ( \dac|state [4] & ( !\dac|state [1] & ( (\dac|sr_state.IDLE~q  & ((!\dac|state [0]) # 
// ((\dac|state [3]) # (\dac|state [2])))) ) ) ) # ( !\dac|state [4] & ( !\dac|state [1] & ( (\dac|sr_state.IDLE~q  & (((\dac|state [3]) # (\dac|state [2])) # (\dac|state [0]))) ) ) )

	.dataa(!\dac|state [0]),
	.datab(!\dac|state [2]),
	.datac(!\dac|state [3]),
	.datad(!\dac|sr_state.IDLE~q ),
	.datae(!\dac|state [4]),
	.dataf(!\dac|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|Selector2~0 .extended_lut = "off";
defparam \dac|Selector2~0 .lut_mask = 64'h007F00BF00FF00FF;
defparam \dac|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N44
dffeas \dac|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dac|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \dac|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \dac|sr_state.WAIT_CSB_FALL~0 (
// Equation(s):
// \dac|sr_state.WAIT_CSB_FALL~0_combout  = ( \dac|sr_state.WAIT_CSB_FALL~q  & ( \dac|sr_state.IDLE~q  & ( (\dac|WideNor0~combout  & !\dac|sr_state.WAIT_CSB_HIGH~q ) ) ) ) # ( \dac|sr_state.WAIT_CSB_FALL~q  & ( !\dac|sr_state.IDLE~q  & ( 
// (\dac|WideNor0~combout  & !\dac|sr_state.WAIT_CSB_HIGH~q ) ) ) ) # ( !\dac|sr_state.WAIT_CSB_FALL~q  & ( !\dac|sr_state.IDLE~q  & ( (\divideclk|out_clk~q  & ((!\dac|WideNor0~combout ) # (!\dac|sr_state.WAIT_CSB_HIGH~q ))) ) ) )

	.dataa(gnd),
	.datab(!\divideclk|out_clk~q ),
	.datac(!\dac|WideNor0~combout ),
	.datad(!\dac|sr_state.WAIT_CSB_HIGH~q ),
	.datae(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.dataf(!\dac|sr_state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|sr_state.WAIT_CSB_FALL~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|sr_state.WAIT_CSB_FALL~0 .extended_lut = "off";
defparam \dac|sr_state.WAIT_CSB_FALL~0 .lut_mask = 64'h33300F0000000F00;
defparam \dac|sr_state.WAIT_CSB_FALL~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N50
dffeas \dac|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\dac|sr_state.WAIT_CSB_FALL~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \dac|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N57
cyclonev_lcell_comb \dac|Selector3~0 (
// Equation(s):
// \dac|Selector3~0_combout  = ( \dac|sr_state.WAIT_CSB_FALL~q  & ( \dac|state [2] & ( !\dac|state [0] ) ) ) # ( !\dac|sr_state.WAIT_CSB_FALL~q  & ( \dac|state [2] & ( !\dac|state [0] ) ) ) # ( \dac|sr_state.WAIT_CSB_FALL~q  & ( !\dac|state [2] & ( 
// !\dac|state [0] ) ) ) # ( !\dac|sr_state.WAIT_CSB_FALL~q  & ( !\dac|state [2] & ( (!\dac|state [0] & (((\dac|state [4]) # (\dac|state [1])) # (\dac|state [3]))) ) ) )

	.dataa(!\dac|state [3]),
	.datab(!\dac|state [0]),
	.datac(!\dac|state [1]),
	.datad(!\dac|state [4]),
	.datae(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.dataf(!\dac|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|Selector3~0 .extended_lut = "off";
defparam \dac|Selector3~0 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \dac|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N20
dffeas \dac|state[0] (
	.clk(\dac|clk_1MHz~q ),
	.d(gnd),
	.asdata(\dac|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|state[0] .is_wysiwyg = "true";
defparam \dac|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N51
cyclonev_lcell_comb \dac|state~1 (
// Equation(s):
// \dac|state~1_combout  = ( \dac|state [4] & ( (!\dac|state [0] & (\dac|state [1])) # (\dac|state [0] & (!\dac|state [1] & ((\dac|state [3]) # (\dac|state[2]~DUPLICATE_q )))) ) ) # ( !\dac|state [4] & ( !\dac|state [0] $ (!\dac|state [1]) ) )

	.dataa(!\dac|state [0]),
	.datab(!\dac|state [1]),
	.datac(!\dac|state[2]~DUPLICATE_q ),
	.datad(!\dac|state [3]),
	.datae(gnd),
	.dataf(!\dac|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|state~1 .extended_lut = "off";
defparam \dac|state~1 .lut_mask = 64'h6666666626662666;
defparam \dac|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \dac|state[1] (
	.clk(\dac|clk_1MHz~q ),
	.d(gnd),
	.asdata(\dac|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|state[1] .is_wysiwyg = "true";
defparam \dac|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N27
cyclonev_lcell_comb \dac|state~2 (
// Equation(s):
// \dac|state~2_combout  = ( \dac|state [0] & ( !\dac|state [2] $ (!\dac|state [1]) ) ) # ( !\dac|state [0] & ( \dac|state [2] ) )

	.dataa(gnd),
	.datab(!\dac|state [2]),
	.datac(!\dac|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dac|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|state~2 .extended_lut = "off";
defparam \dac|state~2 .lut_mask = 64'h333333333C3C3C3C;
defparam \dac|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N14
dffeas \dac|state[2]~DUPLICATE (
	.clk(\dac|clk_1MHz~q ),
	.d(gnd),
	.asdata(\dac|state~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dac|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dac|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \dac|WideNor0 (
// Equation(s):
// \dac|WideNor0~combout  = ( \dac|state [0] & ( (!\dac|state[2]~DUPLICATE_q  & (\dac|state [4] & (!\dac|state [1] & !\dac|state [3]))) ) ) # ( !\dac|state [0] & ( (!\dac|state[2]~DUPLICATE_q  & (!\dac|state [4] & (!\dac|state [1] & !\dac|state [3]))) ) )

	.dataa(!\dac|state[2]~DUPLICATE_q ),
	.datab(!\dac|state [4]),
	.datac(!\dac|state [1]),
	.datad(!\dac|state [3]),
	.datae(gnd),
	.dataf(!\dac|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|WideNor0 .extended_lut = "off";
defparam \dac|WideNor0 .lut_mask = 64'h8000800020002000;
defparam \dac|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N23
dffeas \therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF (
	.clk(\divideclk|out_clk~q ),
	.d(gnd),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N30
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 9;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "3";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \dac|shift_reg[11]~feeder (
// Equation(s):
// \dac|shift_reg[11]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\therom|altsyncram_component|auto_generated|q_a [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[11]~feeder .extended_lut = "off";
defparam \dac|shift_reg[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dac|shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 8;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \dac|shift_reg[10]~feeder (
// Equation(s):
// \dac|shift_reg[10]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [8]

	.dataa(!\therom|altsyncram_component|auto_generated|q_a [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[10]~feeder .extended_lut = "off";
defparam \dac|shift_reg[10]~feeder .lut_mask = 64'h5555555555555555;
defparam \dac|shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 7;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \dac|shift_reg[9]~feeder (
// Equation(s):
// \dac|shift_reg[9]~feeder_combout  = ( \therom|altsyncram_component|auto_generated|q_a [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\therom|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[9]~feeder .extended_lut = "off";
defparam \dac|shift_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dac|shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 6;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \dac|shift_reg[8]~feeder (
// Equation(s):
// \dac|shift_reg[8]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [6]

	.dataa(gnd),
	.datab(!\therom|altsyncram_component|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[8]~feeder .extended_lut = "off";
defparam \dac|shift_reg[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \dac|shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 5;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \dac|shift_reg[7]~feeder (
// Equation(s):
// \dac|shift_reg[7]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [5]

	.dataa(!\therom|altsyncram_component|auto_generated|q_a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[7]~feeder .extended_lut = "off";
defparam \dac|shift_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \dac|shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 4;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \dac|shift_reg[6]~feeder (
// Equation(s):
// \dac|shift_reg[6]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(!\therom|altsyncram_component|auto_generated|q_a [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[6]~feeder .extended_lut = "off";
defparam \dac|shift_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \dac|shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 3;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \dac|shift_reg[5]~feeder (
// Equation(s):
// \dac|shift_reg[5]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [3]

	.dataa(!\therom|altsyncram_component|auto_generated|q_a [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[5]~feeder .extended_lut = "off";
defparam \dac|shift_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \dac|shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 2;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "0";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \dac|shift_reg[4]~feeder (
// Equation(s):
// \dac|shift_reg[4]~feeder_combout  = \therom|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\therom|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[4]~feeder .extended_lut = "off";
defparam \dac|shift_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dac|shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "2";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \dac|shift_reg[3]~feeder (
// Equation(s):
// \dac|shift_reg[3]~feeder_combout  = ( \therom|altsyncram_component|auto_generated|q_a [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\therom|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg[3]~feeder .extended_lut = "off";
defparam \dac|shift_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dac|shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_mlab_cell \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(\divideclk|out_clk~q ),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .address_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 0;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .init_file = "../../other/sinegen.m/rom_data.mif";
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .last_address = 1;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 1024;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rom:therom|altsyncram:altsyncram_component|altsyncram_dhh1:auto_generated|altsyncram";
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 10;
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .port_b_data_out_clock = "clock1";
defparam \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "2";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \dac|shift_reg~4 (
// Equation(s):
// \dac|shift_reg~4_combout  = (\dac|sr_state.WAIT_CSB_FALL~q  & (\therom|altsyncram_component|auto_generated|q_a [0] & \dac|WideNor0~combout ))

	.dataa(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datab(!\therom|altsyncram_component|auto_generated|q_a [0]),
	.datac(gnd),
	.datad(!\dac|WideNor0~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg~4 .extended_lut = "off";
defparam \dac|shift_reg~4 .lut_mask = 64'h0011001100110011;
defparam \dac|shift_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N26
dffeas \dac|shift_reg[2] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[2] .is_wysiwyg = "true";
defparam \dac|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N21
cyclonev_lcell_comb \dac|always5~0 (
// Equation(s):
// \dac|always5~0_combout  = ( \dac|state [4] & ( \dac|sr_state.WAIT_CSB_FALL~q  & ( (((!\dac|state [0]) # (\dac|state [1])) # (\dac|state[2]~DUPLICATE_q )) # (\dac|state [3]) ) ) ) # ( !\dac|state [4] & ( \dac|sr_state.WAIT_CSB_FALL~q  & ( (((\dac|state 
// [0]) # (\dac|state [1])) # (\dac|state[2]~DUPLICATE_q )) # (\dac|state [3]) ) ) ) # ( \dac|state [4] & ( !\dac|sr_state.WAIT_CSB_FALL~q  ) ) # ( !\dac|state [4] & ( !\dac|sr_state.WAIT_CSB_FALL~q  ) )

	.dataa(!\dac|state [3]),
	.datab(!\dac|state[2]~DUPLICATE_q ),
	.datac(!\dac|state [1]),
	.datad(!\dac|state [0]),
	.datae(!\dac|state [4]),
	.dataf(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|always5~0 .extended_lut = "off";
defparam \dac|always5~0 .lut_mask = 64'hFFFFFFFF7FFFFF7F;
defparam \dac|always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N34
dffeas \dac|shift_reg[3] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[3]~feeder_combout ),
	.asdata(\dac|shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[3] .is_wysiwyg = "true";
defparam \dac|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N37
dffeas \dac|shift_reg[4] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[4]~feeder_combout ),
	.asdata(\dac|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[4] .is_wysiwyg = "true";
defparam \dac|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N46
dffeas \dac|shift_reg[5] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[5]~feeder_combout ),
	.asdata(\dac|shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[5] .is_wysiwyg = "true";
defparam \dac|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N43
dffeas \dac|shift_reg[6] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[6]~feeder_combout ),
	.asdata(\dac|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[6] .is_wysiwyg = "true";
defparam \dac|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N16
dffeas \dac|shift_reg[7] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[7]~feeder_combout ),
	.asdata(\dac|shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[7] .is_wysiwyg = "true";
defparam \dac|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N1
dffeas \dac|shift_reg[8] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[8]~feeder_combout ),
	.asdata(\dac|shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[8] .is_wysiwyg = "true";
defparam \dac|shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N10
dffeas \dac|shift_reg[9] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[9]~feeder_combout ),
	.asdata(\dac|shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[9] .is_wysiwyg = "true";
defparam \dac|shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N25
dffeas \dac|shift_reg[10] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[10]~feeder_combout ),
	.asdata(\dac|shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[10] .is_wysiwyg = "true";
defparam \dac|shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \dac|shift_reg[11] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg[11]~feeder_combout ),
	.asdata(\dac|shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dac|always5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[11] .is_wysiwyg = "true";
defparam \dac|shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \dac|shift_reg~3 (
// Equation(s):
// \dac|shift_reg~3_combout  = ( \dac|shift_reg [11] ) # ( !\dac|shift_reg [11] & ( (\dac|sr_state.WAIT_CSB_FALL~q  & \dac|WideNor0~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datad(!\dac|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\dac|shift_reg [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg~3 .extended_lut = "off";
defparam \dac|shift_reg~3 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \dac|shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N19
dffeas \dac|shift_reg[12] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[12] .is_wysiwyg = "true";
defparam \dac|shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N9
cyclonev_lcell_comb \dac|shift_reg~2 (
// Equation(s):
// \dac|shift_reg~2_combout  = ( \dac|shift_reg [12] ) # ( !\dac|shift_reg [12] & ( (\dac|sr_state.WAIT_CSB_FALL~q  & \dac|WideNor0~combout ) ) )

	.dataa(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dac|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\dac|shift_reg [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg~2 .extended_lut = "off";
defparam \dac|shift_reg~2 .lut_mask = 64'h00550055FFFFFFFF;
defparam \dac|shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N11
dffeas \dac|shift_reg[13] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[13] .is_wysiwyg = "true";
defparam \dac|shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \dac|shift_reg~1 (
// Equation(s):
// \dac|shift_reg~1_combout  = ( \dac|shift_reg [13] ) # ( !\dac|shift_reg [13] & ( (\dac|sr_state.WAIT_CSB_FALL~q  & \dac|WideNor0~combout ) ) )

	.dataa(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dac|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\dac|shift_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg~1 .extended_lut = "off";
defparam \dac|shift_reg~1 .lut_mask = 64'h00550055FFFFFFFF;
defparam \dac|shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \dac|shift_reg[14] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[14] .is_wysiwyg = "true";
defparam \dac|shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \dac|shift_reg~0 (
// Equation(s):
// \dac|shift_reg~0_combout  = ( \dac|shift_reg [14] & ( (!\dac|sr_state.WAIT_CSB_FALL~q ) # (!\dac|WideNor0~combout ) ) )

	.dataa(!\dac|sr_state.WAIT_CSB_FALL~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dac|WideNor0~combout ),
	.datae(gnd),
	.dataf(!\dac|shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|shift_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|shift_reg~0 .extended_lut = "off";
defparam \dac|shift_reg~0 .lut_mask = 64'h00000000FFAAFFAA;
defparam \dac|shift_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N28
dffeas \dac|shift_reg[15] (
	.clk(\dac|clk_1MHz~q ),
	.d(\dac|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dac|shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dac|shift_reg[15] .is_wysiwyg = "true";
defparam \dac|shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \dac|Equal2~0 (
// Equation(s):
// \dac|Equal2~0_combout  = ( !\dac|state [2] & ( (!\dac|state [3] & (\dac|state [4] & (\dac|state [0] & !\dac|state [1]))) ) )

	.dataa(!\dac|state [3]),
	.datab(!\dac|state [4]),
	.datac(!\dac|state [0]),
	.datad(!\dac|state [1]),
	.datae(gnd),
	.dataf(!\dac|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|Equal2~0 .extended_lut = "off";
defparam \dac|Equal2~0 .lut_mask = 64'h0200020000000000;
defparam \dac|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \dac|dac_sck (
// Equation(s):
// \dac|dac_sck~combout  = ( \dac|state [3] & ( \dac|state [0] & ( \dac|clk_1MHz~q  ) ) ) # ( !\dac|state [3] & ( \dac|state [0] & ( ((\dac|state [4] & (!\dac|state [2] & !\dac|state [1]))) # (\dac|clk_1MHz~q ) ) ) ) # ( \dac|state [3] & ( !\dac|state [0] & 
// ( \dac|clk_1MHz~q  ) ) ) # ( !\dac|state [3] & ( !\dac|state [0] & ( ((!\dac|state [4] & (!\dac|state [2] & !\dac|state [1]))) # (\dac|clk_1MHz~q ) ) ) )

	.dataa(!\dac|state [4]),
	.datab(!\dac|state [2]),
	.datac(!\dac|state [1]),
	.datad(!\dac|clk_1MHz~q ),
	.datae(!\dac|state [3]),
	.dataf(!\dac|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dac|dac_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dac|dac_sck .extended_lut = "off";
defparam \dac|dac_sck .lut_mask = 64'h80FF00FF40FF00FF;
defparam \dac|dac_sck .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N44
dffeas \pwmout|d[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[8] .is_wysiwyg = "true";
defparam \pwmout|d[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \pwmout|count[0]~0 (
// Equation(s):
// \pwmout|count[0]~0_combout  = !\pwmout|count [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|count[0]~0 .extended_lut = "off";
defparam \pwmout|count[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \pwmout|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N32
dffeas \pwmout|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[0] .is_wysiwyg = "true";
defparam \pwmout|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N0
cyclonev_lcell_comb \pwmout|Add0~9 (
// Equation(s):
// \pwmout|Add0~9_sumout  = SUM(( \pwmout|count [1] ) + ( \pwmout|count [0] ) + ( !VCC ))
// \pwmout|Add0~10  = CARRY(( \pwmout|count [1] ) + ( \pwmout|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pwmout|count [0]),
	.datac(gnd),
	.datad(!\pwmout|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~9_sumout ),
	.cout(\pwmout|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~9 .extended_lut = "off";
defparam \pwmout|Add0~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \pwmout|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N2
dffeas \pwmout|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[1] .is_wysiwyg = "true";
defparam \pwmout|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N3
cyclonev_lcell_comb \pwmout|Add0~5 (
// Equation(s):
// \pwmout|Add0~5_sumout  = SUM(( \pwmout|count [2] ) + ( GND ) + ( \pwmout|Add0~10  ))
// \pwmout|Add0~6  = CARRY(( \pwmout|count [2] ) + ( GND ) + ( \pwmout|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~5_sumout ),
	.cout(\pwmout|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~5 .extended_lut = "off";
defparam \pwmout|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N5
dffeas \pwmout|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[2] .is_wysiwyg = "true";
defparam \pwmout|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \pwmout|Add0~1 (
// Equation(s):
// \pwmout|Add0~1_sumout  = SUM(( \pwmout|count [3] ) + ( GND ) + ( \pwmout|Add0~6  ))
// \pwmout|Add0~2  = CARRY(( \pwmout|count [3] ) + ( GND ) + ( \pwmout|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~1_sumout ),
	.cout(\pwmout|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~1 .extended_lut = "off";
defparam \pwmout|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N7
dffeas \pwmout|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[3] .is_wysiwyg = "true";
defparam \pwmout|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N9
cyclonev_lcell_comb \pwmout|Add0~25 (
// Equation(s):
// \pwmout|Add0~25_sumout  = SUM(( \pwmout|count [4] ) + ( GND ) + ( \pwmout|Add0~2  ))
// \pwmout|Add0~26  = CARRY(( \pwmout|count [4] ) + ( GND ) + ( \pwmout|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~25_sumout ),
	.cout(\pwmout|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~25 .extended_lut = "off";
defparam \pwmout|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N11
dffeas \pwmout|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[4] .is_wysiwyg = "true";
defparam \pwmout|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \pwmout|Add0~13 (
// Equation(s):
// \pwmout|Add0~13_sumout  = SUM(( \pwmout|count [5] ) + ( GND ) + ( \pwmout|Add0~26  ))
// \pwmout|Add0~14  = CARRY(( \pwmout|count [5] ) + ( GND ) + ( \pwmout|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~13_sumout ),
	.cout(\pwmout|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~13 .extended_lut = "off";
defparam \pwmout|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N14
dffeas \pwmout|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[5] .is_wysiwyg = "true";
defparam \pwmout|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N15
cyclonev_lcell_comb \pwmout|Add0~21 (
// Equation(s):
// \pwmout|Add0~21_sumout  = SUM(( \pwmout|count [6] ) + ( GND ) + ( \pwmout|Add0~14  ))
// \pwmout|Add0~22  = CARRY(( \pwmout|count [6] ) + ( GND ) + ( \pwmout|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~21_sumout ),
	.cout(\pwmout|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~21 .extended_lut = "off";
defparam \pwmout|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N17
dffeas \pwmout|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[6] .is_wysiwyg = "true";
defparam \pwmout|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \pwmout|Add0~17 (
// Equation(s):
// \pwmout|Add0~17_sumout  = SUM(( \pwmout|count [7] ) + ( GND ) + ( \pwmout|Add0~22  ))
// \pwmout|Add0~18  = CARRY(( \pwmout|count [7] ) + ( GND ) + ( \pwmout|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~17_sumout ),
	.cout(\pwmout|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~17 .extended_lut = "off";
defparam \pwmout|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N20
dffeas \pwmout|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[7] .is_wysiwyg = "true";
defparam \pwmout|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N21
cyclonev_lcell_comb \pwmout|Add0~33 (
// Equation(s):
// \pwmout|Add0~33_sumout  = SUM(( \pwmout|count [8] ) + ( GND ) + ( \pwmout|Add0~18  ))
// \pwmout|Add0~34  = CARRY(( \pwmout|count [8] ) + ( GND ) + ( \pwmout|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~33_sumout ),
	.cout(\pwmout|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~33 .extended_lut = "off";
defparam \pwmout|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N23
dffeas \pwmout|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[8] .is_wysiwyg = "true";
defparam \pwmout|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N24
cyclonev_lcell_comb \pwmout|Add0~29 (
// Equation(s):
// \pwmout|Add0~29_sumout  = SUM(( \pwmout|count [9] ) + ( GND ) + ( \pwmout|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pwmout|count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pwmout|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pwmout|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|Add0~29 .extended_lut = "off";
defparam \pwmout|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \pwmout|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N25
dffeas \pwmout|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[9] .is_wysiwyg = "true";
defparam \pwmout|count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N11
dffeas \pwmout|d[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[9] .is_wysiwyg = "true";
defparam \pwmout|d[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N36
cyclonev_lcell_comb \pwmout|LessThan0~6 (
// Equation(s):
// \pwmout|LessThan0~6_combout  = ( \pwmout|d [9] & ( (\pwmout|count [9] & (!\pwmout|d [8] $ (\pwmout|count [8]))) ) ) # ( !\pwmout|d [9] & ( (!\pwmout|count [9] & (!\pwmout|d [8] $ (\pwmout|count [8]))) ) )

	.dataa(gnd),
	.datab(!\pwmout|d [8]),
	.datac(!\pwmout|count [9]),
	.datad(!\pwmout|count [8]),
	.datae(gnd),
	.dataf(!\pwmout|d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~6 .extended_lut = "off";
defparam \pwmout|LessThan0~6 .lut_mask = 64'hC030C0300C030C03;
defparam \pwmout|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N26
dffeas \pwmout|count[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \pwmout|count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N18
cyclonev_lcell_comb \pwmout|LessThan0~7 (
// Equation(s):
// \pwmout|LessThan0~7_combout  = ( \pwmout|count[9]~DUPLICATE_q  & ( \pwmout|d [9] & ( (!\pwmout|d [8] & \pwmout|count [8]) ) ) ) # ( \pwmout|count[9]~DUPLICATE_q  & ( !\pwmout|d [9] ) ) # ( !\pwmout|count[9]~DUPLICATE_q  & ( !\pwmout|d [9] & ( (!\pwmout|d 
// [8] & \pwmout|count [8]) ) ) )

	.dataa(gnd),
	.datab(!\pwmout|d [8]),
	.datac(!\pwmout|count [8]),
	.datad(gnd),
	.datae(!\pwmout|count[9]~DUPLICATE_q ),
	.dataf(!\pwmout|d [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~7 .extended_lut = "off";
defparam \pwmout|LessThan0~7 .lut_mask = 64'h0C0CFFFF00000C0C;
defparam \pwmout|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N35
dffeas \pwmout|d[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[4] .is_wysiwyg = "true";
defparam \pwmout|d[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N10
dffeas \pwmout|count[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \pwmout|count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N56
dffeas \pwmout|d[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[7] .is_wysiwyg = "true";
defparam \pwmout|d[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N52
dffeas \pwmout|d[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[6] .is_wysiwyg = "true";
defparam \pwmout|d[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \pwmout|LessThan0~2 (
// Equation(s):
// \pwmout|LessThan0~2_combout  = ( \pwmout|d [6] & ( \pwmout|count [6] & ( !\pwmout|d [7] $ (\pwmout|count [7]) ) ) ) # ( !\pwmout|d [6] & ( !\pwmout|count [6] & ( !\pwmout|d [7] $ (\pwmout|count [7]) ) ) )

	.dataa(!\pwmout|d [7]),
	.datab(gnd),
	.datac(!\pwmout|count [7]),
	.datad(gnd),
	.datae(!\pwmout|d [6]),
	.dataf(!\pwmout|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~2 .extended_lut = "off";
defparam \pwmout|LessThan0~2 .lut_mask = 64'hA5A500000000A5A5;
defparam \pwmout|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N37
dffeas \pwmout|d[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[5] .is_wysiwyg = "true";
defparam \pwmout|d[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \pwmout|LessThan0~3 (
// Equation(s):
// \pwmout|LessThan0~3_combout  = ( \pwmout|d [5] & ( (\pwmout|count [5] & (\pwmout|LessThan0~2_combout  & (!\pwmout|d [4] $ (\pwmout|count[4]~DUPLICATE_q )))) ) ) # ( !\pwmout|d [5] & ( (!\pwmout|count [5] & (\pwmout|LessThan0~2_combout  & (!\pwmout|d [4] $ 
// (\pwmout|count[4]~DUPLICATE_q )))) ) )

	.dataa(!\pwmout|d [4]),
	.datab(!\pwmout|count[4]~DUPLICATE_q ),
	.datac(!\pwmout|count [5]),
	.datad(!\pwmout|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\pwmout|d [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~3 .extended_lut = "off";
defparam \pwmout|LessThan0~3 .lut_mask = 64'h0090009000090009;
defparam \pwmout|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N51
cyclonev_lcell_comb \pwmout|LessThan0~4 (
// Equation(s):
// \pwmout|LessThan0~4_combout  = ( \pwmout|count [7] & ( (!\pwmout|d [7]) # ((\pwmout|count [6] & !\pwmout|d [6])) ) ) # ( !\pwmout|count [7] & ( (!\pwmout|d [7] & (\pwmout|count [6] & !\pwmout|d [6])) ) )

	.dataa(!\pwmout|d [7]),
	.datab(gnd),
	.datac(!\pwmout|count [6]),
	.datad(!\pwmout|d [6]),
	.datae(gnd),
	.dataf(!\pwmout|count [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~4 .extended_lut = "off";
defparam \pwmout|LessThan0~4 .lut_mask = 64'h0A000A00AFAAAFAA;
defparam \pwmout|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \pwmout|LessThan0~5 (
// Equation(s):
// \pwmout|LessThan0~5_combout  = ( \pwmout|d [5] & ( \pwmout|count [4] & ( (!\pwmout|LessThan0~4_combout  & ((!\pwmout|LessThan0~2_combout ) # ((!\pwmout|count [5]) # (\pwmout|d [4])))) ) ) ) # ( !\pwmout|d [5] & ( \pwmout|count [4] & ( 
// (!\pwmout|LessThan0~4_combout  & ((!\pwmout|LessThan0~2_combout ) # ((\pwmout|d [4] & !\pwmout|count [5])))) ) ) ) # ( \pwmout|d [5] & ( !\pwmout|count [4] & ( !\pwmout|LessThan0~4_combout  ) ) ) # ( !\pwmout|d [5] & ( !\pwmout|count [4] & ( 
// (!\pwmout|LessThan0~4_combout  & ((!\pwmout|LessThan0~2_combout ) # (!\pwmout|count [5]))) ) ) )

	.dataa(!\pwmout|LessThan0~4_combout ),
	.datab(!\pwmout|LessThan0~2_combout ),
	.datac(!\pwmout|d [4]),
	.datad(!\pwmout|count [5]),
	.datae(!\pwmout|d [5]),
	.dataf(!\pwmout|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~5 .extended_lut = "off";
defparam \pwmout|LessThan0~5 .lut_mask = 64'hAA88AAAA8A88AA8A;
defparam \pwmout|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N17
dffeas \pwmout|d[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[2] .is_wysiwyg = "true";
defparam \pwmout|d[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N47
dffeas \pwmout|d[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[0] .is_wysiwyg = "true";
defparam \pwmout|d[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N41
dffeas \pwmout|d[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[1] .is_wysiwyg = "true";
defparam \pwmout|d[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \pwmout|LessThan0~0 (
// Equation(s):
// \pwmout|LessThan0~0_combout  = ( \pwmout|d [1] & ( (!\pwmout|d [0] & (\pwmout|count [0] & \pwmout|count [1])) ) ) # ( !\pwmout|d [1] & ( ((!\pwmout|d [0] & \pwmout|count [0])) # (\pwmout|count [1]) ) )

	.dataa(gnd),
	.datab(!\pwmout|d [0]),
	.datac(!\pwmout|count [0]),
	.datad(!\pwmout|count [1]),
	.datae(gnd),
	.dataf(!\pwmout|d [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~0 .extended_lut = "off";
defparam \pwmout|LessThan0~0 .lut_mask = 64'h0CFF0CFF000C000C;
defparam \pwmout|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N44
dffeas \pwmout|d[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\therom|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divideclk|out_clk~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|d[3] .is_wysiwyg = "true";
defparam \pwmout|d[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N57
cyclonev_lcell_comb \pwmout|LessThan0~1 (
// Equation(s):
// \pwmout|LessThan0~1_combout  = ( \pwmout|count [3] & ( \pwmout|d [3] & ( (!\pwmout|count [2] & (!\pwmout|d [2] & \pwmout|LessThan0~0_combout )) # (\pwmout|count [2] & ((!\pwmout|d [2]) # (\pwmout|LessThan0~0_combout ))) ) ) ) # ( \pwmout|count [3] & ( 
// !\pwmout|d [3] ) ) # ( !\pwmout|count [3] & ( !\pwmout|d [3] & ( (!\pwmout|count [2] & (!\pwmout|d [2] & \pwmout|LessThan0~0_combout )) # (\pwmout|count [2] & ((!\pwmout|d [2]) # (\pwmout|LessThan0~0_combout ))) ) ) )

	.dataa(!\pwmout|count [2]),
	.datab(gnd),
	.datac(!\pwmout|d [2]),
	.datad(!\pwmout|LessThan0~0_combout ),
	.datae(!\pwmout|count [3]),
	.dataf(!\pwmout|d [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~1 .extended_lut = "off";
defparam \pwmout|LessThan0~1 .lut_mask = 64'h50F5FFFF000050F5;
defparam \pwmout|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N33
cyclonev_lcell_comb \pwmout|LessThan0~8 (
// Equation(s):
// \pwmout|LessThan0~8_combout  = ( \pwmout|LessThan0~1_combout  & ( (!\pwmout|LessThan0~7_combout  & ((!\pwmout|LessThan0~6_combout ) # ((!\pwmout|LessThan0~3_combout  & \pwmout|LessThan0~5_combout )))) ) ) # ( !\pwmout|LessThan0~1_combout  & ( 
// (!\pwmout|LessThan0~7_combout  & ((!\pwmout|LessThan0~6_combout ) # (\pwmout|LessThan0~5_combout ))) ) )

	.dataa(!\pwmout|LessThan0~6_combout ),
	.datab(!\pwmout|LessThan0~7_combout ),
	.datac(!\pwmout|LessThan0~3_combout ),
	.datad(!\pwmout|LessThan0~5_combout ),
	.datae(gnd),
	.dataf(!\pwmout|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwmout|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwmout|LessThan0~8 .extended_lut = "off";
defparam \pwmout|LessThan0~8 .lut_mask = 64'h88CC88CC88C888C8;
defparam \pwmout|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N35
dffeas \pwmout|pwm_out (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\pwmout|LessThan0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwmout|pwm_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwmout|pwm_out .is_wysiwyg = "true";
defparam \pwmout|pwm_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N39
cyclonev_lcell_comb \adc|clk_1MHz~0 (
// Equation(s):
// \adc|clk_1MHz~0_combout  = ( !\adc|clk_1MHz~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adc|clk_1MHz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|clk_1MHz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|clk_1MHz~0 .extended_lut = "off";
defparam \adc|clk_1MHz~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \adc|clk_1MHz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N56
dffeas \adc|clk_1MHz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\adc|clk_1MHz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dac|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|clk_1MHz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|clk_1MHz .is_wysiwyg = "true";
defparam \adc|clk_1MHz .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N22
dffeas \adc|state[1] (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[1] .is_wysiwyg = "true";
defparam \adc|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \adc|state[2]~2 (
// Equation(s):
// \adc|state[2]~2_combout  = ( \adc|state [1] & ( !\adc|state [0] $ (!\adc|state [2]) ) ) # ( !\adc|state [1] & ( \adc|state [2] ) )

	.dataa(gnd),
	.datab(!\adc|state [0]),
	.datac(gnd),
	.datad(!\adc|state [2]),
	.datae(gnd),
	.dataf(!\adc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|state[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|state[2]~2 .extended_lut = "off";
defparam \adc|state[2]~2 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \adc|state[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N29
dffeas \adc|state[2] (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[2] .is_wysiwyg = "true";
defparam \adc|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N6
cyclonev_lcell_comb \adc|state[3]~3 (
// Equation(s):
// \adc|state[3]~3_combout  = ( \adc|state [2] & ( \adc|state [1] & ( !\adc|state [3] $ (!\adc|state [0]) ) ) ) # ( !\adc|state [2] & ( \adc|state [1] & ( \adc|state [3] ) ) ) # ( \adc|state [2] & ( !\adc|state [1] & ( \adc|state [3] ) ) ) # ( !\adc|state 
// [2] & ( !\adc|state [1] & ( \adc|state [3] ) ) )

	.dataa(gnd),
	.datab(!\adc|state [3]),
	.datac(gnd),
	.datad(!\adc|state [0]),
	.datae(!\adc|state [2]),
	.dataf(!\adc|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|state[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|state[3]~3 .extended_lut = "off";
defparam \adc|state[3]~3 .lut_mask = 64'h33333333333333CC;
defparam \adc|state[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N41
dffeas \adc|state[3] (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[3] .is_wysiwyg = "true";
defparam \adc|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N45
cyclonev_lcell_comb \adc|state~0 (
// Equation(s):
// \adc|state~0_combout  = ( \adc|state [2] & ( \adc|state [3] & ( !\adc|state [4] $ (((!\adc|state [0]) # (!\adc|state[1]~DUPLICATE_q ))) ) ) ) # ( !\adc|state [2] & ( \adc|state [3] & ( \adc|state [4] ) ) ) # ( \adc|state [2] & ( !\adc|state [3] & ( 
// \adc|state [4] ) ) ) # ( !\adc|state [2] & ( !\adc|state [3] & ( (\adc|state [4] & ((\adc|state[1]~DUPLICATE_q ) # (\adc|state [0]))) ) ) )

	.dataa(gnd),
	.datab(!\adc|state [4]),
	.datac(!\adc|state [0]),
	.datad(!\adc|state[1]~DUPLICATE_q ),
	.datae(!\adc|state [2]),
	.dataf(!\adc|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|state~0 .extended_lut = "off";
defparam \adc|state~0 .lut_mask = 64'h033333333333333C;
defparam \adc|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N14
dffeas \adc|state[4] (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[4] .is_wysiwyg = "true";
defparam \adc|state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N28
dffeas \adc|state[2]~DUPLICATE (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \adc|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N13
dffeas \adc|state[4]~DUPLICATE (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[4]~DUPLICATE .is_wysiwyg = "true";
defparam \adc|state[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N24
cyclonev_lcell_comb \adc|Selector4~0 (
// Equation(s):
// \adc|Selector4~0_combout  = ( \adc|state[4]~DUPLICATE_q  & ( \adc|state [0] ) ) # ( !\adc|state[4]~DUPLICATE_q  & ( \adc|state [0] ) ) # ( \adc|state[4]~DUPLICATE_q  & ( !\adc|state [0] & ( ((\adc|state[2]~DUPLICATE_q ) # (\adc|state [3])) # 
// (\adc|state[1]~DUPLICATE_q ) ) ) ) # ( !\adc|state[4]~DUPLICATE_q  & ( !\adc|state [0] & ( (((\adc|adc_start~q ) # (\adc|state[2]~DUPLICATE_q )) # (\adc|state [3])) # (\adc|state[1]~DUPLICATE_q ) ) ) )

	.dataa(!\adc|state[1]~DUPLICATE_q ),
	.datab(!\adc|state [3]),
	.datac(!\adc|state[2]~DUPLICATE_q ),
	.datad(!\adc|adc_start~q ),
	.datae(!\adc|state[4]~DUPLICATE_q ),
	.dataf(!\adc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Selector4~0 .extended_lut = "off";
defparam \adc|Selector4~0 .lut_mask = 64'h7FFF7F7FFFFFFFFF;
defparam \adc|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N26
dffeas \adc|data_valid (
	.clk(\adc|clk_1MHz~q ),
	.d(\adc|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|data_valid .is_wysiwyg = "true";
defparam \adc|data_valid .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N3
cyclonev_lcell_comb \adc|Selector2~0 (
// Equation(s):
// \adc|Selector2~0_combout  = ( \adc|data_valid~q  & ( \adc|sr_state.IDLE~q  ) )

	.dataa(gnd),
	.datab(!\adc|sr_state.IDLE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\adc|data_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Selector2~0 .extended_lut = "off";
defparam \adc|Selector2~0 .lut_mask = 64'h0000000033333333;
defparam \adc|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N5
dffeas \adc|sr_state.WAIT_CSB_HIGH (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|sr_state.WAIT_CSB_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|sr_state.WAIT_CSB_HIGH .is_wysiwyg = "true";
defparam \adc|sr_state.WAIT_CSB_HIGH .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N30
cyclonev_lcell_comb \adc|Selector0~0 (
// Equation(s):
// \adc|Selector0~0_combout  = ( \adc|sr_state.WAIT_CSB_HIGH~q  & ( (\adc|data_valid~q  & ((\adc|sr_state.IDLE~q ) # (\divideclk|out_clk~q ))) ) ) # ( !\adc|sr_state.WAIT_CSB_HIGH~q  & ( (\adc|sr_state.IDLE~q ) # (\divideclk|out_clk~q ) ) )

	.dataa(!\divideclk|out_clk~q ),
	.datab(!\adc|data_valid~q ),
	.datac(gnd),
	.datad(!\adc|sr_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\adc|sr_state.WAIT_CSB_HIGH~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Selector0~0 .extended_lut = "off";
defparam \adc|Selector0~0 .lut_mask = 64'h55FF55FF11331133;
defparam \adc|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N32
dffeas \adc|sr_state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|sr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|sr_state.IDLE .is_wysiwyg = "true";
defparam \adc|sr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N51
cyclonev_lcell_comb \adc|Selector1~0 (
// Equation(s):
// \adc|Selector1~0_combout  = ( \adc|data_valid~q  & ( (\divideclk|out_clk~q  & !\adc|sr_state.IDLE~q ) ) ) # ( !\adc|data_valid~q  & ( ((\divideclk|out_clk~q  & !\adc|sr_state.IDLE~q )) # (\adc|sr_state.WAIT_CSB_FALL~q ) ) )

	.dataa(!\divideclk|out_clk~q ),
	.datab(gnd),
	.datac(!\adc|sr_state.IDLE~q ),
	.datad(!\adc|sr_state.WAIT_CSB_FALL~q ),
	.datae(gnd),
	.dataf(!\adc|data_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Selector1~0 .extended_lut = "off";
defparam \adc|Selector1~0 .lut_mask = 64'h50FF50FF50505050;
defparam \adc|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N53
dffeas \adc|sr_state.WAIT_CSB_FALL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|sr_state.WAIT_CSB_FALL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|sr_state.WAIT_CSB_FALL .is_wysiwyg = "true";
defparam \adc|sr_state.WAIT_CSB_FALL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N0
cyclonev_lcell_comb \adc|adc_start~0 (
// Equation(s):
// \adc|adc_start~0_combout  = ( \adc|data_valid~q  & ( ((\divideclk|out_clk~q  & !\adc|sr_state.IDLE~q )) # (\adc|adc_start~q ) ) ) # ( !\adc|data_valid~q  & ( (!\adc|sr_state.IDLE~q  & (((\adc|adc_start~q )) # (\divideclk|out_clk~q ))) # 
// (\adc|sr_state.IDLE~q  & (((\adc|sr_state.WAIT_CSB_FALL~q  & \adc|adc_start~q )))) ) )

	.dataa(!\divideclk|out_clk~q ),
	.datab(!\adc|sr_state.IDLE~q ),
	.datac(!\adc|sr_state.WAIT_CSB_FALL~q ),
	.datad(!\adc|adc_start~q ),
	.datae(gnd),
	.dataf(!\adc|data_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|adc_start~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|adc_start~0 .extended_lut = "off";
defparam \adc|adc_start~0 .lut_mask = 64'h44CF44CF44FF44FF;
defparam \adc|adc_start~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N2
dffeas \adc|adc_start (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\adc|adc_start~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|adc_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|adc_start .is_wysiwyg = "true";
defparam \adc|adc_start .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N15
cyclonev_lcell_comb \adc|Selector5~0 (
// Equation(s):
// \adc|Selector5~0_combout  = ( \adc|adc_start~q  & ( \adc|state [3] & ( !\adc|state [0] ) ) ) # ( !\adc|adc_start~q  & ( \adc|state [3] & ( !\adc|state [0] ) ) ) # ( \adc|adc_start~q  & ( !\adc|state [3] & ( (!\adc|state [0] & (((!\adc|state [4]) # 
// (\adc|state[1]~DUPLICATE_q )) # (\adc|state [2]))) ) ) ) # ( !\adc|adc_start~q  & ( !\adc|state [3] & ( (!\adc|state [0] & ((\adc|state[1]~DUPLICATE_q ) # (\adc|state [2]))) ) ) )

	.dataa(!\adc|state [2]),
	.datab(!\adc|state [0]),
	.datac(!\adc|state [4]),
	.datad(!\adc|state[1]~DUPLICATE_q ),
	.datae(!\adc|adc_start~q ),
	.dataf(!\adc|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Selector5~0 .extended_lut = "off";
defparam \adc|Selector5~0 .lut_mask = 64'h44CCC4CCCCCCCCCC;
defparam \adc|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N59
dffeas \adc|state[0] (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[0] .is_wysiwyg = "true";
defparam \adc|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N33
cyclonev_lcell_comb \adc|state[1]~1 (
// Equation(s):
// \adc|state[1]~1_combout  = ( \adc|state [0] & ( !\adc|state[1]~DUPLICATE_q  ) ) # ( !\adc|state [0] & ( \adc|state[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\adc|state[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\adc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|state[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|state[1]~1 .extended_lut = "off";
defparam \adc|state[1]~1 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \adc|state[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \adc|state[1]~DUPLICATE (
	.clk(\adc|clk_1MHz~q ),
	.d(gnd),
	.asdata(\adc|state[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \adc|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N54
cyclonev_lcell_comb \adc|Selector6~0 (
// Equation(s):
// \adc|Selector6~0_combout  = ( !\adc|state[4]~DUPLICATE_q  & ( \adc|state [0] & ( (!\adc|state [3] & !\adc|state[2]~DUPLICATE_q ) ) ) ) # ( !\adc|state[4]~DUPLICATE_q  & ( !\adc|state [0] & ( (!\adc|state[1]~DUPLICATE_q  & (!\adc|state [3] & 
// (!\adc|state[2]~DUPLICATE_q  & \adc|adc_start~q ))) ) ) )

	.dataa(!\adc|state[1]~DUPLICATE_q ),
	.datab(!\adc|state [3]),
	.datac(!\adc|state[2]~DUPLICATE_q ),
	.datad(!\adc|adc_start~q ),
	.datae(!\adc|state[4]~DUPLICATE_q ),
	.dataf(!\adc|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|Selector6~0 .extended_lut = "off";
defparam \adc|Selector6~0 .lut_mask = 64'h00800000C0C00000;
defparam \adc|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N55
dffeas \adc|adc_din (
	.clk(\adc|clk_1MHz~q ),
	.d(\adc|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\adc|adc_din~q ),
	.prn(vcc));
// synopsys translate_off
defparam \adc|adc_din .is_wysiwyg = "true";
defparam \adc|adc_din .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y2_N27
cyclonev_lcell_comb \adc|adc_sck (
// Equation(s):
// \adc|adc_sck~combout  = ( \adc|clk_1MHz~q  & ( \adc|data_valid~q  ) ) # ( \adc|clk_1MHz~q  & ( !\adc|data_valid~q  ) ) # ( !\adc|clk_1MHz~q  & ( !\adc|data_valid~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\adc|clk_1MHz~q ),
	.dataf(!\adc|data_valid~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\adc|adc_sck~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \adc|adc_sck .extended_lut = "off";
defparam \adc|adc_sck .lut_mask = 64'hFFFFFFFF0000FFFF;
defparam \adc|adc_sck .shared_arith = "off";
// synopsys translate_on

endmodule
