# rtl.f — iverilog filelist
# 說明：
# - 此清單包含 RTL + SRAM model + Testbench
# - 路徑請視你的專案結構調整


# === RTL ===
core.v
Input_Controller.v
Barcode_Decoder.v
Weight_Loader.v
Conv_Engine.v
/home/xjlu/CVSD_25Fall/1141_hw3/sram_4096x8/sram_4096x8.v

# === Testbench ===
/home/xjlu/CVSD_25Fall/1141_hw3/00_TESTBED/testbed_iverilog.v
