# compile vhdl design source files
vhdl xil_defaultlib  "../../../svd_2x2.ip_user_files/ip/sqrt/sim/sqrt.vhd"
vhdl xil_defaultlib  "../../../svd_2x2.ip_user_files/ip/arctan/sim/arctan.vhd"
vhdl xil_defaultlib  "../../../svd_2x2.srcs/sources_1/new/svd_2x2.vhd"

# Do not sort compile order
nosort
