

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Oct 24 15:25:15 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls_taus
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.12|     3.582|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   21|   21|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |                                |                     |  Latency  |  Interval | Pipeline |
        |            Instance            |        Module       | min | max | min | max |   Type   |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+
        |grp_decision_function_1_fu_105  |decision_function_1  |   20|   20|    1|    1| function |
        +--------------------------------+---------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   |
+-----------------+---------+-------+---------+---------+
|DSP              |        -|      -|        -|        -|
|Expression       |        -|      -|        0|        4|
|FIFO             |        -|      -|        -|        -|
|Instance         |        0|      1|  1105939|  2070824|
|Memory           |        -|      -|        -|        -|
|Multiplexer      |        -|      -|        -|        -|
|Register         |        -|      -|       22|        -|
+-----------------+---------+-------+---------+---------+
|Total            |        0|      1|  1105961|  2070828|
+-----------------+---------+-------+---------+---------+
|Available        |     2940|   3600|   866400|   433200|
+-----------------+---------+-------+---------+---------+
|Utilization (%)  |        0|   ~0  |      127|      478|
+-----------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------+---------+-------+---------+---------+
    |            Instance            |        Module       | BRAM_18K| DSP48E|    FF   |   LUT   |
    +--------------------------------+---------------------+---------+-------+---------+---------+
    |grp_decision_function_1_fu_105  |decision_function_1  |        0|      1|  1105939|  2070824|
    +--------------------------------+---------------------+---------+-------+---------+---------+
    |Total                           |                     |        0|      1|  1105939|  2070824|
    +--------------------------------+---------------------+---------+-------+---------+---------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |ap_CS_fsm                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |  1|   0|    1|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 22|   0|   22|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done           | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_return         | out |   18| ap_ctrl_hs |   myproject  | return value |
|x_0_V             |  in |   18|   ap_none  |     x_0_V    |    pointer   |
|x_1_V             |  in |   18|   ap_none  |     x_1_V    |    pointer   |
|x_2_V             |  in |   18|   ap_none  |     x_2_V    |    pointer   |
|x_3_V             |  in |   18|   ap_none  |     x_3_V    |    pointer   |
|x_4_V             |  in |   18|   ap_none  |     x_4_V    |    pointer   |
|x_5_V             |  in |   18|   ap_none  |     x_5_V    |    pointer   |
|x_6_V             |  in |   18|   ap_none  |     x_6_V    |    pointer   |
|x_7_V             |  in |   18|   ap_none  |     x_7_V    |    pointer   |
|x_8_V             |  in |   18|   ap_none  |     x_8_V    |    pointer   |
|score_0_V         | out |   18|   ap_vld   |   score_0_V  |    pointer   |
|score_0_V_ap_vld  | out |    1|   ap_vld   |   score_0_V  |    pointer   |
|score_1_V         |  in |   18|   ap_none  |   score_1_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

