// Seed: 805116887
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign (weak1, weak0) id_2 = 1'd0;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wire id_13,
    output supply1 id_14,
    input supply1 id_15,
    output supply0 id_16
);
  wire id_18;
  wire id_19;
  integer id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_18
  );
endmodule
