# Design Explorer: Shortcut to "C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_fowarding.aws" design added.
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/adder.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/controller.vhd $dsn/src/datapath.vhd $dsn/src/dmem.vhd $dsn/src/flopr.vhd $dsn/src/imem.vhd $dsn/src/maindec.vhd $dsn/src/mips.vhd $dsn/src/mux2.vhd $dsn/src/regfile.vhd $dsn/src/registrador_n.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/testbench.vhd $dsn/src/top.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\flopr.vhd
# Compile Entity "flopr"
# Compile Architecture "asynchronous" of Entity "flopr"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => registrador_n
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Architecture "test" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.4 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/flopr.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\flopr.vhd
# Compile Entity "flopr"
# Compile Architecture "asynchronous" of Entity "flopr"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => flopr
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/flopr.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\flopr.vhd
# Compile Entity "flopr"
# Compile Architecture "asynchronous" of Entity "flopr"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => flopr
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/flopr.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\flopr.vhd
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Error: COMP96_0001: Cannot find source file "C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\flopr.vhd".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => regfile
# Entity => signext
# Entity => testbench
# Entity => sl2
# Entity => registrador_n
# Entity => mux2
# Entity => alu
# Entity => adder
# Error: COMP96_0015: datapath.vhd : (76, 63): ':' expected.
# Error: COMP96_0018: datapath.vhd : (76, 66): Identifier expected.
# Error: COMP96_0724: datapath.vhd : (97, 10): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (97, 13): ';' expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => regfile
# Entity => signext
# Entity => testbench
# Entity => sl2
# Entity => registrador_n
# Entity => mux2
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (97, 10): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (97, 13): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (67, 2): Symbol "pcbranch" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (94, 22): Unknown identifier "instruction".
# Error: COMP96_0122: datapath.vhd : (98, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0122: datapath.vhd : (99, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (103, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (104, 40): Unknown identifier "pcnextbr".
# Compile failure 6 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (67, 2): Symbol "pcbranch" has already been declared in this scope.
# Error: COMP96_0100: datapath.vhd : (94, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (92, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (92, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (92, 2): No actual specified for local port "D".
# Error: COMP96_0122: datapath.vhd : (98, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0122: datapath.vhd : (99, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (103, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (104, 40): Unknown identifier "pcnextbr".
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (67, 2): Symbol "pcbranch" has already been declared in this scope.
# Error: COMP96_0100: datapath.vhd : (94, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (92, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (92, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (92, 2): No actual specified for local port "D".
# Error: COMP96_0122: datapath.vhd : (98, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0122: datapath.vhd : (99, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (103, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (104, 40): Unknown identifier "pcnextbr".
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (67, 2): Symbol "pc" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (88, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (95, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (93, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (93, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (93, 2): No actual specified for local port "D".
# Error: COMP96_0122: datapath.vhd : (99, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (99, 66): Unknown identifier "pcnext".
# Error: COMP96_0122: datapath.vhd : (100, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (102, 46): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (103, 51): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (104, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (105, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (105, 64): Unknown identifier "pcnext".
# Compile failure 14 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (67, 2): Symbol "pc" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (88, 22): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (88, 32): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (92, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (99, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (97, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (97, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (97, 2): No actual specified for local port "D".
# Error: COMP96_0122: datapath.vhd : (103, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (103, 66): Unknown identifier "pcnext".
# Error: COMP96_0122: datapath.vhd : (104, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (106, 46): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (107, 51): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (108, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (109, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (109, 64): Unknown identifier "pcnext".
# Compile failure 16 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 22): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (88, 32): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (92, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (99, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (97, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (97, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (97, 2): No actual specified for local port "D".
# Error: COMP96_0122: datapath.vhd : (103, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (103, 66): Unknown identifier "pcnext".
# Error: COMP96_0122: datapath.vhd : (104, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (106, 46): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (107, 51): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (108, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (109, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (109, 64): Unknown identifier "pcnext".
# Compile failure 15 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 21): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (94, 11): Unknown identifier "mux3".
# Error: COMP96_0134: datapath.vhd : (94, 11): Cannot find component declaration.
# Error: COMP96_0078: datapath.vhd : (100, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (107, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "D".
# Error: COMP96_0122: datapath.vhd : (111, 3): Symbol "pcreg" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (111, 66): Unknown identifier "pcnext".
# Error: COMP96_0122: datapath.vhd : (112, 3): Symbol "pcadd1" has already been declared in this scope.
# Error: COMP96_0078: datapath.vhd : (114, 46): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (115, 51): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (116, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (117, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (117, 64): Unknown identifier "pcnext".
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 21): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (94, 11): Unknown identifier "mux3".
# Error: COMP96_0134: datapath.vhd : (94, 11): Cannot find component declaration.
# Error: COMP96_0078: datapath.vhd : (100, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (107, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "D".
# Error: COMP96_0078: datapath.vhd : (112, 46): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (113, 51): Unknown identifier "pcbranch".
# Error: COMP96_0078: datapath.vhd : (114, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 64): Unknown identifier "pcnext".
# Compile failure 14 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (94, 11): Unknown identifier "mux3".
# Error: COMP96_0134: datapath.vhd : (94, 11): Cannot find component declaration.
# Error: COMP96_0078: datapath.vhd : (100, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (107, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "D".
# Error: COMP96_0078: datapath.vhd : (114, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 64): Unknown identifier "pcnext".
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (94, 11): Unknown identifier "mux3".
# Error: COMP96_0134: datapath.vhd : (94, 11): Cannot find component declaration.
# Error: COMP96_0078: datapath.vhd : (100, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (107, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "D".
# Error: COMP96_0078: datapath.vhd : (114, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 64): Unknown identifier "pcnext".
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (100, 29): Unknown identifier "pcnext".
# Error: COMP96_0100: datapath.vhd : (107, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "D".
# Error: COMP96_0078: datapath.vhd : (114, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 40): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 64): Unknown identifier "pcnext".
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0100: datapath.vhd : (107, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "clear".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "enable".
# Error: COMP96_0207: datapath.vhd : (105, 2): No actual specified for local port "D".
# Error: COMP96_0078: datapath.vhd : (114, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (115, 40): Unknown identifier "pcnextbr".
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => regfile
# Entity => signext
# Entity => testbench
# Entity => sl2
# Entity => registrador_n
# Entity => mux2
# Entity => alu
# Entity => adder
# Error: COMP96_0724: datapath.vhd : (108, 14): ',' or ')' expected.
# Error: COMP96_0015: datapath.vhd : (108, 16): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Error: COMP96_0078: datapath.vhd : (116, 49): Unknown identifier "pcnextbr".
# Error: COMP96_0078: datapath.vhd : (117, 40): Unknown identifier "pcnextbr".
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (88, 31): Unknown identifier "branch".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Warning: ELAB1_0026: mips.vhd : (43, 0): There is no default binding for component "datapath". (Port "pcsrc" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: COMP96_0414: mips.vhd : (43, 63): Actual of mode 'in' cannot be assigned to formal "aluout" of mode 'buffer'.
# Error: COMP96_0100: mips.vhd : (43, 53): Actual parameter type in port map does not match the type of the formal port 'pc'.
# Error: COMP96_0525: mips.vhd : (42, 3): Too many actuals in the port map aspect in the component instantiation.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: COMP96_0078: mips.vhd : (42, 52): Unknown identifier "branch".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: COMP96_0078: mips.vhd : (40, 55): Unknown identifier "pcsrc".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Warning: ELAB1_0026: mips.vhd : (38, 0): There is no default binding for component "controller". (Port "branch" is not on the entity).
# Error: COMP96_0078: mips.vhd : (39, 55): Unknown identifier "pcsrc".
# Compile failure 1 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Warning: ELAB1_0026: mips.vhd : (38, 0): There is no default binding for component "controller". (Port "branch" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Architecture "struct" of Entity "controller"
# Error: COMP96_0122: controller.vhd : (30, 3): Symbol "branch" has already been declared in this scope.
# Error: COMP96_0078: controller.vhd : (36, 3): Unknown identifier "pcsrc".
# Error: COMP96_0133: controller.vhd : (36, 3): Cannot find object declaration.
# Error: COMP96_0078: controller.vhd : (36, 24): Unknown identifier "zero".
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (103, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (103, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (110, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (110, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (117, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: ELAB1_0022: mips.vhd : (41, 0): Incompatible modes for port "clk".
# Error: ELAB1_0022: mips.vhd : (41, 0): Incompatible modes for port "reset".
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (106, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (106, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (113, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (113, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (120, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: ELAB1_0022: mips.vhd : (41, 0): Incompatible modes for port "clk".
# Error: ELAB1_0022: mips.vhd : (41, 0): Incompatible modes for port "reset".
# Compile failure 7 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: ELAB1_0022: mips.vhd : (41, 0): Incompatible modes for port "clk".
# Error: ELAB1_0022: mips.vhd : (41, 0): Incompatible modes for port "reset".
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0019: mips.vhd : (39, 10): Keyword 'end' expected.
# Error: COMP96_0018: mips.vhd : (41, 16): Identifier expected.
# Error: COMP96_0019: mips.vhd : (58, 3): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (58, 7): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 13 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0019: mips.vhd : (39, 10): Keyword 'end' expected.
# Error: COMP96_0018: mips.vhd : (41, 16): Identifier expected.
# Error: COMP96_0019: mips.vhd : (58, 7): Keyword 'map' expected.
# Error: COMP96_0724: mips.vhd : (61, 11): ',' or ')' expected.
# Error: COMP96_0015: mips.vhd : (61, 13): ';' expected.
# Error: COMP96_0028: mips.vhd : (62, 19): Identifier or keyword expected.
# Error: COMP96_0015: mips.vhd : (65, 7): ';' expected.
# Error: COMP96_0019: mips.vhd : (65, 7): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (65, 9): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 18 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0019: mips.vhd : (39, 10): Keyword 'end' expected.
# Error: COMP96_0018: mips.vhd : (41, 16): Identifier expected.
# Error: COMP96_0724: mips.vhd : (61, 12): ',' or ')' expected.
# Error: COMP96_0015: mips.vhd : (61, 14): ';' expected.
# Error: COMP96_0028: mips.vhd : (62, 20): Identifier or keyword expected.
# Error: COMP96_0015: mips.vhd : (65, 8): ';' expected.
# Error: COMP96_0019: mips.vhd : (65, 8): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (65, 10): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0724: mips.vhd : (61, 12): ',' or ')' expected.
# Error: COMP96_0015: mips.vhd : (61, 14): ';' expected.
# Error: COMP96_0028: mips.vhd : (62, 20): Identifier or keyword expected.
# Error: COMP96_0015: mips.vhd : (65, 8): ';' expected.
# Error: COMP96_0019: mips.vhd : (65, 8): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (65, 10): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 15 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0724: mips.vhd : (58, 24): ',' or ')' expected.
# Error: COMP96_0015: mips.vhd : (58, 26): ';' expected.
# Error: COMP96_0028: mips.vhd : (61, 14): Identifier or keyword expected.
# Error: COMP96_0028: mips.vhd : (62, 20): Identifier or keyword expected.
# Error: COMP96_0015: mips.vhd : (65, 8): ';' expected.
# Error: COMP96_0019: mips.vhd : (65, 8): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (65, 10): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 16 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0724: mips.vhd : (55, 24): ',' or ')' expected.
# Error: COMP96_0015: mips.vhd : (55, 26): ';' expected.
# Error: COMP96_0028: mips.vhd : (58, 14): Identifier or keyword expected.
# Error: COMP96_0028: mips.vhd : (59, 20): Identifier or keyword expected.
# Error: COMP96_0015: mips.vhd : (62, 8): ';' expected.
# Error: COMP96_0019: mips.vhd : (62, 8): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (62, 10): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 16 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Error: COMP96_0724: mips.vhd : (55, 24): ',' or ')' expected.
# Error: COMP96_0015: mips.vhd : (55, 26): ';' expected.
# Error: COMP96_0028: mips.vhd : (58, 14): Identifier or keyword expected.
# Error: COMP96_0028: mips.vhd : (59, 20): Identifier or keyword expected.
# Error: COMP96_0015: mips.vhd : (62, 8): ';' expected.
# Error: COMP96_0019: mips.vhd : (62, 8): Keyword 'end' expected.
# Error: COMP96_0016: mips.vhd : (62, 10): Design unit declaration expected.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 16 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: ELAB1_0022: mips.vhd : (54, 0): Incompatible modes for port "clk".
# Error: ELAB1_0022: mips.vhd : (54, 0): Incompatible modes for port "reset".
# Error: COMP96_0078: mips.vhd : (64, 28): Unknown identifier "c".
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 12 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Architecture "struct" of Entity "mips"
# Error: ELAB1_0022: mips.vhd : (53, 0): Incompatible modes for port "clk".
# Error: ELAB1_0022: mips.vhd : (53, 0): Incompatible modes for port "reset".
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Error: COMP96_0019: datapath.vhd : (20, 9): Keyword 'end' expected.
# Error: COMP96_0111: datapath.vhd : (20, 9): Labels do not match.
# Error: COMP96_0015: datapath.vhd : (20, 15): ';' expected.
# Error: COMP96_0016: datapath.vhd : (20, 17): Design unit declaration expected.
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (108, 12): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (108, 17): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (115, 13): Actual parameter type in port map does not match the type of the formal port 'clock'.
# Error: COMP96_0100: datapath.vhd : (115, 18): Actual parameter type in port map does not match the type of the formal port 'clear'.
# Error: COMP96_0100: datapath.vhd : (122, 13): Actual parameter type in port map does not match the type of the formal port 'clk'.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Entity => controller
# Entity => datapath
# Error: COMP96_0015: mips.vhd : (70, 14): ')' expected.
# Error: COMP96_0015: mips.vhd : (71, 12): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (105, 43): Unknown identifier "pc_next".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0100: datapath.vhd : (145, 6): Actual parameter type in port map does not match the type of the formal port 'D'.
# Error: COMP96_0100: datapath.vhd : (145, 16): Actual parameter type in port map does not match the type of the formal port 'Q'.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0090: datapath.vhd : (145, 6): Expected array type.
# Error: COMP96_0090: datapath.vhd : (145, 28): Expected array type.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0149: datapath.vhd : (145, 23): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0149: datapath.vhd : (145, 51): Explicit type conversions are allowed between closely related types only.
# Error: COMP96_0152: datapath.vhd : (145, 34): Formal "Q" of class signal must be associated with a signal.
# Compile failure 3 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/registrador_1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Architecture "registrador_1" of Entity "registrador_1"
# Error: COMP96_0077: registrador_1.vhd : (21, 33): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/registrador_n.vhd $dsn/src/imem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/mux2.vhd $dsn/src/maindec.vhd $dsn/src/dmem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd $dsn/src/registrador_1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (160, 31): Unknown identifier "preview".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/datapath.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0367: datapath.vhd : (92, 53): Improper array length (6). Expected length is 7.
# Error: COMP96_0122: datapath.vhd : (92, 2): Symbol "flushif" has already been declared in this scope.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0122: datapath.vhd : (92, 2): Symbol "flushif" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (172, 44): Unknown identifier "preview".
# Error: COMP96_0078: datapath.vhd : (172, 65): Unknown identifier "writesrc".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Entity => testbench
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Architecture "struct" of Entity "datapath"
# Error: COMP96_0078: datapath.vhd : (172, 67): Unknown identifier "writesrc".
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\adder.vhd
# Compile Entity "adder"
# Compile Architecture "behave" of Entity "adder"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\datapath.vhd
# Compile Entity "datapath"
# Compile Architecture "struct" of Entity "datapath"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\controller.vhd
# Compile Entity "controller"
# Compile Architecture "struct" of Entity "controller"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mips.vhd
# Compile Entity "mips"
# Compile Architecture "struct" of Entity "mips"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\top.vhd
# Compile Entity "top"
# Compile Architecture "test" of Entity "top"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\testbench.vhd
# Compile Entity "testbench"
# Compile Architecture "test" of Entity "testbench"
# Top-level unit(s) detected:
# Entity => testbench
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work MIPS_projeto -2008  $dsn/src/dmem.vhd $dsn/src/regfile.vhd $dsn/src/signext.vhd $dsn/src/sl2.vhd $dsn/src/registrador_n.vhd $dsn/src/registrador_1.vhd $dsn/src/maindec.vhd $dsn/src/mux2.vhd $dsn/src/imem.vhd $dsn/src/alu.vhd $dsn/src/aludec.vhd $dsn/src/adder.vhd $dsn/src/datapath.vhd $dsn/src/controller.vhd $dsn/src/mips.vhd $dsn/src/top.vhd $dsn/src/testbench.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\dmem.vhd
# Compile Entity "dmem"
# Compile Architecture "behave" of Entity "dmem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\regfile.vhd
# Compile Entity "regfile"
# Compile Architecture "behave" of Entity "regfile"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\signext.vhd
# Compile Entity "signext"
# Compile Architecture "behave" of Entity "signext"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\sl2.vhd
# Compile Entity "sl2"
# Compile Architecture "behave" of Entity "sl2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_n.vhd
# Compile Entity "registrador_n"
# Compile Architecture "registrador_n" of Entity "registrador_n"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\registrador_1.vhd
# Compile Entity "registrador_1"
# Compile Architecture "registrador_1" of Entity "registrador_1"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\maindec.vhd
# Compile Entity "maindec"
# Compile Architecture "behave" of Entity "maindec"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behave" of Entity "mux2"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\imem.vhd
# Compile Entity "imem"
# Compile Architecture "behave" of Entity "imem"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\alu.vhd
# Compile Entity "alu"
# Compile Architecture "behave" of Entity "alu"
# File: C:\Users\renan\Documents\FPGA\MIPS_projeto\MIPS_fowarding\MIPS_projeto\src\aludec.vhd
# Compile Entity "aludec"
# Compile Architecture "behave" of Entity "aludec"
# File: C:\Users\renan\