$date
	Wed Mar 05 15:26:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! valid_o $end
$var wire 32 " data_o [31:0] $end
$var reg 1 # arstn $end
$var reg 1 $ clk $end
$var reg 1 % push $end
$var reg 8 & write_data [7:0] $end
$scope module node $end
$var wire 1 # arstn $end
$var wire 1 $ clk $end
$var wire 1 % push $end
$var wire 1 ! valid_o $end
$var wire 8 ' write_data [7:0] $end
$var wire 1 ( equal_ptrs $end
$var reg 1 ) rd_ptr_odd_circle $end
$var reg 32 * read_data [31:0] $end
$var reg 2 + wr_ptr [1:0] $end
$var reg 1 , wr_ptr_odd_circle $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
b0 +
bx *
0)
1(
bx '
bx &
0%
0$
0#
bx "
0!
$end
#10000
1$
#20000
0$
#30000
1$
#40000
0$
#50000
1#
1$
#60000
0$
#70000
1$
#80000
0$
#90000
b1 &
b1 '
1%
1$
#100000
0$
#110000
bx00000001 "
bx00000001 *
b10 &
b10 '
0(
b1 +
1$
#120000
0$
#130000
b11 &
b11 '
bx0000001000000001 "
bx0000001000000001 *
b10 +
1$
#140000
0$
#150000
bx000000110000001000000001 "
bx000000110000001000000001 *
b100 &
b100 '
b11 +
1$
#160000
0$
#170000
1!
b101 &
b101 '
b100000000110000001000000001 "
b100000000110000001000000001 *
1,
1(
b0 +
1$
#180000
0$
#190000
0!
b100000000110000001000000101 "
b100000000110000001000000101 *
0(
b1 +
1)
1$
#200000
0$
#210000
b100000000110000010100000101 "
b100000000110000010100000101 *
b10 +
1$
#220000
0$
#230000
b100000001010000010100000101 "
b100000001010000010100000101 *
b11 +
1$
#240000
0$
#250000
1!
b101000001010000010100000101 "
b101000001010000010100000101 *
0,
1(
b0 +
1$
#260000
0$
#270000
0!
0(
b1 +
0)
1$
#280000
0$
#290000
b10 +
1$
#300000
0$
#310000
b11 +
1$
#320000
0$
#330000
1!
1,
1(
b0 +
1$
#340000
0$
#350000
0!
0(
b1 +
1)
1$
#360000
0$
#370000
b10 +
1$
#380000
0$
#390000
b11 +
1$
#400000
0$
#410000
1!
0,
1(
b0 +
1$
#420000
0$
#430000
0!
0(
b1 +
0)
1$
#440000
0$
#450000
b10 +
1$
#460000
0$
#470000
b11 +
1$
#480000
0$
#490000
1!
1,
1(
b0 +
1$
#500000
0$
#510000
0!
0(
b1 +
1)
1$
