Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 29 12:36:37 2024
| Host         : DESKTOP-RVBEMOD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    12          
TIMING-16  Warning           Large setup violation          4           
TIMING-18  Warning           Missing input or output delay  66          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (27)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.115      -11.194                      5                  364        0.196        0.000                      0                  364        4.500        0.000                       0                   169  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -3.115      -11.194                      5                  364        0.196        0.000                      0                  364        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            5  Failing Endpoints,  Worst Slack       -3.115ns,  Total Violation      -11.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.007ns  (logic 2.440ns (18.760%)  route 10.567ns (81.240%))
  Logic Levels:           16  (LUT2=1 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.601    13.982    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  M_out_q[12]_i_16/O
                         net (fo=2, routed)           0.796    14.902    M_out_q[12]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  M_out_q[13]_i_19/O
                         net (fo=2, routed)           0.816    15.842    alu/multiplier/adderarray/adderarray_gen_0[9].adderarray/M_fa_ci[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  M_out_q[13]_i_11/O
                         net (fo=7, routed)           0.498    16.463    alu/multiplier/adderarray/M_adderarray_b[173]
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.587 r  M_out_q[14]_i_14/O
                         net (fo=3, routed)           0.682    17.269    alu/multiplier/adderarray/adderarray_gen_0[12].adderarray/M_fa_ci[14]
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.393 r  M_out_q[14]_i_4/O
                         net (fo=1, routed)           0.161    17.554    alu/multiplier/adderarray/M_adderarray_b[222]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124    17.678 r  M_out_q[15]_i_4_comp_1/O
                         net (fo=1, routed)           0.411    18.090    alu/multiplier/adderarray/M_adderarray_b[239]
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.124    18.214 r  M_out_q[15]_i_1_comp/O
                         net (fo=2, routed)           0.000    18.214    M_alu_out[15]
    SLICE_X55Y92         FDRE                                         r  M_out_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441    14.845    clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  M_out_q_reg[15]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y92         FDRE (Setup_fdre_C_D)        0.031    15.099    M_out_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -18.214    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -2.802ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.741ns  (logic 2.316ns (18.177%)  route 10.425ns (81.823%))
  Logic Levels:           15  (LUT2=1 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.601    13.982    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  M_out_q[12]_i_16/O
                         net (fo=2, routed)           0.796    14.902    M_out_q[12]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  M_out_q[13]_i_19/O
                         net (fo=2, routed)           0.816    15.842    alu/multiplier/adderarray/adderarray_gen_0[9].adderarray/M_fa_ci[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  M_out_q[13]_i_11/O
                         net (fo=7, routed)           0.698    16.664    alu/multiplier/adderarray/M_adderarray_b[173]
    SLICE_X57Y92         LUT5 (Prop_lut5_I2_O)        0.124    16.788 r  M_out_q[14]_i_12/O
                         net (fo=3, routed)           0.606    17.394    M_out_q[14]_i_12_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    17.518 r  M_out_q[14]_i_4_replica/O
                         net (fo=1, routed)           0.306    17.824    alu/multiplier/adderarray/M_adderarray_b[222]_repN
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.948 r  M_out_q[14]_i_1/O
                         net (fo=2, routed)           0.000    17.948    M_alu_out[14]
    SLICE_X56Y93         FDRE                                         r  M_out_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.443    14.847    clk_IBUF_BUFG
    SLICE_X56Y93         FDRE                                         r  M_out_q_reg[14]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X56Y93         FDRE (Setup_fdre_C_D)        0.077    15.147    M_out_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                 -2.802    

Slack (VIOLATED) :        -2.563ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 2.192ns (17.739%)  route 10.165ns (82.261%))
  Logic Levels:           14  (LUT2=1 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.601    13.982    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  M_out_q[12]_i_16/O
                         net (fo=2, routed)           0.796    14.902    M_out_q[12]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  M_out_q[13]_i_19/O
                         net (fo=2, routed)           0.816    15.842    alu/multiplier/adderarray/adderarray_gen_0[9].adderarray/M_fa_ci[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  M_out_q[13]_i_11/O
                         net (fo=7, routed)           0.497    16.462    alu/multiplier/adderarray/M_adderarray_b[173]
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.586 r  M_out_q[13]_i_4/O
                         net (fo=1, routed)           0.463    17.049    alu/multiplier/adderarray/M_adderarray_b[205]
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.124    17.173 r  M_out_q[13]_i_1/O
                         net (fo=2, routed)           0.391    17.564    M_alu_out[13]
    SLICE_X55Y92         FDRE                                         r  M_out_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441    14.845    clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  M_out_q_reg[13]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X55Y92         FDRE (Setup_fdre_C_D)       -0.067    15.001    M_out_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -17.564    
  -------------------------------------------------------------------
                         slack                                 -2.563    

Slack (VIOLATED) :        -1.905ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.781ns  (logic 2.068ns (17.554%)  route 9.713ns (82.446%))
  Logic Levels:           13  (LUT2=1 LUT4=1 LUT6=11)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.676    14.057    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X58Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.181 r  M_out_q[12]_i_13/O
                         net (fo=3, routed)           0.774    14.955    alu/multiplier/adderarray/adderarray_gen_0[8].adderarray/M_fa_ci[12]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.079 r  M_out_q[12]_i_9/O
                         net (fo=3, routed)           1.004    16.083    alu/multiplier/adderarray/M_adderarray_b[172]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.207 r  M_out_q[12]_i_4/O
                         net (fo=1, routed)           0.264    16.471    alu/multiplier/adderarray/M_adderarray_b[188]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.124    16.595 r  M_out_q[12]_i_1/O
                         net (fo=2, routed)           0.392    16.988    M_alu_out[12]
    SLICE_X63Y96         FDRE                                         r  M_out_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.509    14.913    clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  M_out_q_reg[12]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)       -0.067    15.083    M_out_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -16.988    
  -------------------------------------------------------------------
                         slack                                 -1.905    

Slack (VIOLATED) :        -0.809ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.603ns  (logic 1.944ns (18.334%)  route 8.659ns (81.666%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.804    10.802    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124    10.926 r  M_out_q[9]_i_18/O
                         net (fo=3, routed)           0.723    11.649    alu/multiplier/adderarray/M_adderarray_b[73]
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.773 r  M_out_q[11]_i_26/O
                         net (fo=4, routed)           0.589    12.362    alu/multiplier/adderarray/adderarray_gen_0[4].adderarray/M_fa_ci[10]
    SLICE_X61Y94         LUT4 (Prop_lut4_I3_O)        0.124    12.486 r  M_out_q[11]_i_23/O
                         net (fo=4, routed)           0.609    13.095    alu/multiplier/adderarray/M_adderarray_b[90]
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.124    13.219 r  M_out_q[11]_i_15/O
                         net (fo=8, routed)           0.673    13.892    alu/multiplier/adderarray/M_adderarray_b[107]
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.016 r  M_out_q[11]_i_10/O
                         net (fo=2, routed)           0.496    14.512    alu/multiplier/adderarray/M_adderarray_b[155]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.124    14.636 r  M_out_q[11]_i_4/O
                         net (fo=1, routed)           0.659    15.295    alu/multiplier/adderarray/M_adderarray_b[171]
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124    15.419 r  M_out_q[11]_i_1/O
                         net (fo=2, routed)           0.391    15.810    M_alu_out[11]
    SLICE_X57Y91         FDRE                                         r  M_out_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.442    14.846    clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  M_out_q_reg[11]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)       -0.067    15.002    M_out_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -15.810    
  -------------------------------------------------------------------
                         slack                                 -0.809    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 M_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.579ns  (logic 1.936ns (20.212%)  route 7.643ns (79.788%))
  Logic Levels:           12  (LUT3=1 LUT4=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  M_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_b_q_reg[1]_replica/Q
                         net (fo=15, routed)          1.640     7.304    M_b_q[1]_repN
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.428 r  M_out_q[5]_i_14/O
                         net (fo=3, routed)           0.318     7.746    alu/adder/rca/M_fa_ci[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.870 r  M_out_q[5]_i_9/O
                         net (fo=3, routed)           0.526     8.397    alu/adder/rca/M_fa_ci[4]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.521 r  M_out_q[7]_i_9/O
                         net (fo=3, routed)           0.513     9.034    alu/adder/rca/M_fa_ci[6]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  M_out_q[9]_i_9/O
                         net (fo=3, routed)           0.326     9.484    alu/adder/rca/M_fa_ci[8]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.608 r  M_out_q[11]_i_9/O
                         net (fo=3, routed)           0.310     9.918    alu/adder/rca/M_fa_ci[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  M_out_q[13]_i_9/O
                         net (fo=3, routed)           0.462    10.503    alu/adder/rca/M_fa_ci[12]
    SLICE_X55Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  io_led_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.693    11.320    alu/adder/rca/M_fa_ci[14]
    SLICE_X55Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.444 f  M_out_q[14]_i_3/O
                         net (fo=2, routed)           0.678    12.122    alu/M_adder_out[14]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124    12.246 r  io_led_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.574    12.820    p_5_in[2]
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.944 r  io_led_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.518    13.462    io_led_OBUF[0]_inst_i_7_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.580    14.166    M_alu_out__0[0]
    SLICE_X54Y90         LUT3 (Prop_lut3_I2_O)        0.116    14.282 r  M_out_q[0]_i_1/O
                         net (fo=1, routed)           0.504    14.787    M_out_d[0]
    SLICE_X54Y89         FDRE                                         r  M_out_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.440    14.844    clk_IBUF_BUFG
    SLICE_X54Y89         FDRE                                         r  M_out_q_reg[0]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)       -0.249    14.818    M_out_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.056ns  (logic 1.696ns (18.727%)  route 7.360ns (81.273%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.607     8.396    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.520 r  M_out_q[6]_i_13/O
                         net (fo=3, routed)           0.620     9.140    alu/multiplier/adderarray/M_adderarray_b[38]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  M_out_q[6]_i_10/O
                         net (fo=6, routed)           0.603     9.867    alu/multiplier/adderarray/M_adderarray_b[54]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  M_out_q[7]_i_10/O
                         net (fo=6, routed)           0.828    10.820    alu/multiplier/adderarray/adderarray_gen_0[4].adderarray/M_fa_ci[7]
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.944 r  M_out_q[8]_i_12/O
                         net (fo=4, routed)           0.734    11.678    M_out_q[8]_i_12_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124    11.802 r  M_out_q[9]_i_10/O
                         net (fo=4, routed)           0.702    12.504    alu/multiplier/adderarray/adderarray_gen_0[6].adderarray/M_fa_ci[9]
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.628 r  M_out_q[10]_i_9/O
                         net (fo=4, routed)           0.626    13.254    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[10]
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.378 r  M_out_q[10]_i_4/O
                         net (fo=3, routed)           0.561    13.939    alu/multiplier/adderarray/M_adderarray_b[154]
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  M_out_q[10]_i_1/O
                         net (fo=2, routed)           0.200    14.263    M_alu_out[10]
    SLICE_X54Y92         FDRE                                         r  M_out_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441    14.845    clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  M_out_q_reg[10]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y92         FDRE (Setup_fdre_C_D)       -0.031    15.037    M_out_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -14.263    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.675ns  (logic 1.572ns (18.121%)  route 7.103ns (81.879%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.607     8.396    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.520 r  M_out_q[6]_i_13/O
                         net (fo=3, routed)           0.620     9.140    alu/multiplier/adderarray/M_adderarray_b[38]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  M_out_q[6]_i_10/O
                         net (fo=6, routed)           0.603     9.867    alu/multiplier/adderarray/M_adderarray_b[54]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  M_out_q[7]_i_10/O
                         net (fo=6, routed)           0.828    10.820    alu/multiplier/adderarray/adderarray_gen_0[4].adderarray/M_fa_ci[7]
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.944 r  M_out_q[8]_i_12/O
                         net (fo=4, routed)           0.734    11.678    M_out_q[8]_i_12_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124    11.802 r  M_out_q[9]_i_10/O
                         net (fo=4, routed)           0.679    12.481    alu/multiplier/adderarray/adderarray_gen_0[6].adderarray/M_fa_ci[9]
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.605 r  M_out_q[9]_i_4/O
                         net (fo=1, routed)           0.521    13.126    alu/multiplier/adderarray/M_adderarray_b[137]
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  M_out_q[9]_i_1/O
                         net (fo=2, routed)           0.632    13.882    M_alu_out[9]
    SLICE_X57Y87         FDRE                                         r  M_out_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.439    14.843    clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  M_out_q_reg[9]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X57Y87         FDRE (Setup_fdre_C_D)       -0.067    14.999    M_out_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 M_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.554ns (18.529%)  route 6.833ns (81.471%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.139    clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  M_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  M_alufn_q_reg[0]/Q
                         net (fo=109, routed)         1.465     7.060    M_alufn_q_reg_n_0_[0]
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.152     7.212 r  io_led_OBUF[4]_inst_i_19/O
                         net (fo=6, routed)           0.628     7.840    io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X50Y95         LUT3 (Prop_lut3_I1_O)        0.326     8.166 r  io_led_OBUF[4]_inst_i_36/O
                         net (fo=16, routed)          0.885     9.050    io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  io_led_OBUF[4]_inst_i_27/O
                         net (fo=3, routed)           1.228    10.402    alu/rotator/rotator/M_mux_2_4_out[6]
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  M_out_q[9]_i_16/O
                         net (fo=3, routed)           0.693    11.219    alu/rotator/rotator/M_mux_2_2_out[8]
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  M_out_q[7]_i_6/O
                         net (fo=1, routed)           0.582    11.925    alu/rotator/rotator/M_mux_2_1_out[7]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.049 r  M_out_q[7]_i_2/O
                         net (fo=1, routed)           1.013    13.062    M_out_q[7]_i_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    13.186 r  M_out_q[7]_i_1/O
                         net (fo=2, routed)           0.340    13.526    M_alu_out[7]
    SLICE_X55Y88         FDRE                                         r  M_out_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.439    14.843    clk_IBUF_BUFG
    SLICE_X55Y88         FDRE                                         r  M_out_q_reg[7]/C
                         clock pessimism              0.272    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X55Y88         FDRE (Setup_fdre_C_D)       -0.081    14.999    M_out_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 M_b_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_out_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 1.492ns (18.518%)  route 6.565ns (81.482%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  M_b_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.725 f  M_b_q_reg[3]/Q
                         net (fo=73, routed)          2.396     8.121    M_b_q[3]
    SLICE_X50Y95         LUT4 (Prop_lut4_I0_O)        0.150     8.271 r  io_led_OBUF[4]_inst_i_49/O
                         net (fo=3, routed)           0.809     9.079    alu/rotator/rotator/M_mux_2_8_out[4]
    SLICE_X49Y95         LUT6 (Prop_lut6_I2_O)        0.328     9.407 r  io_led_OBUF[4]_inst_i_26/O
                         net (fo=3, routed)           0.688    10.095    alu/rotator/rotator/M_mux_2_4_out[4]
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.219 r  M_out_q[7]_i_14/O
                         net (fo=3, routed)           0.809    11.029    alu/rotator/rotator/M_mux_2_2_out[6]
    SLICE_X50Y94         LUT6 (Prop_lut6_I2_O)        0.124    11.153 r  M_out_q[6]_i_6/O
                         net (fo=1, routed)           0.504    11.656    alu/rotator/rotator/M_mux_2_1_out[6]
    SLICE_X51Y94         LUT6 (Prop_lut6_I1_O)        0.124    11.780 r  M_out_q[6]_i_2/O
                         net (fo=1, routed)           0.783    12.563    M_out_q[6]_i_2_n_0
    SLICE_X57Y88         LUT6 (Prop_lut6_I0_O)        0.124    12.687 r  M_out_q[6]_i_1/O
                         net (fo=2, routed)           0.577    13.264    M_alu_out[6]
    SLICE_X59Y87         FDRE                                         r  M_out_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.504    14.908    clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  M_out_q_reg[6]/C
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X59Y87         FDRE (Setup_fdre_C_D)       -0.067    15.078    M_out_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                  1.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 edge_detector_manual_gen_0[1].edge_detector_manual/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_M_alu_runner_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.223%)  route 0.139ns (42.777%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.588     1.532    edge_detector_manual_gen_0[1].edge_detector_manual/clk
    SLICE_X61Y85         FDRE                                         r  edge_detector_manual_gen_0[1].edge_detector_manual/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  edge_detector_manual_gen_0[1].edge_detector_manual/M_last_q_reg/Q
                         net (fo=3, routed)           0.139     1.812    edge_detector_manual_gen_0[1].edge_detector_manual/M_last_q
    SLICE_X62Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.857 r  edge_detector_manual_gen_0[1].edge_detector_manual/FSM_onehot_M_alu_runner_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    edge_detector_manual_gen_0[1].edge_detector_manual_n_2
    SLICE_X62Y85         FDRE                                         r  FSM_onehot_M_alu_runner_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.858     2.048    clk_IBUF_BUFG
    SLICE_X62Y85         FDRE                                         r  FSM_onehot_M_alu_runner_q_reg[2]/C
                         clock pessimism             -0.480     1.569    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.092     1.661    FSM_onehot_M_alu_runner_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.582     1.526    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.839    reset_cond/M_stage_d[2]
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.850     2.039    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y78         FDSE (Hold_fdse_C_D)         0.070     1.596    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.582     1.526    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.841    reset_cond/M_stage_d[1]
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.850     2.039    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X58Y78         FDSE (Hold_fdse_C_D)         0.066     1.592    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.554     1.498    dec_ctr/dctr_gen_0[1].dctr/clk
    SLICE_X56Y73         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/Q
                         net (fo=4, routed)           0.174     1.836    dec_ctr/dctr_gen_0[1].dctr/M_seg_values[5]
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.043     1.879 r  dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.879    dec_ctr/dctr_gen_0[1].dctr/M_val_q[3]_i_2__0_n_0
    SLICE_X56Y73         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     2.009    dec_ctr/dctr_gen_0[1].dctr/clk
    SLICE_X56Y73         FDRE                                         r  dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.131     1.629    dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.554     1.498    slowclock/clk
    SLICE_X57Y76         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.747    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  slowclock/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.855    slowclock/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X57Y76         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     2.009    slowclock/clk
    SLICE_X57Y76         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.105     1.603    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.554     1.498    slowclock/clk
    SLICE_X57Y73         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.747    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  slowclock/M_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.855    slowclock/M_ctr_q_reg[0]_i_2_n_4
    SLICE_X57Y73         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.819     2.009    slowclock/clk
    SLICE_X57Y73         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.512     1.498    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.105     1.603    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.556     1.500    slowclock/clk
    SLICE_X57Y78         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.749    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X57Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X57Y78         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.822     2.012    slowclock/clk
    SLICE_X57Y78         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X57Y78         FDRE (Hold_fdre_C_D)         0.105     1.605    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.553     1.497    slowclock/clk
    SLICE_X57Y75         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.746    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X57Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  slowclock/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.854    slowclock/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X57Y75         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.818     2.008    slowclock/clk
    SLICE_X57Y75         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X57Y75         FDRE (Hold_fdre_C_D)         0.105     1.602    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.556     1.500    slowclock/clk
    SLICE_X57Y77         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y77         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.749    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X57Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  slowclock/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.857    slowclock/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X57Y77         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.821     2.011    slowclock/clk
    SLICE_X57Y77         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.105     1.605    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.553     1.497    slowclock/clk
    SLICE_X57Y74         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.746    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  slowclock/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.854    slowclock/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X57Y74         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.818     2.008    slowclock/clk
    SLICE_X57Y74         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X57Y74         FDRE (Hold_fdre_C_D)         0.105     1.602    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   M_ans_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y91   M_a_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y88   M_a_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y89   M_a_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y89   M_a_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y90   M_a_q_reg[13]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91   M_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91   M_a_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88   M_a_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88   M_a_q_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   FSM_onehot_M_alu_runner_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91   M_a_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y91   M_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88   M_a_q_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y88   M_a_q_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.232ns  (logic 5.392ns (44.081%)  route 6.840ns (55.919%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          2.068     3.531    seg/ctr/io_dip_IBUF[0]
    SLICE_X54Y62         LUT2 (Prop_lut2_I0_O)        0.148     3.679 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.772     8.452    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.780    12.232 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.232    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.021ns  (logic 5.166ns (42.977%)  route 6.855ns (57.023%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          1.921     3.385    dec_ctr/dctr_gen_0[1].dctr/io_dip_IBUF[0]
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.124     3.509 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.933     8.442    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    12.021 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.021    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.008ns  (logic 5.169ns (43.050%)  route 6.838ns (56.950%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          2.068     3.531    seg/ctr/io_dip_IBUF[0]
    SLICE_X54Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.655 r  seg/ctr/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.771     8.426    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.582    12.008 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.008    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.949ns  (logic 5.352ns (44.789%)  route 6.597ns (55.211%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          3.675     5.138    io_dip_IBUF[23]
    SLICE_X62Y85         LUT5 (Prop_lut5_I2_O)        0.149     5.287 r  io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           2.923     8.210    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         3.739    11.949 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000    11.949    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.907ns  (logic 5.395ns (45.306%)  route 6.512ns (54.694%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          1.921     3.385    dec_ctr/dctr_gen_0[1].dctr/io_dip_IBUF[0]
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.153     3.538 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.591     8.129    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.778    11.907 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.907    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.678ns  (logic 5.373ns (46.005%)  route 6.306ns (53.995%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          1.537     3.001    dec_ctr/dctr_gen_0[1].dctr/io_dip_IBUF[0]
    SLICE_X54Y58         LUT5 (Prop_lut5_I1_O)        0.117     3.118 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.768     7.886    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.792    11.678 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.678    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.671ns  (logic 5.344ns (45.790%)  route 6.327ns (54.210%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          3.334     4.798    io_dip_IBUF[23]
    SLICE_X55Y85         LUT2 (Prop_lut2_I1_O)        0.150     4.948 r  io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.993     7.941    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         3.731    11.671 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000    11.671    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.655ns  (logic 5.117ns (43.901%)  route 6.538ns (56.099%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          3.675     5.138    io_dip_IBUF[23]
    SLICE_X62Y85         LUT3 (Prop_lut3_I2_O)        0.124     5.262 r  io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           2.864     8.126    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         3.529    11.655 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000    11.655    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.597ns  (logic 5.088ns (43.874%)  route 6.509ns (56.126%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          3.334     4.798    io_dip_IBUF[23]
    SLICE_X55Y85         LUT4 (Prop_lut4_I0_O)        0.124     4.922 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.175     8.097    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    11.597 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.597    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.564ns  (logic 5.362ns (46.371%)  route 6.202ns (53.629%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          1.526     2.990    dec_ctr/dctr_gen_0[1].dctr/io_dip_IBUF[0]
    SLICE_X54Y58         LUT5 (Prop_lut5_I0_O)        0.116     3.106 r  dec_ctr/dctr_gen_0[1].dctr/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.675     7.782    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.783    11.564 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.564    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.127     0.291    autotester/M_state_q[0]
    SLICE_X57Y82         LUT5 (Prop_lut5_I4_O)        0.045     0.336 r  autotester/FSM_sequential_M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    autotester/M_state_d[2]
    SLICE_X57Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.128     0.292    autotester/M_state_q[0]
    SLICE_X57Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.337 r  autotester/FSM_sequential_M_state_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.337    autotester/M_state_d[5]
    SLICE_X57Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y82         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[0]/C
    SLICE_X56Y82         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_state_q_reg[0]/Q
                         net (fo=7, routed)           0.127     0.291    autotester/M_state_q[0]
    SLICE_X57Y82         LUT5 (Prop_lut5_I4_O)        0.048     0.339 r  autotester/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.339    autotester/M_state_d[3]
    SLICE_X57Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[2]/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_state_q_reg[2]/Q
                         net (fo=5, routed)           0.165     0.306    autotester/M_state_q[2]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.045     0.351 r  autotester/FSM_sequential_M_state_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.351    autotester/FSM_sequential_M_state_q[4]_i_1_n_0
    SLICE_X57Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.780%)  route 0.173ns (48.220%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[5]/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_state_q_reg[5]/Q
                         net (fo=7, routed)           0.173     0.314    autotester/M_state_q[5]
    SLICE_X56Y82         LUT4 (Prop_lut4_I2_O)        0.045     0.359 r  autotester/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    autotester/M_state_d[0]
    SLICE_X56Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_state_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_state_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_state_q_reg[5]/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  autotester/FSM_sequential_M_state_q_reg[5]/Q
                         net (fo=7, routed)           0.173     0.314    autotester/M_state_q[5]
    SLICE_X56Y82         LUT4 (Prop_lut4_I1_O)        0.046     0.360 r  autotester/FSM_sequential_M_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    autotester/M_state_d[1]
    SLICE_X56Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/M_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/M_address_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.184ns (49.728%)  route 0.186ns (50.272%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[0]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[0]/Q
                         net (fo=41, routed)          0.186     0.327    autotester/Q[0]
    SLICE_X58Y84         LUT4 (Prop_lut4_I2_O)        0.043     0.370 r  autotester/M_address_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.370    autotester/M_address_d[2]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/M_address_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/M_address_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.099%)  route 0.185ns (49.901%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[4]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[4]/Q
                         net (fo=37, routed)          0.185     0.326    autotester/Q[4]
    SLICE_X58Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.371 r  autotester/M_address_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.371    autotester/M_address_d[4]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/M_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/M_address_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.998%)  route 0.186ns (50.002%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[0]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[0]/Q
                         net (fo=41, routed)          0.186     0.327    autotester/Q[0]
    SLICE_X58Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.372 r  autotester/M_address_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.372    autotester/M_address_d[1]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/M_address_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/M_address_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.185ns (38.042%)  route 0.301ns (61.958%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[4]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[4]/Q
                         net (fo=37, routed)          0.301     0.442    autotester/Q[4]
    SLICE_X58Y84         LUT4 (Prop_lut4_I1_O)        0.044     0.486 r  autotester/M_address_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.486    autotester/M_address_d[5]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.564ns  (logic 6.065ns (29.490%)  route 14.500ns (70.510%))
  Logic Levels:           18  (LUT2=1 LUT4=1 LUT6=15 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.601    13.982    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  M_out_q[12]_i_16/O
                         net (fo=2, routed)           0.796    14.902    M_out_q[12]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  M_out_q[13]_i_19/O
                         net (fo=2, routed)           0.816    15.842    alu/multiplier/adderarray/adderarray_gen_0[9].adderarray/M_fa_ci[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  M_out_q[13]_i_11/O
                         net (fo=7, routed)           0.498    16.463    alu/multiplier/adderarray/M_adderarray_b[173]
    SLICE_X57Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.587 r  M_out_q[14]_i_14/O
                         net (fo=3, routed)           0.682    17.269    alu/multiplier/adderarray/adderarray_gen_0[12].adderarray/M_fa_ci[14]
    SLICE_X56Y92         LUT6 (Prop_lut6_I5_O)        0.124    17.393 r  M_out_q[14]_i_4/O
                         net (fo=1, routed)           0.161    17.554    alu/multiplier/adderarray/M_adderarray_b[222]
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124    17.678 r  M_out_q[15]_i_4_comp_1/O
                         net (fo=1, routed)           0.411    18.090    alu/multiplier/adderarray/M_adderarray_b[239]
    SLICE_X55Y92         LUT6 (Prop_lut6_I4_O)        0.124    18.214 r  M_out_q[15]_i_1_comp/O
                         net (fo=2, routed)           0.758    18.972    M_alu_out[15]
    SLICE_X55Y85         LUT4 (Prop_lut4_I2_O)        0.124    19.096 r  io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           3.175    22.271    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    25.771 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    25.771    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.341ns  (logic 5.943ns (30.727%)  route 13.398ns (69.273%))
  Logic Levels:           17  (LUT2=1 LUT4=1 LUT5=1 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.601    13.982    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  M_out_q[12]_i_16/O
                         net (fo=2, routed)           0.796    14.902    M_out_q[12]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  M_out_q[13]_i_19/O
                         net (fo=2, routed)           0.816    15.842    alu/multiplier/adderarray/adderarray_gen_0[9].adderarray/M_fa_ci[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  M_out_q[13]_i_11/O
                         net (fo=7, routed)           0.698    16.664    alu/multiplier/adderarray/M_adderarray_b[173]
    SLICE_X57Y92         LUT5 (Prop_lut5_I2_O)        0.124    16.788 r  M_out_q[14]_i_12/O
                         net (fo=3, routed)           0.606    17.394    M_out_q[14]_i_12_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124    17.518 r  M_out_q[14]_i_4_replica/O
                         net (fo=1, routed)           0.306    17.824    alu/multiplier/adderarray/M_adderarray_b[222]_repN
    SLICE_X56Y93         LUT6 (Prop_lut6_I3_O)        0.124    17.948 r  M_out_q[14]_i_1/O
                         net (fo=2, routed)           0.798    18.746    M_alu_out[14]
    SLICE_X56Y91         LUT4 (Prop_lut4_I2_O)        0.124    18.870 r  io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.175    21.045    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    24.548 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    24.548    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.176ns  (logic 6.102ns (31.822%)  route 13.074ns (68.178%))
  Logic Levels:           16  (LUT2=1 LUT4=1 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.601    13.982    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.106 r  M_out_q[12]_i_16/O
                         net (fo=2, routed)           0.796    14.902    M_out_q[12]_i_16_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  M_out_q[13]_i_19/O
                         net (fo=2, routed)           0.816    15.842    alu/multiplier/adderarray/adderarray_gen_0[9].adderarray/M_fa_ci[13]
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.966 r  M_out_q[13]_i_11/O
                         net (fo=7, routed)           0.497    16.462    alu/multiplier/adderarray/M_adderarray_b[173]
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.124    16.586 r  M_out_q[13]_i_4/O
                         net (fo=1, routed)           0.463    17.049    alu/multiplier/adderarray/M_adderarray_b[205]
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.124    17.173 r  M_out_q[13]_i_1/O
                         net (fo=2, routed)           0.967    18.140    M_alu_out[13]
    SLICE_X57Y90         LUT4 (Prop_lut4_I2_O)        0.154    18.294 r  io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.333    20.627    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.756    24.383 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    24.383    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.578ns  (logic 5.964ns (32.103%)  route 12.614ns (67.897%))
  Logic Levels:           15  (LUT2=1 LUT4=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.877    10.876    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.124    11.000 r  M_out_q[10]_i_28/O
                         net (fo=2, routed)           0.584    11.584    alu/multiplier/adderarray/adderarray_gen_0[3].adderarray/M_fa_ci[9]
    SLICE_X61Y92         LUT6 (Prop_lut6_I4_O)        0.124    11.708 r  M_out_q[10]_i_18/O
                         net (fo=6, routed)           0.836    12.544    alu/multiplier/adderarray/M_adderarray_b[74]
    SLICE_X59Y92         LUT6 (Prop_lut6_I1_O)        0.124    12.668 r  M_out_q[10]_i_11/O
                         net (fo=6, routed)           0.590    13.257    alu/multiplier/adderarray/M_adderarray_b[106]
    SLICE_X61Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.381 r  M_out_q[11]_i_13/O
                         net (fo=4, routed)           0.676    14.057    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[11]
    SLICE_X58Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.181 r  M_out_q[12]_i_13/O
                         net (fo=3, routed)           0.774    14.955    alu/multiplier/adderarray/adderarray_gen_0[8].adderarray/M_fa_ci[12]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124    15.079 r  M_out_q[12]_i_9/O
                         net (fo=3, routed)           1.004    16.083    alu/multiplier/adderarray/M_adderarray_b[172]
    SLICE_X63Y96         LUT4 (Prop_lut4_I0_O)        0.124    16.207 r  M_out_q[12]_i_4/O
                         net (fo=1, routed)           0.264    16.471    alu/multiplier/adderarray/M_adderarray_b[188]
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.124    16.595 r  M_out_q[12]_i_1/O
                         net (fo=2, routed)           1.140    17.736    M_alu_out[12]
    SLICE_X56Y88         LUT4 (Prop_lut4_I2_O)        0.148    17.884 r  io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.153    20.037    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.748    23.785 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    23.785    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.748ns  (logic 5.627ns (33.595%)  route 11.121ns (66.405%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.717     8.506    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X61Y90         LUT6 (Prop_lut6_I3_O)        0.124     8.630 r  M_out_q[8]_i_27/O
                         net (fo=2, routed)           0.502     9.131    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[7]
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.255 r  M_out_q[8]_i_22/O
                         net (fo=3, routed)           0.619     9.875    alu/multiplier/adderarray/M_adderarray_b[40]
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.999 r  M_out_q[8]_i_17/O
                         net (fo=4, routed)           0.804    10.802    alu/multiplier/adderarray/M_adderarray_b[56]
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124    10.926 r  M_out_q[9]_i_18/O
                         net (fo=3, routed)           0.723    11.649    alu/multiplier/adderarray/M_adderarray_b[73]
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.124    11.773 r  M_out_q[11]_i_26/O
                         net (fo=4, routed)           0.589    12.362    alu/multiplier/adderarray/adderarray_gen_0[4].adderarray/M_fa_ci[10]
    SLICE_X61Y94         LUT4 (Prop_lut4_I3_O)        0.124    12.486 r  M_out_q[11]_i_23/O
                         net (fo=4, routed)           0.609    13.095    alu/multiplier/adderarray/M_adderarray_b[90]
    SLICE_X61Y93         LUT6 (Prop_lut6_I3_O)        0.124    13.219 r  M_out_q[11]_i_15/O
                         net (fo=8, routed)           0.673    13.892    alu/multiplier/adderarray/M_adderarray_b[107]
    SLICE_X59Y93         LUT6 (Prop_lut6_I2_O)        0.124    14.016 r  M_out_q[11]_i_10/O
                         net (fo=2, routed)           0.496    14.512    alu/multiplier/adderarray/M_adderarray_b[155]
    SLICE_X59Y94         LUT5 (Prop_lut5_I0_O)        0.124    14.636 r  M_out_q[11]_i_4/O
                         net (fo=1, routed)           0.659    15.295    alu/multiplier/adderarray/M_adderarray_b[171]
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124    15.419 r  M_out_q[11]_i_1/O
                         net (fo=2, routed)           0.732    16.151    M_alu_out[11]
    SLICE_X57Y88         LUT4 (Prop_lut4_I2_O)        0.124    16.275 r  io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.121    18.396    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    21.955 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    21.955    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.596ns  (logic 5.370ns (34.431%)  route 10.226ns (65.569%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.607     8.396    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.520 r  M_out_q[6]_i_13/O
                         net (fo=3, routed)           0.620     9.140    alu/multiplier/adderarray/M_adderarray_b[38]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  M_out_q[6]_i_10/O
                         net (fo=6, routed)           0.603     9.867    alu/multiplier/adderarray/M_adderarray_b[54]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  M_out_q[7]_i_10/O
                         net (fo=6, routed)           0.828    10.820    alu/multiplier/adderarray/adderarray_gen_0[4].adderarray/M_fa_ci[7]
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.944 r  M_out_q[8]_i_12/O
                         net (fo=4, routed)           0.734    11.678    M_out_q[8]_i_12_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124    11.802 r  M_out_q[9]_i_10/O
                         net (fo=4, routed)           0.702    12.504    alu/multiplier/adderarray/adderarray_gen_0[6].adderarray/M_fa_ci[9]
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.628 r  M_out_q[10]_i_9/O
                         net (fo=4, routed)           0.626    13.254    alu/multiplier/adderarray/adderarray_gen_0[7].adderarray/M_fa_ci[10]
    SLICE_X58Y92         LUT6 (Prop_lut6_I0_O)        0.124    13.378 r  M_out_q[10]_i_4/O
                         net (fo=3, routed)           0.561    13.939    alu/multiplier/adderarray/M_adderarray_b[154]
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.063 r  M_out_q[10]_i_1/O
                         net (fo=2, routed)           1.091    15.154    M_alu_out[10]
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.124    15.278 r  io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.975    17.253    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    20.803 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.803    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.764ns  (logic 5.490ns (37.182%)  route 9.275ns (62.818%))
  Logic Levels:           13  (LUT4=3 LUT5=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  M_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_b_q_reg[1]_replica/Q
                         net (fo=15, routed)          1.640     7.304    M_b_q[1]_repN
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.428 r  M_out_q[5]_i_14/O
                         net (fo=3, routed)           0.318     7.746    alu/adder/rca/M_fa_ci[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.870 r  M_out_q[5]_i_9/O
                         net (fo=3, routed)           0.526     8.397    alu/adder/rca/M_fa_ci[4]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.521 r  M_out_q[7]_i_9/O
                         net (fo=3, routed)           0.513     9.034    alu/adder/rca/M_fa_ci[6]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  M_out_q[9]_i_9/O
                         net (fo=3, routed)           0.326     9.484    alu/adder/rca/M_fa_ci[8]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.608 r  M_out_q[11]_i_9/O
                         net (fo=3, routed)           0.310     9.918    alu/adder/rca/M_fa_ci[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  M_out_q[13]_i_9/O
                         net (fo=3, routed)           0.462    10.503    alu/adder/rca/M_fa_ci[12]
    SLICE_X55Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  io_led_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.693    11.320    alu/adder/rca/M_fa_ci[14]
    SLICE_X55Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.444 f  M_out_q[14]_i_3/O
                         net (fo=2, routed)           0.678    12.122    alu/M_adder_out[14]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124    12.246 r  io_led_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.574    12.820    p_5_in[2]
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    12.944 r  io_led_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.518    13.462    io_led_OBUF[0]_inst_i_7_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.586 r  io_led_OBUF[0]_inst_i_3/O
                         net (fo=2, routed)           0.580    14.166    M_alu_out__0[0]
    SLICE_X54Y90         LUT4 (Prop_lut4_I2_O)        0.124    14.290 r  io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.136    16.427    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.972 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.972    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_alufn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.720ns  (logic 5.220ns (35.460%)  route 9.500ns (64.540%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.555     5.139    clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  M_alufn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  M_alufn_q_reg[0]/Q
                         net (fo=109, routed)         1.465     7.060    M_alufn_q_reg_n_0_[0]
    SLICE_X51Y93         LUT5 (Prop_lut5_I3_O)        0.152     7.212 r  io_led_OBUF[4]_inst_i_19/O
                         net (fo=6, routed)           0.628     7.840    io_led_OBUF[4]_inst_i_19_n_0
    SLICE_X50Y95         LUT3 (Prop_lut3_I1_O)        0.326     8.166 r  io_led_OBUF[4]_inst_i_36/O
                         net (fo=16, routed)          0.885     9.050    io_led_OBUF[4]_inst_i_36_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  io_led_OBUF[4]_inst_i_27/O
                         net (fo=3, routed)           1.228    10.402    alu/rotator/rotator/M_mux_2_4_out[6]
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.526 r  M_out_q[9]_i_16/O
                         net (fo=3, routed)           0.693    11.219    alu/rotator/rotator/M_mux_2_2_out[8]
    SLICE_X48Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.343 r  M_out_q[7]_i_6/O
                         net (fo=1, routed)           0.582    11.925    alu/rotator/rotator/M_mux_2_1_out[7]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124    12.049 r  M_out_q[7]_i_2/O
                         net (fo=1, routed)           1.013    13.062    M_out_q[7]_i_2_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I0_O)        0.124    13.186 r  M_out_q[7]_i_1/O
                         net (fo=2, routed)           0.299    13.485    M_alu_out[7]
    SLICE_X55Y88         LUT4 (Prop_lut4_I2_O)        0.124    13.609 r  io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.708    16.317    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    19.859 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.859    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_b_q_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.597ns  (logic 5.217ns (35.744%)  route 9.379ns (64.256%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.624     5.208    clk_IBUF_BUFG
    SLICE_X65Y90         FDRE                                         r  M_b_q_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y90         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  M_b_q_reg[1]_replica/Q
                         net (fo=15, routed)          1.640     7.304    M_b_q[1]_repN
    SLICE_X55Y93         LUT5 (Prop_lut5_I0_O)        0.124     7.428 r  M_out_q[5]_i_14/O
                         net (fo=3, routed)           0.318     7.746    alu/adder/rca/M_fa_ci[2]
    SLICE_X54Y95         LUT6 (Prop_lut6_I3_O)        0.124     7.870 r  M_out_q[5]_i_9/O
                         net (fo=3, routed)           0.526     8.397    alu/adder/rca/M_fa_ci[4]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     8.521 r  M_out_q[7]_i_9/O
                         net (fo=3, routed)           0.513     9.034    alu/adder/rca/M_fa_ci[6]
    SLICE_X54Y94         LUT6 (Prop_lut6_I3_O)        0.124     9.158 r  M_out_q[9]_i_9/O
                         net (fo=3, routed)           0.326     9.484    alu/adder/rca/M_fa_ci[8]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124     9.608 r  M_out_q[11]_i_9/O
                         net (fo=3, routed)           0.310     9.918    alu/adder/rca/M_fa_ci[10]
    SLICE_X54Y93         LUT6 (Prop_lut6_I3_O)        0.124    10.042 r  M_out_q[13]_i_9/O
                         net (fo=3, routed)           0.462    10.503    alu/adder/rca/M_fa_ci[12]
    SLICE_X55Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.627 r  io_led_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.693    11.320    alu/adder/rca/M_fa_ci[14]
    SLICE_X55Y91         LUT4 (Prop_lut4_I3_O)        0.124    11.444 f  M_out_q[14]_i_3/O
                         net (fo=2, routed)           0.678    12.122    alu/M_adder_out[14]
    SLICE_X54Y91         LUT4 (Prop_lut4_I0_O)        0.124    12.246 r  io_led_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.958    13.204    p_5_in[2]
    SLICE_X54Y87         LUT6 (Prop_lut6_I5_O)        0.124    13.328 r  io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.955    16.283    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    19.805 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    19.805    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 M_a_q_reg[4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.589ns  (logic 5.245ns (35.953%)  route 9.344ns (64.047%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.623     5.207    clk_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  M_a_q_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  M_a_q_reg[4]_replica/Q
                         net (fo=10, routed)          0.867     6.530    M_a_q[4]_repN
    SLICE_X60Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.654 r  M_out_q[5]_i_21/O
                         net (fo=2, routed)           1.011     7.665    alu/multiplier/adderarray/M_adderarray_b[4]
    SLICE_X63Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.789 r  M_out_q[6]_i_18/O
                         net (fo=2, routed)           0.607     8.396    alu/multiplier/adderarray/adderarray_gen_0[1].adderarray/M_fa_ci[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124     8.520 r  M_out_q[6]_i_13/O
                         net (fo=3, routed)           0.620     9.140    alu/multiplier/adderarray/M_adderarray_b[38]
    SLICE_X60Y87         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  M_out_q[6]_i_10/O
                         net (fo=6, routed)           0.603     9.867    alu/multiplier/adderarray/M_adderarray_b[54]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.991 r  M_out_q[7]_i_10/O
                         net (fo=6, routed)           0.828    10.820    alu/multiplier/adderarray/adderarray_gen_0[4].adderarray/M_fa_ci[7]
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.944 r  M_out_q[8]_i_12/O
                         net (fo=4, routed)           0.734    11.678    M_out_q[8]_i_12_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I3_O)        0.124    11.802 r  M_out_q[9]_i_10/O
                         net (fo=4, routed)           0.679    12.481    alu/multiplier/adderarray/adderarray_gen_0[6].adderarray/M_fa_ci[9]
    SLICE_X59Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.605 r  M_out_q[9]_i_4/O
                         net (fo=1, routed)           0.521    13.126    alu/multiplier/adderarray/M_adderarray_b[137]
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.250 r  M_out_q[9]_i_1/O
                         net (fo=2, routed)           0.447    13.697    M_alu_out[9]
    SLICE_X57Y87         LUT4 (Prop_lut4_I2_O)        0.124    13.821 r  io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.426    16.247    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    19.796 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    19.796    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/M_address_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.141ns (36.133%)  route 0.249ns (63.867%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.249     1.921    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X59Y84         FDRE                                         r  autotester/M_address_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/M_address_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.254     1.925    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/M_address_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.254     1.925    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/M_address_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.254     1.925    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/M_address_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.254     1.925    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/M_address_q_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.141ns (35.734%)  route 0.254ns (64.266%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.254     1.925    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X58Y84         FDRE                                         r  autotester/M_address_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_state_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.141ns (28.870%)  route 0.347ns (71.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.347     2.019    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X56Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_state_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.141ns (28.870%)  route 0.347ns (71.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.347     2.019    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X56Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_state_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.141ns (28.870%)  route 0.347ns (71.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.347     2.019    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X57Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_state_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.141ns (28.870%)  route 0.347ns (71.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.587     1.531    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=87, routed)          0.347     2.019    autotester/FSM_sequential_M_state_q_reg[5]_0[0]
    SLICE_X57Y82         FDRE                                         r  autotester/FSM_sequential_M_state_q_reg[3]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_b_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.441ns  (logic 1.688ns (22.685%)  route 5.753ns (77.315%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           5.084     6.620    autotester/io_dip_IBUF[14]
    SLICE_X55Y86         LUT3 (Prop_lut3_I2_O)        0.152     6.772 r  autotester/M_b_q[14]_i_1/O
                         net (fo=1, routed)           0.669     7.441    M_b_d__0[14]
    SLICE_X55Y91         FDRE                                         r  M_b_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.441     4.845    clk_IBUF_BUFG
    SLICE_X55Y91         FDRE                                         r  M_b_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            M_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.409ns  (logic 1.684ns (22.733%)  route 5.725ns (77.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           5.247     6.782    autotester/io_dip_IBUF[15]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.150     6.932 r  autotester/M_b_q[15]_i_2/O
                         net (fo=1, routed)           0.478     7.409    M_b_d__0[15]
    SLICE_X54Y88         FDRE                                         r  M_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.439     4.843    clk_IBUF_BUFG
    SLICE_X54Y88         FDRE                                         r  M_b_q_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.243ns  (logic 1.634ns (22.557%)  route 5.609ns (77.443%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.824     6.334    reset_cond/rst_n_IBUF
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.458 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.785     7.243    reset_cond/M_reset_cond_in
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.501     4.905    reset_cond/clk
    SLICE_X58Y83         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.187ns  (logic 1.634ns (22.735%)  route 5.553ns (77.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.824     6.334    reset_cond/rst_n_IBUF
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.458 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729     7.187    reset_cond/M_reset_cond_in
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496     4.900    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.187ns  (logic 1.634ns (22.735%)  route 5.553ns (77.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.824     6.334    reset_cond/rst_n_IBUF
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.458 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729     7.187    reset_cond/M_reset_cond_in
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496     4.900    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.187ns  (logic 1.634ns (22.735%)  route 5.553ns (77.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.824     6.334    reset_cond/rst_n_IBUF
    SLICE_X58Y69         LUT1 (Prop_lut1_I0_O)        0.124     6.458 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.729     7.187    reset_cond/M_reset_cond_in
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.496     4.900    reset_cond/clk
    SLICE_X58Y78         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            M_a_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.906ns  (logic 1.658ns (24.014%)  route 5.247ns (75.986%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=2, routed)           5.247     6.782    autotester/io_dip_IBUF[15]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.124     6.906 r  autotester/M_a_q[15]_i_2/O
                         net (fo=1, routed)           0.000     6.906    M_a_d__0[15]
    SLICE_X54Y87         FDRE                                         r  M_a_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.438     4.842    clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  M_a_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_a_q_reg[2]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.830ns  (logic 1.588ns (23.246%)  route 5.242ns (76.754%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          4.016     5.480    autotester/io_dip_IBUF[22]
    SLICE_X63Y89         LUT3 (Prop_lut3_I1_O)        0.124     5.604 r  autotester/M_a_q[2]_i_1/O
                         net (fo=5, routed)           1.226     6.830    M_a_d__0[2]
    SLICE_X61Y90         FDRE                                         r  M_a_q_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.506     4.910    clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  M_a_q_reg[2]_replica/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            M_b_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.751ns  (logic 1.588ns (23.517%)  route 5.163ns (76.483%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  io_dip_IBUF[23]_inst/O
                         net (fo=73, routed)          3.473     4.936    io_dip_IBUF[23]
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     5.060 r  M_b_q[15]_i_1/O
                         net (fo=17, routed)          1.691     6.751    M_b_q[15]_i_1_n_0
    SLICE_X63Y87         FDRE                                         r  M_b_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.505     4.909    clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  M_b_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            M_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.744ns  (logic 1.660ns (24.616%)  route 5.084ns (75.384%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=2, routed)           5.084     6.620    autotester/io_dip_IBUF[14]
    SLICE_X55Y86         LUT3 (Prop_lut3_I2_O)        0.124     6.744 r  autotester/M_a_q[14]_i_1/O
                         net (fo=1, routed)           0.000     6.744    M_a_d__0[14]
    SLICE_X55Y86         FDRE                                         r  M_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.437     4.841    clk_IBUF_BUFG
    SLICE_X55Y86         FDRE                                         r  M_a_q_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/M_address_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_ans_q_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.128ns (25.824%)  route 0.368ns (74.176%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[5]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  autotester/M_address_q_reg[5]/Q
                         net (fo=36, routed)          0.368     0.496    M_address_q[5]
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.875     2.065    clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/CLKARDCLK

Slack:                    inf
  Source:                 autotester/M_address_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_ans_q_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.252%)  route 0.417ns (74.748%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[4]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[4]/Q
                         net (fo=37, routed)          0.417     0.558    M_address_q[4]
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.875     2.065    clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/CLKARDCLK

Slack:                    inf
  Source:                 autotester/M_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_ans_q_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.141ns (21.169%)  route 0.525ns (78.831%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[0]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[0]/Q
                         net (fo=41, routed)          0.525     0.666    M_address_q[0]
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.875     2.065    clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/CLKARDCLK

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            M_a_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.287ns (41.811%)  route 0.399ns (58.189%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=2, routed)           0.399     0.641    autotester/io_dip_IBUF[0]
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.045     0.686 r  autotester/M_a_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.686    M_a_d__0[0]
    SLICE_X62Y91         FDRE                                         r  M_a_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.862     2.052    clk_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  M_a_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            M_a_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.284ns (39.223%)  route 0.440ns (60.777%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=2, routed)           0.440     0.679    autotester/io_dip_IBUF[1]
    SLICE_X62Y90         LUT3 (Prop_lut3_I2_O)        0.045     0.724 r  autotester/M_a_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.724    M_a_d__0[1]
    SLICE_X62Y90         FDRE                                         r  M_a_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.862     2.052    clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  M_a_q_reg[1]/C

Slack:                    inf
  Source:                 autotester/M_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_ans_q_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.141ns (19.469%)  route 0.583ns (80.531%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[1]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[1]/Q
                         net (fo=40, routed)          0.583     0.724    M_address_q[1]
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.875     2.065    clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/CLKARDCLK

Slack:                    inf
  Source:                 autotester/M_address_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.272ns (37.370%)  route 0.456ns (62.630%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[5]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  autotester/M_address_q_reg[5]/Q
                         net (fo=36, routed)          0.286     0.414    autotester/Q[5]
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.099     0.513 r  autotester/g0_b5/O
                         net (fo=1, routed)           0.169     0.683    autotester/g0_b5_n_0
    SLICE_X61Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.728 r  autotester/M_a_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.728    M_a_d__0[5]
    SLICE_X61Y89         FDRE                                         r  M_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.860     2.049    clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  M_a_q_reg[5]/C

Slack:                    inf
  Source:                 autotester/M_address_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_ans_q_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.233%)  route 0.592ns (80.767%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[3]/C
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[3]/Q
                         net (fo=38, routed)          0.592     0.733    M_address_q[3]
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.875     2.065    clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/CLKARDCLK

Slack:                    inf
  Source:                 autotester/M_address_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_alufn_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.231ns (31.240%)  route 0.508ns (68.760%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[0]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/M_address_q_reg[0]/Q
                         net (fo=41, routed)          0.368     0.509    autotester/Q[0]
    SLICE_X54Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.554 r  autotester/g0_b4__1/O
                         net (fo=1, routed)           0.140     0.694    autotester/M_autotester_alu_alufn[4]
    SLICE_X54Y85         LUT3 (Prop_lut3_I0_O)        0.045     0.739 r  autotester/M_alufn_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.739    M_alufn_d[4]
    SLICE_X54Y85         FDRE                                         r  M_alufn_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.829     2.019    clk_IBUF_BUFG
    SLICE_X54Y85         FDRE                                         r  M_alufn_q_reg[4]/C

Slack:                    inf
  Source:                 autotester/M_address_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            M_ans_q_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.128ns (16.919%)  route 0.629ns (83.081%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE                         0.000     0.000 r  autotester/M_address_q_reg[2]/C
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  autotester/M_address_q_reg[2]/Q
                         net (fo=39, routed)          0.629     0.757    M_address_q[2]
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.875     2.065    clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  M_ans_q_reg/CLKARDCLK





