================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Feb 01 20:17:04 EST 2026
    * Version:         2025.1 (Build 6214317 on Sep 11 2025)
    * Project:         project_1
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-1-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2089
FF:               2784
DSP:              1
BRAM:             67
URAM:             0
SRL:              223


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 6.637       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                               | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                               | 2089 | 2784 | 1   | 67   |      |     |        |      |         |          |        |
|   (inst)                           | 105  | 614  |     |      |      |     |        |      |         |          |        |
|   A_1_U                            | 101  |      |     | 22   |      |     |        |      |         |          |        |
|   A_m_axi_U                        | 532  | 741  |     | 1    |      |     |        |      |         |          |        |
|   C_1_U                            |      |      |     |      |      |     |        |      |         |          |        |
|   C_m_axi_U                        | 756  | 998  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                  | 178  | 181  |     |      |      |     |        |      |         |          |        |
|   mul_24s_17s_41_1_1_U2            | 59   |      | 1   |      |      |     |        |      |         |          |        |
|   sdiv_38ns_24s_38_42_seq_1_U1     | 226  | 250  |     |      |      |     |        |      |         |          |        |
|     (sdiv_38ns_24s_38_42_seq_1_U1) | 29   | 87   |     |      |      |     |        |      |         |          |        |
|   tmp_U                            | 98   |      |     | 22   |      |     |        |      |         |          |        |
+------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.96%  | OK     |
| FD                                                        | 50%       | 1.97%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.77%  | OK     |
| CARRY8                                                    | 25%       | 1.08%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.28%  | OK     |
| RAMB/FIFO                                                 | 80%       | 15.51% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 7.89%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 112    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.56   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                 | ENDPOINT PIN                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                |                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.363 | tmp_U/ram_reg_bram_0/CLKARDCLK | select_ln56_3_reg_1580_reg[11]/D |           19 |         23 |          6.574 |          5.114 |        1.460 |
| Path2 | 3.363 | tmp_U/ram_reg_bram_0/CLKARDCLK | select_ln56_3_reg_1580_reg[13]/D |           19 |         23 |          6.574 |          5.114 |        1.460 |
| Path3 | 3.363 | tmp_U/ram_reg_bram_0/CLKARDCLK | select_ln56_3_reg_1580_reg[15]/D |           19 |         23 |          6.574 |          5.114 |        1.460 |
| Path4 | 3.363 | tmp_U/ram_reg_bram_0/CLKARDCLK | select_ln56_3_reg_1580_reg[17]/D |           19 |         23 |          6.574 |          5.114 |        1.460 |
| Path5 | 3.363 | tmp_U/ram_reg_bram_0/CLKARDCLK | select_ln56_3_reg_1580_reg[19]/D |           19 |         23 |          6.574 |          5.114 |        1.460 |
+-------+-------+--------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------+------------------------+
    | Path1 Cells                                              | Primitive Type         |
    +----------------------------------------------------------+------------------------+
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[11]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[13]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[13]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[15]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[15]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[17]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[17]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[19]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[19]                           | REGISTER.SDR.FDSE      |
    +----------------------------------------------------------+------------------------+

    +----------------------------------------------------------+------------------------+
    | Path2 Cells                                              | Primitive Type         |
    +----------------------------------------------------------+------------------------+
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[11]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[13]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[13]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[15]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[15]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[17]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[17]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[19]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[19]                           | REGISTER.SDR.FDSE      |
    +----------------------------------------------------------+------------------------+

    +----------------------------------------------------------+------------------------+
    | Path3 Cells                                              | Primitive Type         |
    +----------------------------------------------------------+------------------------+
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[11]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[13]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[13]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[15]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[15]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[17]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[17]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[19]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[19]                           | REGISTER.SDR.FDSE      |
    +----------------------------------------------------------+------------------------+

    +----------------------------------------------------------+------------------------+
    | Path4 Cells                                              | Primitive Type         |
    +----------------------------------------------------------+------------------------+
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[11]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[13]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[13]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[15]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[15]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[17]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[17]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[19]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[19]                           | REGISTER.SDR.FDSE      |
    +----------------------------------------------------------+------------------------+

    +----------------------------------------------------------+------------------------+
    | Path5 Cells                                              | Primitive Type         |
    +----------------------------------------------------------+------------------------+
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[11]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[11]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[13]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[13]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[15]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[15]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[17]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[17]                           | REGISTER.SDR.FDSE      |
    | tmp_U/ram_reg_bram_0                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_1                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_2                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_3                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_4                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_5                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_6                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | tmp_U/ram_reg_bram_7                                     | BLOCKRAM.BRAM.RAMB36E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_A_B_DATA_INST      | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_PREADD_DATA_INST   | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_MULTIPLIER_INST    | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_M_DATA_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_ALU_INST           | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/tmp_product/DSP_OUTPUT_INST        | ARITHMETIC.DSP.DSP48E2 |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[7]_i_3      | CLB.LUT.LUT2           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[7]_i_2  | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[15]_i_2 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580_reg[23]_i_3 | CLB.CARRY.CARRY8       |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[22]_i_2     | CLB.LUT.LUT6           |
    | mul_24s_17s_41_1_1_U2/select_ln56_3_reg_1580[19]_i_1     | CLB.LUT.LUT2           |
    | select_ln56_3_reg_1580_reg[19]                           | REGISTER.SDR.FDSE      |
    +----------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/top_kernel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/top_kernel_failfast_synth.rpt                 |
| power                    | impl/verilog/report/top_kernel_power_synth.rpt                    |
| timing                   | impl/verilog/report/top_kernel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/top_kernel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/top_kernel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/top_kernel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


