#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Dec 12 00:02:36 2020
# Process ID: 4544
# Current directory: /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_1_0_synth_1
# Command line: vivado -log ultra96v2_oob_PWM_w_Int_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ultra96v2_oob_PWM_w_Int_1_0.tcl
# Log file: /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_1_0_synth_1/ultra96v2_oob_PWM_w_Int_1_0.vds
# Journal file: /home/sho/work/vivado/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2018_3/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source ultra96v2_oob_PWM_w_Int_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sho/work/vivado/avnet/hdl/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP ultra96v2_oob_PWM_w_Int_1_0, cache-ID = a89e855ad8939e74.
INFO: [Common 17-206] Exiting Vivado at Sat Dec 12 00:02:46 2020...
