
KRP_CentralMicon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009604  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000340  080097d8  080097d8  000197d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000108  08009b18  08009b18  00019b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000190  08009c20  08009c20  00019c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08009db0  08009db0  00019db0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08009db4  08009db4  00019db4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  08009db8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000378  2000067c  0800a434  0002067c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200009f4  0800a434  000209f4  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00021905  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004a1e  00000000  00000000  00041fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000fbc5  00000000  00000000  000469cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001058  00000000  00000000  00056598  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002270  00000000  00000000  000575f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000bb0a  00000000  00000000  00059860  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00006814  00000000  00000000  0006536a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0006bb7e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004dfc  00000000  00000000  0006bbfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000067c 	.word	0x2000067c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080097bc 	.word	0x080097bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000680 	.word	0x20000680
 800020c:	080097bc 	.word	0x080097bc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f001 b8f6 	b.w	8001de4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460d      	mov	r5, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9e08      	ldr	r6, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d151      	bne.n	8000cc4 <__udivmoddi4+0xb4>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96d      	bls.n	8000d02 <__udivmoddi4+0xf2>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0c20 	rsb	ip, lr, #32
 8000c34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c4c:	0c25      	lsrs	r5, r4, #16
 8000c4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c52:	fa1f f987 	uxth.w	r9, r7
 8000c56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c5e:	fb08 f309 	mul.w	r3, r8, r9
 8000c62:	42ab      	cmp	r3, r5
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x6c>
 8000c66:	19ed      	adds	r5, r5, r7
 8000c68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c6c:	f080 8123 	bcs.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c70:	42ab      	cmp	r3, r5
 8000c72:	f240 8120 	bls.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c76:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	1aed      	subs	r5, r5, r3
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c8c:	fb00 f909 	mul.w	r9, r0, r9
 8000c90:	45a1      	cmp	r9, r4
 8000c92:	d909      	bls.n	8000ca8 <__udivmoddi4+0x98>
 8000c94:	19e4      	adds	r4, r4, r7
 8000c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9a:	f080 810a 	bcs.w	8000eb2 <__udivmoddi4+0x2a2>
 8000c9e:	45a1      	cmp	r9, r4
 8000ca0:	f240 8107 	bls.w	8000eb2 <__udivmoddi4+0x2a2>
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	443c      	add	r4, r7
 8000ca8:	eba4 0409 	sub.w	r4, r4, r9
 8000cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d061      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cba:	2300      	movs	r3, #0
 8000cbc:	6034      	str	r4, [r6, #0]
 8000cbe:	6073      	str	r3, [r6, #4]
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0xc8>
 8000cc8:	2e00      	cmp	r6, #0
 8000cca:	d054      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000ccc:	2100      	movs	r1, #0
 8000cce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd8:	fab3 f183 	clz	r1, r3
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	f040 808e 	bne.w	8000dfe <__udivmoddi4+0x1ee>
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xdc>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80fa 	bhi.w	8000ee0 <__udivmoddi4+0x2d0>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb65 0503 	sbc.w	r5, r5, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	46ac      	mov	ip, r5
 8000cf6:	2e00      	cmp	r6, #0
 8000cf8:	d03f      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	b912      	cbnz	r2, 8000d0a <__udivmoddi4+0xfa>
 8000d04:	2701      	movs	r7, #1
 8000d06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d0a:	fab7 fe87 	clz	lr, r7
 8000d0e:	f1be 0f00 	cmp.w	lr, #0
 8000d12:	d134      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d14:	1beb      	subs	r3, r5, r7
 8000d16:	0c3a      	lsrs	r2, r7, #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d22:	0c25      	lsrs	r5, r4, #16
 8000d24:	fb02 3318 	mls	r3, r2, r8, r3
 8000d28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d2c:	fb0c f308 	mul.w	r3, ip, r8
 8000d30:	42ab      	cmp	r3, r5
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19ed      	adds	r5, r5, r7
 8000d36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	f200 80d1 	bhi.w	8000ee4 <__udivmoddi4+0x2d4>
 8000d42:	4680      	mov	r8, r0
 8000d44:	1aed      	subs	r5, r5, r3
 8000d46:	b2a3      	uxth	r3, r4
 8000d48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d54:	fb0c fc00 	mul.w	ip, ip, r0
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	eba4 040c 	sub.w	r4, r4, ip
 8000d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d74:	e79d      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000d76:	4631      	mov	r1, r6
 8000d78:	4630      	mov	r0, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0420 	rsb	r4, lr, #32
 8000d82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d8e:	0c3a      	lsrs	r2, r7, #16
 8000d90:	fa25 f404 	lsr.w	r4, r5, r4
 8000d94:	ea48 0803 	orr.w	r8, r8, r3
 8000d98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000da0:	fb02 4411 	mls	r4, r2, r1, r4
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dac:	fb01 f30c 	mul.w	r3, r1, ip
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d909      	bls.n	8000dcc <__udivmoddi4+0x1bc>
 8000db8:	19ed      	adds	r5, r5, r7
 8000dba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dbe:	f080 808a 	bcs.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	f240 8087 	bls.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc8:	3902      	subs	r1, #2
 8000dca:	443d      	add	r5, r7
 8000dcc:	1aeb      	subs	r3, r5, r3
 8000dce:	fa1f f588 	uxth.w	r5, r8
 8000dd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dd6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dde:	fb00 f30c 	mul.w	r3, r0, ip
 8000de2:	42ab      	cmp	r3, r5
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1e6>
 8000de6:	19ed      	adds	r5, r5, r7
 8000de8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dec:	d26f      	bcs.n	8000ece <__udivmoddi4+0x2be>
 8000dee:	42ab      	cmp	r3, r5
 8000df0:	d96d      	bls.n	8000ece <__udivmoddi4+0x2be>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443d      	add	r5, r7
 8000df6:	1aeb      	subs	r3, r5, r3
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	e78f      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000dfe:	f1c1 0720 	rsb	r7, r1, #32
 8000e02:	fa22 f807 	lsr.w	r8, r2, r7
 8000e06:	408b      	lsls	r3, r1
 8000e08:	fa05 f401 	lsl.w	r4, r5, r1
 8000e0c:	ea48 0303 	orr.w	r3, r8, r3
 8000e10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e2a:	fa1f f883 	uxth.w	r8, r3
 8000e2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e32:	fb09 f408 	mul.w	r4, r9, r8
 8000e36:	42ac      	cmp	r4, r5
 8000e38:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x244>
 8000e42:	18ed      	adds	r5, r5, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	d243      	bcs.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4a:	42ac      	cmp	r4, r5
 8000e4c:	d941      	bls.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e52:	441d      	add	r5, r3
 8000e54:	1b2d      	subs	r5, r5, r4
 8000e56:	fa1f fe8e 	uxth.w	lr, lr
 8000e5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e66:	fb00 f808 	mul.w	r8, r0, r8
 8000e6a:	45a0      	cmp	r8, r4
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x26e>
 8000e6e:	18e4      	adds	r4, r4, r3
 8000e70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e74:	d229      	bcs.n	8000eca <__udivmoddi4+0x2ba>
 8000e76:	45a0      	cmp	r8, r4
 8000e78:	d927      	bls.n	8000eca <__udivmoddi4+0x2ba>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	441c      	add	r4, r3
 8000e7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e82:	eba4 0408 	sub.w	r4, r4, r8
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	454c      	cmp	r4, r9
 8000e8c:	46c6      	mov	lr, r8
 8000e8e:	464d      	mov	r5, r9
 8000e90:	d315      	bcc.n	8000ebe <__udivmoddi4+0x2ae>
 8000e92:	d012      	beq.n	8000eba <__udivmoddi4+0x2aa>
 8000e94:	b156      	cbz	r6, 8000eac <__udivmoddi4+0x29c>
 8000e96:	ebba 030e 	subs.w	r3, sl, lr
 8000e9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea2:	40cb      	lsrs	r3, r1
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	40cc      	lsrs	r4, r1
 8000ea8:	6037      	str	r7, [r6, #0]
 8000eaa:	6074      	str	r4, [r6, #4]
 8000eac:	2100      	movs	r1, #0
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	e6f8      	b.n	8000ca8 <__udivmoddi4+0x98>
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	e6e0      	b.n	8000c7c <__udivmoddi4+0x6c>
 8000eba:	45c2      	cmp	sl, r8
 8000ebc:	d2ea      	bcs.n	8000e94 <__udivmoddi4+0x284>
 8000ebe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ec6:	3801      	subs	r0, #1
 8000ec8:	e7e4      	b.n	8000e94 <__udivmoddi4+0x284>
 8000eca:	4628      	mov	r0, r5
 8000ecc:	e7d7      	b.n	8000e7e <__udivmoddi4+0x26e>
 8000ece:	4640      	mov	r0, r8
 8000ed0:	e791      	b.n	8000df6 <__udivmoddi4+0x1e6>
 8000ed2:	4681      	mov	r9, r0
 8000ed4:	e7be      	b.n	8000e54 <__udivmoddi4+0x244>
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	e778      	b.n	8000dcc <__udivmoddi4+0x1bc>
 8000eda:	3802      	subs	r0, #2
 8000edc:	443c      	add	r4, r7
 8000ede:	e745      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	e708      	b.n	8000cf6 <__udivmoddi4+0xe6>
 8000ee4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee8:	443d      	add	r5, r7
 8000eea:	e72b      	b.n	8000d44 <__udivmoddi4+0x134>

08000eec <selfrel_offset31>:
 8000eec:	6803      	ldr	r3, [r0, #0]
 8000eee:	005a      	lsls	r2, r3, #1
 8000ef0:	bf4c      	ite	mi
 8000ef2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000ef6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000efa:	4418      	add	r0, r3
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <search_EIT_table>:
 8000f00:	b361      	cbz	r1, 8000f5c <search_EIT_table+0x5c>
 8000f02:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f06:	f101 3aff 	add.w	sl, r1, #4294967295
 8000f0a:	4690      	mov	r8, r2
 8000f0c:	4606      	mov	r6, r0
 8000f0e:	46d1      	mov	r9, sl
 8000f10:	2700      	movs	r7, #0
 8000f12:	eb07 0409 	add.w	r4, r7, r9
 8000f16:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000f1a:	1064      	asrs	r4, r4, #1
 8000f1c:	00e5      	lsls	r5, r4, #3
 8000f1e:	1971      	adds	r1, r6, r5
 8000f20:	4608      	mov	r0, r1
 8000f22:	f7ff ffe3 	bl	8000eec <selfrel_offset31>
 8000f26:	45a2      	cmp	sl, r4
 8000f28:	4683      	mov	fp, r0
 8000f2a:	f105 0008 	add.w	r0, r5, #8
 8000f2e:	4430      	add	r0, r6
 8000f30:	d009      	beq.n	8000f46 <search_EIT_table+0x46>
 8000f32:	f7ff ffdb 	bl	8000eec <selfrel_offset31>
 8000f36:	45c3      	cmp	fp, r8
 8000f38:	f100 30ff 	add.w	r0, r0, #4294967295
 8000f3c:	d805      	bhi.n	8000f4a <search_EIT_table+0x4a>
 8000f3e:	4540      	cmp	r0, r8
 8000f40:	d209      	bcs.n	8000f56 <search_EIT_table+0x56>
 8000f42:	1c67      	adds	r7, r4, #1
 8000f44:	e7e5      	b.n	8000f12 <search_EIT_table+0x12>
 8000f46:	45c3      	cmp	fp, r8
 8000f48:	d905      	bls.n	8000f56 <search_EIT_table+0x56>
 8000f4a:	42a7      	cmp	r7, r4
 8000f4c:	d002      	beq.n	8000f54 <search_EIT_table+0x54>
 8000f4e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f52:	e7de      	b.n	8000f12 <search_EIT_table+0x12>
 8000f54:	2100      	movs	r1, #0
 8000f56:	4608      	mov	r0, r1
 8000f58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f5c:	4608      	mov	r0, r1
 8000f5e:	4770      	bx	lr

08000f60 <__gnu_unwind_get_pr_addr>:
 8000f60:	2801      	cmp	r0, #1
 8000f62:	d007      	beq.n	8000f74 <__gnu_unwind_get_pr_addr+0x14>
 8000f64:	2802      	cmp	r0, #2
 8000f66:	d007      	beq.n	8000f78 <__gnu_unwind_get_pr_addr+0x18>
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	bf0c      	ite	eq
 8000f6e:	4618      	moveq	r0, r3
 8000f70:	2000      	movne	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <__gnu_unwind_get_pr_addr+0x20>)
 8000f76:	4770      	bx	lr
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <__gnu_unwind_get_pr_addr+0x24>)
 8000f7a:	4770      	bx	lr
 8000f7c:	08001665 	.word	0x08001665
 8000f80:	08001669 	.word	0x08001669
 8000f84:	0800166d 	.word	0x0800166d

08000f88 <get_eit_entry>:
 8000f88:	b530      	push	{r4, r5, lr}
 8000f8a:	4b24      	ldr	r3, [pc, #144]	; (800101c <get_eit_entry+0x94>)
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	4604      	mov	r4, r0
 8000f90:	1e8d      	subs	r5, r1, #2
 8000f92:	b37b      	cbz	r3, 8000ff4 <get_eit_entry+0x6c>
 8000f94:	a901      	add	r1, sp, #4
 8000f96:	4628      	mov	r0, r5
 8000f98:	f3af 8000 	nop.w
 8000f9c:	b320      	cbz	r0, 8000fe8 <get_eit_entry+0x60>
 8000f9e:	9901      	ldr	r1, [sp, #4]
 8000fa0:	462a      	mov	r2, r5
 8000fa2:	f7ff ffad 	bl	8000f00 <search_EIT_table>
 8000fa6:	4601      	mov	r1, r0
 8000fa8:	b1f0      	cbz	r0, 8000fe8 <get_eit_entry+0x60>
 8000faa:	f7ff ff9f 	bl	8000eec <selfrel_offset31>
 8000fae:	684b      	ldr	r3, [r1, #4]
 8000fb0:	64a0      	str	r0, [r4, #72]	; 0x48
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d012      	beq.n	8000fdc <get_eit_entry+0x54>
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f101 0004 	add.w	r0, r1, #4
 8000fbc:	db20      	blt.n	8001000 <get_eit_entry+0x78>
 8000fbe:	f7ff ff95 	bl	8000eec <selfrel_offset31>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc6:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc8:	6803      	ldr	r3, [r0, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	db1c      	blt.n	8001008 <get_eit_entry+0x80>
 8000fce:	f7ff ff8d 	bl	8000eec <selfrel_offset31>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	6120      	str	r0, [r4, #16]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	b003      	add	sp, #12
 8000fda:	bd30      	pop	{r4, r5, pc}
 8000fdc:	2300      	movs	r3, #0
 8000fde:	6123      	str	r3, [r4, #16]
 8000fe0:	2305      	movs	r3, #5
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd30      	pop	{r4, r5, pc}
 8000fe8:	2300      	movs	r3, #0
 8000fea:	6123      	str	r3, [r4, #16]
 8000fec:	2309      	movs	r3, #9
 8000fee:	4618      	mov	r0, r3
 8000ff0:	b003      	add	sp, #12
 8000ff2:	bd30      	pop	{r4, r5, pc}
 8000ff4:	490a      	ldr	r1, [pc, #40]	; (8001020 <get_eit_entry+0x98>)
 8000ff6:	480b      	ldr	r0, [pc, #44]	; (8001024 <get_eit_entry+0x9c>)
 8000ff8:	1a09      	subs	r1, r1, r0
 8000ffa:	10c9      	asrs	r1, r1, #3
 8000ffc:	9101      	str	r1, [sp, #4]
 8000ffe:	e7cf      	b.n	8000fa0 <get_eit_entry+0x18>
 8001000:	2301      	movs	r3, #1
 8001002:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001004:	6523      	str	r3, [r4, #80]	; 0x50
 8001006:	e7df      	b.n	8000fc8 <get_eit_entry+0x40>
 8001008:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800100c:	f7ff ffa8 	bl	8000f60 <__gnu_unwind_get_pr_addr>
 8001010:	2800      	cmp	r0, #0
 8001012:	6120      	str	r0, [r4, #16]
 8001014:	bf14      	ite	ne
 8001016:	2300      	movne	r3, #0
 8001018:	2309      	moveq	r3, #9
 800101a:	e7dc      	b.n	8000fd6 <get_eit_entry+0x4e>
 800101c:	00000000 	.word	0x00000000
 8001020:	08009db0 	.word	0x08009db0
 8001024:	08009c20 	.word	0x08009c20

08001028 <restore_non_core_regs>:
 8001028:	6803      	ldr	r3, [r0, #0]
 800102a:	07da      	lsls	r2, r3, #31
 800102c:	b510      	push	{r4, lr}
 800102e:	4604      	mov	r4, r0
 8001030:	d406      	bmi.n	8001040 <restore_non_core_regs+0x18>
 8001032:	079b      	lsls	r3, r3, #30
 8001034:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001038:	d509      	bpl.n	800104e <restore_non_core_regs+0x26>
 800103a:	f000 fc51 	bl	80018e0 <__gnu_Unwind_Restore_VFP_D>
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	0759      	lsls	r1, r3, #29
 8001042:	d509      	bpl.n	8001058 <restore_non_core_regs+0x30>
 8001044:	071a      	lsls	r2, r3, #28
 8001046:	d50e      	bpl.n	8001066 <restore_non_core_regs+0x3e>
 8001048:	06db      	lsls	r3, r3, #27
 800104a:	d513      	bpl.n	8001074 <restore_non_core_regs+0x4c>
 800104c:	bd10      	pop	{r4, pc}
 800104e:	f000 fc3f 	bl	80018d0 <__gnu_Unwind_Restore_VFP>
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	0759      	lsls	r1, r3, #29
 8001056:	d4f5      	bmi.n	8001044 <restore_non_core_regs+0x1c>
 8001058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800105c:	f000 fc48 	bl	80018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	071a      	lsls	r2, r3, #28
 8001064:	d4f0      	bmi.n	8001048 <restore_non_core_regs+0x20>
 8001066:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800106a:	f000 fc49 	bl	8001900 <__gnu_Unwind_Restore_WMMXD>
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	06db      	lsls	r3, r3, #27
 8001072:	d4eb      	bmi.n	800104c <restore_non_core_regs+0x24>
 8001074:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800107c:	f000 bc84 	b.w	8001988 <__gnu_Unwind_Restore_WMMXC>

08001080 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001080:	6803      	ldr	r3, [r0, #0]
 8001082:	b103      	cbz	r3, 8001086 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001084:	4403      	add	r3, r0
 8001086:	4618      	mov	r0, r3
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__gnu_unwind_24bit.isra.1>:
 800108c:	2009      	movs	r0, #9
 800108e:	4770      	bx	lr

08001090 <_Unwind_DebugHook>:
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <unwind_phase2>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4604      	mov	r4, r0
 8001098:	460d      	mov	r5, r1
 800109a:	e008      	b.n	80010ae <unwind_phase2+0x1a>
 800109c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800109e:	6163      	str	r3, [r4, #20]
 80010a0:	462a      	mov	r2, r5
 80010a2:	6923      	ldr	r3, [r4, #16]
 80010a4:	4621      	mov	r1, r4
 80010a6:	2001      	movs	r0, #1
 80010a8:	4798      	blx	r3
 80010aa:	2808      	cmp	r0, #8
 80010ac:	d108      	bne.n	80010c0 <unwind_phase2+0x2c>
 80010ae:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff ff69 	bl	8000f88 <get_eit_entry>
 80010b6:	4606      	mov	r6, r0
 80010b8:	2800      	cmp	r0, #0
 80010ba:	d0ef      	beq.n	800109c <unwind_phase2+0x8>
 80010bc:	f008 fb33 	bl	8009726 <abort>
 80010c0:	2807      	cmp	r0, #7
 80010c2:	d1fb      	bne.n	80010bc <unwind_phase2+0x28>
 80010c4:	4630      	mov	r0, r6
 80010c6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010c8:	f7ff ffe2 	bl	8001090 <_Unwind_DebugHook>
 80010cc:	1d28      	adds	r0, r5, #4
 80010ce:	f000 fbf3 	bl	80018b8 <__restore_core_regs>
 80010d2:	bf00      	nop

080010d4 <unwind_phase2_forced>:
 80010d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d8:	1d0c      	adds	r4, r1, #4
 80010da:	4605      	mov	r5, r0
 80010dc:	4692      	mov	sl, r2
 80010de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010e4:	ae03      	add	r6, sp, #12
 80010e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ea:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ee:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010f4:	ac02      	add	r4, sp, #8
 80010f6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010fa:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010fe:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8001102:	2300      	movs	r3, #0
 8001104:	4628      	mov	r0, r5
 8001106:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001108:	6023      	str	r3, [r4, #0]
 800110a:	f7ff ff3d 	bl	8000f88 <get_eit_entry>
 800110e:	f1ba 0f00 	cmp.w	sl, #0
 8001112:	4607      	mov	r7, r0
 8001114:	bf14      	ite	ne
 8001116:	260a      	movne	r6, #10
 8001118:	2609      	moveq	r6, #9
 800111a:	b17f      	cbz	r7, 800113c <unwind_phase2_forced+0x68>
 800111c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800111e:	f046 0110 	orr.w	r1, r6, #16
 8001122:	e88d 0210 	stmia.w	sp, {r4, r9}
 8001126:	462a      	mov	r2, r5
 8001128:	6463      	str	r3, [r4, #68]	; 0x44
 800112a:	2001      	movs	r0, #1
 800112c:	462b      	mov	r3, r5
 800112e:	47c0      	blx	r8
 8001130:	bb78      	cbnz	r0, 8001192 <unwind_phase2_forced+0xbe>
 8001132:	4638      	mov	r0, r7
 8001134:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800113e:	616b      	str	r3, [r5, #20]
 8001140:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001144:	4621      	mov	r1, r4
 8001146:	a87a      	add	r0, sp, #488	; 0x1e8
 8001148:	f007 fa76 	bl	8008638 <memcpy>
 800114c:	692b      	ldr	r3, [r5, #16]
 800114e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001150:	4629      	mov	r1, r5
 8001152:	4630      	mov	r0, r6
 8001154:	4798      	blx	r3
 8001156:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001158:	4682      	mov	sl, r0
 800115a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800115e:	4631      	mov	r1, r6
 8001160:	6463      	str	r3, [r4, #68]	; 0x44
 8001162:	462a      	mov	r2, r5
 8001164:	462b      	mov	r3, r5
 8001166:	2001      	movs	r0, #1
 8001168:	47c0      	blx	r8
 800116a:	b990      	cbnz	r0, 8001192 <unwind_phase2_forced+0xbe>
 800116c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001170:	a97a      	add	r1, sp, #488	; 0x1e8
 8001172:	4620      	mov	r0, r4
 8001174:	f007 fa60 	bl	8008638 <memcpy>
 8001178:	f1ba 0f08 	cmp.w	sl, #8
 800117c:	d106      	bne.n	800118c <unwind_phase2_forced+0xb8>
 800117e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001180:	4628      	mov	r0, r5
 8001182:	f7ff ff01 	bl	8000f88 <get_eit_entry>
 8001186:	2609      	movs	r6, #9
 8001188:	4607      	mov	r7, r0
 800118a:	e7c6      	b.n	800111a <unwind_phase2_forced+0x46>
 800118c:	f1ba 0f07 	cmp.w	sl, #7
 8001190:	d005      	beq.n	800119e <unwind_phase2_forced+0xca>
 8001192:	2709      	movs	r7, #9
 8001194:	4638      	mov	r0, r7
 8001196:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800119a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800119e:	4638      	mov	r0, r7
 80011a0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011a2:	f7ff ff75 	bl	8001090 <_Unwind_DebugHook>
 80011a6:	a803      	add	r0, sp, #12
 80011a8:	f000 fb86 	bl	80018b8 <__restore_core_regs>

080011ac <_Unwind_GetCFA>:
 80011ac:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80011ae:	4770      	bx	lr

080011b0 <__gnu_Unwind_RaiseException>:
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80011b4:	640b      	str	r3, [r1, #64]	; 0x40
 80011b6:	1d0e      	adds	r6, r1, #4
 80011b8:	460f      	mov	r7, r1
 80011ba:	4604      	mov	r4, r0
 80011bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011be:	b0f9      	sub	sp, #484	; 0x1e4
 80011c0:	ad01      	add	r5, sp, #4
 80011c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011cc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011d0:	f04f 36ff 	mov.w	r6, #4294967295
 80011d4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011d8:	9600      	str	r6, [sp, #0]
 80011da:	e006      	b.n	80011ea <__gnu_Unwind_RaiseException+0x3a>
 80011dc:	6923      	ldr	r3, [r4, #16]
 80011de:	466a      	mov	r2, sp
 80011e0:	4621      	mov	r1, r4
 80011e2:	4798      	blx	r3
 80011e4:	2808      	cmp	r0, #8
 80011e6:	4605      	mov	r5, r0
 80011e8:	d108      	bne.n	80011fc <__gnu_Unwind_RaiseException+0x4c>
 80011ea:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ec:	4620      	mov	r0, r4
 80011ee:	f7ff fecb 	bl	8000f88 <get_eit_entry>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d0f2      	beq.n	80011dc <__gnu_Unwind_RaiseException+0x2c>
 80011f6:	2009      	movs	r0, #9
 80011f8:	b079      	add	sp, #484	; 0x1e4
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fc:	4668      	mov	r0, sp
 80011fe:	f7ff ff13 	bl	8001028 <restore_non_core_regs>
 8001202:	2d06      	cmp	r5, #6
 8001204:	d1f7      	bne.n	80011f6 <__gnu_Unwind_RaiseException+0x46>
 8001206:	4639      	mov	r1, r7
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff ff43 	bl	8001094 <unwind_phase2>
 800120e:	bf00      	nop

08001210 <__gnu_Unwind_ForcedUnwind>:
 8001210:	b430      	push	{r4, r5}
 8001212:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001214:	60c1      	str	r1, [r0, #12]
 8001216:	6182      	str	r2, [r0, #24]
 8001218:	4619      	mov	r1, r3
 800121a:	641d      	str	r5, [r3, #64]	; 0x40
 800121c:	2200      	movs	r2, #0
 800121e:	bc30      	pop	{r4, r5}
 8001220:	e758      	b.n	80010d4 <unwind_phase2_forced>
 8001222:	bf00      	nop

08001224 <__gnu_Unwind_Resume>:
 8001224:	b570      	push	{r4, r5, r6, lr}
 8001226:	68c6      	ldr	r6, [r0, #12]
 8001228:	6943      	ldr	r3, [r0, #20]
 800122a:	640b      	str	r3, [r1, #64]	; 0x40
 800122c:	b126      	cbz	r6, 8001238 <__gnu_Unwind_Resume+0x14>
 800122e:	2201      	movs	r2, #1
 8001230:	f7ff ff50 	bl	80010d4 <unwind_phase2_forced>
 8001234:	f008 fa77 	bl	8009726 <abort>
 8001238:	6903      	ldr	r3, [r0, #16]
 800123a:	460a      	mov	r2, r1
 800123c:	4604      	mov	r4, r0
 800123e:	460d      	mov	r5, r1
 8001240:	4601      	mov	r1, r0
 8001242:	2002      	movs	r0, #2
 8001244:	4798      	blx	r3
 8001246:	2807      	cmp	r0, #7
 8001248:	d007      	beq.n	800125a <__gnu_Unwind_Resume+0x36>
 800124a:	2808      	cmp	r0, #8
 800124c:	d103      	bne.n	8001256 <__gnu_Unwind_Resume+0x32>
 800124e:	4629      	mov	r1, r5
 8001250:	4620      	mov	r0, r4
 8001252:	f7ff ff1f 	bl	8001094 <unwind_phase2>
 8001256:	f008 fa66 	bl	8009726 <abort>
 800125a:	4630      	mov	r0, r6
 800125c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800125e:	f7ff ff17 	bl	8001090 <_Unwind_DebugHook>
 8001262:	1d28      	adds	r0, r5, #4
 8001264:	f000 fb28 	bl	80018b8 <__restore_core_regs>

08001268 <__gnu_Unwind_Resume_or_Rethrow>:
 8001268:	68c2      	ldr	r2, [r0, #12]
 800126a:	b11a      	cbz	r2, 8001274 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800126c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800126e:	640a      	str	r2, [r1, #64]	; 0x40
 8001270:	2200      	movs	r2, #0
 8001272:	e72f      	b.n	80010d4 <unwind_phase2_forced>
 8001274:	e79c      	b.n	80011b0 <__gnu_Unwind_RaiseException>
 8001276:	bf00      	nop

08001278 <_Unwind_Complete>:
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <_Unwind_DeleteException>:
 800127c:	6883      	ldr	r3, [r0, #8]
 800127e:	b113      	cbz	r3, 8001286 <_Unwind_DeleteException+0xa>
 8001280:	4601      	mov	r1, r0
 8001282:	2001      	movs	r0, #1
 8001284:	4718      	bx	r3
 8001286:	4770      	bx	lr

08001288 <_Unwind_VRS_Get>:
 8001288:	b500      	push	{lr}
 800128a:	2904      	cmp	r1, #4
 800128c:	d807      	bhi.n	800129e <_Unwind_VRS_Get+0x16>
 800128e:	e8df f001 	tbb	[pc, r1]
 8001292:	0903      	.short	0x0903
 8001294:	0906      	.short	0x0906
 8001296:	09          	.byte	0x09
 8001297:	00          	.byte	0x00
 8001298:	b90b      	cbnz	r3, 800129e <_Unwind_VRS_Get+0x16>
 800129a:	2a0f      	cmp	r2, #15
 800129c:	d905      	bls.n	80012aa <_Unwind_VRS_Get+0x22>
 800129e:	2002      	movs	r0, #2
 80012a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80012a4:	2001      	movs	r0, #1
 80012a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80012aa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012ae:	4618      	mov	r0, r3
 80012b0:	6853      	ldr	r3, [r2, #4]
 80012b2:	9a01      	ldr	r2, [sp, #4]
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80012ba:	bf00      	nop

080012bc <_Unwind_GetGR>:
 80012bc:	b510      	push	{r4, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	2300      	movs	r3, #0
 80012c2:	ac03      	add	r4, sp, #12
 80012c4:	460a      	mov	r2, r1
 80012c6:	9400      	str	r4, [sp, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff ffdd 	bl	8001288 <_Unwind_VRS_Get>
 80012ce:	9803      	ldr	r0, [sp, #12]
 80012d0:	b004      	add	sp, #16
 80012d2:	bd10      	pop	{r4, pc}

080012d4 <_Unwind_VRS_Set>:
 80012d4:	b500      	push	{lr}
 80012d6:	2904      	cmp	r1, #4
 80012d8:	d807      	bhi.n	80012ea <_Unwind_VRS_Set+0x16>
 80012da:	e8df f001 	tbb	[pc, r1]
 80012de:	0903      	.short	0x0903
 80012e0:	0906      	.short	0x0906
 80012e2:	09          	.byte	0x09
 80012e3:	00          	.byte	0x00
 80012e4:	b90b      	cbnz	r3, 80012ea <_Unwind_VRS_Set+0x16>
 80012e6:	2a0f      	cmp	r2, #15
 80012e8:	d905      	bls.n	80012f6 <_Unwind_VRS_Set+0x22>
 80012ea:	2002      	movs	r0, #2
 80012ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f0:	2001      	movs	r0, #1
 80012f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f6:	9901      	ldr	r1, [sp, #4]
 80012f8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012fc:	6809      	ldr	r1, [r1, #0]
 80012fe:	6051      	str	r1, [r2, #4]
 8001300:	4618      	mov	r0, r3
 8001302:	f85d fb04 	ldr.w	pc, [sp], #4
 8001306:	bf00      	nop

08001308 <_Unwind_SetGR>:
 8001308:	b510      	push	{r4, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	ac04      	add	r4, sp, #16
 800130e:	2300      	movs	r3, #0
 8001310:	f844 2d04 	str.w	r2, [r4, #-4]!
 8001314:	460a      	mov	r2, r1
 8001316:	9400      	str	r4, [sp, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff ffdb 	bl	80012d4 <_Unwind_VRS_Set>
 800131e:	b004      	add	sp, #16
 8001320:	bd10      	pop	{r4, pc}
 8001322:	bf00      	nop

08001324 <__gnu_Unwind_Backtrace>:
 8001324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001326:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
 800132a:	1d15      	adds	r5, r2, #4
 800132c:	4607      	mov	r7, r0
 800132e:	460e      	mov	r6, r1
 8001330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001332:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001336:	ac17      	add	r4, sp, #92	; 0x5c
 8001338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001342:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001346:	f04f 35ff 	mov.w	r5, #4294967295
 800134a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800134e:	9516      	str	r5, [sp, #88]	; 0x58
 8001350:	e010      	b.n	8001374 <__gnu_Unwind_Backtrace+0x50>
 8001352:	a816      	add	r0, sp, #88	; 0x58
 8001354:	f7ff ffd8 	bl	8001308 <_Unwind_SetGR>
 8001358:	4631      	mov	r1, r6
 800135a:	a816      	add	r0, sp, #88	; 0x58
 800135c:	47b8      	blx	r7
 800135e:	aa16      	add	r2, sp, #88	; 0x58
 8001360:	4669      	mov	r1, sp
 8001362:	b978      	cbnz	r0, 8001384 <__gnu_Unwind_Backtrace+0x60>
 8001364:	9b04      	ldr	r3, [sp, #16]
 8001366:	2008      	movs	r0, #8
 8001368:	4798      	blx	r3
 800136a:	2805      	cmp	r0, #5
 800136c:	4604      	mov	r4, r0
 800136e:	d00a      	beq.n	8001386 <__gnu_Unwind_Backtrace+0x62>
 8001370:	2809      	cmp	r0, #9
 8001372:	d007      	beq.n	8001384 <__gnu_Unwind_Backtrace+0x60>
 8001374:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001376:	4668      	mov	r0, sp
 8001378:	f7ff fe06 	bl	8000f88 <get_eit_entry>
 800137c:	466a      	mov	r2, sp
 800137e:	210c      	movs	r1, #12
 8001380:	2800      	cmp	r0, #0
 8001382:	d0e6      	beq.n	8001352 <__gnu_Unwind_Backtrace+0x2e>
 8001384:	2409      	movs	r4, #9
 8001386:	a816      	add	r0, sp, #88	; 0x58
 8001388:	f7ff fe4e 	bl	8001028 <restore_non_core_regs>
 800138c:	4620      	mov	r0, r4
 800138e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001392:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001394 <__gnu_unwind_pr_common>:
 8001394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001398:	460d      	mov	r5, r1
 800139a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800139c:	b08b      	sub	sp, #44	; 0x2c
 800139e:	1d0c      	adds	r4, r1, #4
 80013a0:	6809      	ldr	r1, [r1, #0]
 80013a2:	9107      	str	r1, [sp, #28]
 80013a4:	4691      	mov	r9, r2
 80013a6:	9408      	str	r4, [sp, #32]
 80013a8:	f000 0b03 	and.w	fp, r0, #3
 80013ac:	461e      	mov	r6, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d160      	bne.n	8001474 <__gnu_unwind_pr_common+0xe0>
 80013b2:	0209      	lsls	r1, r1, #8
 80013b4:	2303      	movs	r3, #3
 80013b6:	9107      	str	r1, [sp, #28]
 80013b8:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80013bc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80013c0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80013c2:	f1bb 0f02 	cmp.w	fp, #2
 80013c6:	bf08      	it	eq
 80013c8:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80013ca:	f013 0301 	ands.w	r3, r3, #1
 80013ce:	d140      	bne.n	8001452 <__gnu_unwind_pr_common+0xbe>
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	f000 0308 	and.w	r3, r0, #8
 80013d6:	9303      	str	r3, [sp, #12]
 80013d8:	f8d4 8000 	ldr.w	r8, [r4]
 80013dc:	f1b8 0f00 	cmp.w	r8, #0
 80013e0:	d039      	beq.n	8001456 <__gnu_unwind_pr_common+0xc2>
 80013e2:	2e02      	cmp	r6, #2
 80013e4:	d043      	beq.n	800146e <__gnu_unwind_pr_common+0xda>
 80013e6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013ea:	8867      	ldrh	r7, [r4, #2]
 80013ec:	3404      	adds	r4, #4
 80013ee:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013f0:	f027 0a01 	bic.w	sl, r7, #1
 80013f4:	210f      	movs	r1, #15
 80013f6:	4648      	mov	r0, r9
 80013f8:	449a      	add	sl, r3
 80013fa:	f7ff ff5f 	bl	80012bc <_Unwind_GetGR>
 80013fe:	4582      	cmp	sl, r0
 8001400:	d833      	bhi.n	800146a <__gnu_unwind_pr_common+0xd6>
 8001402:	f028 0301 	bic.w	r3, r8, #1
 8001406:	449a      	add	sl, r3
 8001408:	4550      	cmp	r0, sl
 800140a:	bf2c      	ite	cs
 800140c:	2000      	movcs	r0, #0
 800140e:	2001      	movcc	r0, #1
 8001410:	007f      	lsls	r7, r7, #1
 8001412:	f007 0702 	and.w	r7, r7, #2
 8001416:	f008 0801 	and.w	r8, r8, #1
 800141a:	ea47 0708 	orr.w	r7, r7, r8
 800141e:	2f01      	cmp	r7, #1
 8001420:	d03e      	beq.n	80014a0 <__gnu_unwind_pr_common+0x10c>
 8001422:	d335      	bcc.n	8001490 <__gnu_unwind_pr_common+0xfc>
 8001424:	2f02      	cmp	r7, #2
 8001426:	d11c      	bne.n	8001462 <__gnu_unwind_pr_common+0xce>
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800142e:	9202      	str	r2, [sp, #8]
 8001430:	f1bb 0f00 	cmp.w	fp, #0
 8001434:	d176      	bne.n	8001524 <__gnu_unwind_pr_common+0x190>
 8001436:	b128      	cbz	r0, 8001444 <__gnu_unwind_pr_common+0xb0>
 8001438:	9903      	ldr	r1, [sp, #12]
 800143a:	2900      	cmp	r1, #0
 800143c:	d07e      	beq.n	800153c <__gnu_unwind_pr_common+0x1a8>
 800143e:	2a00      	cmp	r2, #0
 8001440:	f000 80a6 	beq.w	8001590 <__gnu_unwind_pr_common+0x1fc>
 8001444:	2b00      	cmp	r3, #0
 8001446:	db77      	blt.n	8001538 <__gnu_unwind_pr_common+0x1a4>
 8001448:	9b02      	ldr	r3, [sp, #8]
 800144a:	3301      	adds	r3, #1
 800144c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001450:	e7c2      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 8001452:	2300      	movs	r3, #0
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2e02      	cmp	r6, #2
 8001458:	dd3e      	ble.n	80014d8 <__gnu_unwind_pr_common+0x144>
 800145a:	f7ff fe17 	bl	800108c <__gnu_unwind_24bit.isra.1>
 800145e:	2800      	cmp	r0, #0
 8001460:	d040      	beq.n	80014e4 <__gnu_unwind_pr_common+0x150>
 8001462:	2009      	movs	r0, #9
 8001464:	b00b      	add	sp, #44	; 0x2c
 8001466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800146a:	2000      	movs	r0, #0
 800146c:	e7d0      	b.n	8001410 <__gnu_unwind_pr_common+0x7c>
 800146e:	6867      	ldr	r7, [r4, #4]
 8001470:	3408      	adds	r4, #8
 8001472:	e7bc      	b.n	80013ee <__gnu_unwind_pr_common+0x5a>
 8001474:	2b02      	cmp	r3, #2
 8001476:	dca3      	bgt.n	80013c0 <__gnu_unwind_pr_common+0x2c>
 8001478:	0c0b      	lsrs	r3, r1, #16
 800147a:	b2da      	uxtb	r2, r3
 800147c:	0409      	lsls	r1, r1, #16
 800147e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001482:	2302      	movs	r3, #2
 8001484:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001488:	9107      	str	r1, [sp, #28]
 800148a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800148e:	e797      	b.n	80013c0 <__gnu_unwind_pr_common+0x2c>
 8001490:	f1bb 0f00 	cmp.w	fp, #0
 8001494:	d002      	beq.n	800149c <__gnu_unwind_pr_common+0x108>
 8001496:	2800      	cmp	r0, #0
 8001498:	f040 80bd 	bne.w	8001616 <__gnu_unwind_pr_common+0x282>
 800149c:	3404      	adds	r4, #4
 800149e:	e79b      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 80014a0:	f1bb 0f00 	cmp.w	fp, #0
 80014a4:	d125      	bne.n	80014f2 <__gnu_unwind_pr_common+0x15e>
 80014a6:	b1a8      	cbz	r0, 80014d4 <__gnu_unwind_pr_common+0x140>
 80014a8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80014ac:	1c99      	adds	r1, r3, #2
 80014ae:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80014b2:	d0d6      	beq.n	8001462 <__gnu_unwind_pr_common+0xce>
 80014b4:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80014b8:	3301      	adds	r3, #1
 80014ba:	9106      	str	r1, [sp, #24]
 80014bc:	f000 80a3 	beq.w	8001606 <__gnu_unwind_pr_common+0x272>
 80014c0:	1d20      	adds	r0, r4, #4
 80014c2:	f7ff fddd 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 80014c6:	ab06      	add	r3, sp, #24
 80014c8:	4601      	mov	r1, r0
 80014ca:	4628      	mov	r0, r5
 80014cc:	f3af 8000 	nop.w
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d177      	bne.n	80015c4 <__gnu_unwind_pr_common+0x230>
 80014d4:	3408      	adds	r4, #8
 80014d6:	e77f      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 80014d8:	a907      	add	r1, sp, #28
 80014da:	4648      	mov	r0, r9
 80014dc:	f000 faee 	bl	8001abc <__gnu_unwind_execute>
 80014e0:	2800      	cmp	r0, #0
 80014e2:	d1be      	bne.n	8001462 <__gnu_unwind_pr_common+0xce>
 80014e4:	9b01      	ldr	r3, [sp, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d15c      	bne.n	80015a4 <__gnu_unwind_pr_common+0x210>
 80014ea:	2008      	movs	r0, #8
 80014ec:	b00b      	add	sp, #44	; 0x2c
 80014ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014f2:	210d      	movs	r1, #13
 80014f4:	4648      	mov	r0, r9
 80014f6:	6a2f      	ldr	r7, [r5, #32]
 80014f8:	f7ff fee0 	bl	80012bc <_Unwind_GetGR>
 80014fc:	4287      	cmp	r7, r0
 80014fe:	d1e9      	bne.n	80014d4 <__gnu_unwind_pr_common+0x140>
 8001500:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001502:	429c      	cmp	r4, r3
 8001504:	d1e6      	bne.n	80014d4 <__gnu_unwind_pr_common+0x140>
 8001506:	4620      	mov	r0, r4
 8001508:	f7ff fcf0 	bl	8000eec <selfrel_offset31>
 800150c:	210f      	movs	r1, #15
 800150e:	4602      	mov	r2, r0
 8001510:	4648      	mov	r0, r9
 8001512:	f7ff fef9 	bl	8001308 <_Unwind_SetGR>
 8001516:	4648      	mov	r0, r9
 8001518:	462a      	mov	r2, r5
 800151a:	2100      	movs	r1, #0
 800151c:	f7ff fef4 	bl	8001308 <_Unwind_SetGR>
 8001520:	2007      	movs	r0, #7
 8001522:	e79f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 8001524:	210d      	movs	r1, #13
 8001526:	4648      	mov	r0, r9
 8001528:	6a2f      	ldr	r7, [r5, #32]
 800152a:	f7ff fec7 	bl	80012bc <_Unwind_GetGR>
 800152e:	4287      	cmp	r7, r0
 8001530:	d058      	beq.n	80015e4 <__gnu_unwind_pr_common+0x250>
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	da87      	bge.n	8001448 <__gnu_unwind_pr_common+0xb4>
 8001538:	3404      	adds	r4, #4
 800153a:	e785      	b.n	8001448 <__gnu_unwind_pr_common+0xb4>
 800153c:	9b02      	ldr	r3, [sp, #8]
 800153e:	b33b      	cbz	r3, 8001590 <__gnu_unwind_pr_common+0x1fc>
 8001540:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001544:	1d27      	adds	r7, r4, #4
 8001546:	f8cd b010 	str.w	fp, [sp, #16]
 800154a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800154e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001552:	9605      	str	r6, [sp, #20]
 8001554:	46a3      	mov	fp, r4
 8001556:	461c      	mov	r4, r3
 8001558:	e002      	b.n	8001560 <__gnu_unwind_pr_common+0x1cc>
 800155a:	45b2      	cmp	sl, r6
 800155c:	46b0      	mov	r8, r6
 800155e:	d016      	beq.n	800158e <__gnu_unwind_pr_common+0x1fa>
 8001560:	4638      	mov	r0, r7
 8001562:	9406      	str	r4, [sp, #24]
 8001564:	f7ff fd8c 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001568:	ab06      	add	r3, sp, #24
 800156a:	4601      	mov	r1, r0
 800156c:	2200      	movs	r2, #0
 800156e:	4628      	mov	r0, r5
 8001570:	f3af 8000 	nop.w
 8001574:	f108 0601 	add.w	r6, r8, #1
 8001578:	3704      	adds	r7, #4
 800157a:	2800      	cmp	r0, #0
 800157c:	d0ed      	beq.n	800155a <__gnu_unwind_pr_common+0x1c6>
 800157e:	9b02      	ldr	r3, [sp, #8]
 8001580:	9e05      	ldr	r6, [sp, #20]
 8001582:	4543      	cmp	r3, r8
 8001584:	465c      	mov	r4, fp
 8001586:	f8dd b010 	ldr.w	fp, [sp, #16]
 800158a:	d1d2      	bne.n	8001532 <__gnu_unwind_pr_common+0x19e>
 800158c:	e000      	b.n	8001590 <__gnu_unwind_pr_common+0x1fc>
 800158e:	465c      	mov	r4, fp
 8001590:	4648      	mov	r0, r9
 8001592:	210d      	movs	r1, #13
 8001594:	f7ff fe92 	bl	80012bc <_Unwind_GetGR>
 8001598:	9b06      	ldr	r3, [sp, #24]
 800159a:	6228      	str	r0, [r5, #32]
 800159c:	62ac      	str	r4, [r5, #40]	; 0x28
 800159e:	626b      	str	r3, [r5, #36]	; 0x24
 80015a0:	2006      	movs	r0, #6
 80015a2:	e75f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015a4:	210f      	movs	r1, #15
 80015a6:	4648      	mov	r0, r9
 80015a8:	f7ff fe88 	bl	80012bc <_Unwind_GetGR>
 80015ac:	210e      	movs	r1, #14
 80015ae:	4602      	mov	r2, r0
 80015b0:	4648      	mov	r0, r9
 80015b2:	f7ff fea9 	bl	8001308 <_Unwind_SetGR>
 80015b6:	4648      	mov	r0, r9
 80015b8:	4a29      	ldr	r2, [pc, #164]	; (8001660 <__gnu_unwind_pr_common+0x2cc>)
 80015ba:	210f      	movs	r1, #15
 80015bc:	f7ff fea4 	bl	8001308 <_Unwind_SetGR>
 80015c0:	2007      	movs	r0, #7
 80015c2:	e74f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015c4:	4607      	mov	r7, r0
 80015c6:	210d      	movs	r1, #13
 80015c8:	4648      	mov	r0, r9
 80015ca:	f7ff fe77 	bl	80012bc <_Unwind_GetGR>
 80015ce:	2f02      	cmp	r7, #2
 80015d0:	6228      	str	r0, [r5, #32]
 80015d2:	d11d      	bne.n	8001610 <__gnu_unwind_pr_common+0x27c>
 80015d4:	462b      	mov	r3, r5
 80015d6:	9a06      	ldr	r2, [sp, #24]
 80015d8:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015dc:	626b      	str	r3, [r5, #36]	; 0x24
 80015de:	62ac      	str	r4, [r5, #40]	; 0x28
 80015e0:	2006      	movs	r0, #6
 80015e2:	e73f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015e6:	429c      	cmp	r4, r3
 80015e8:	d1a3      	bne.n	8001532 <__gnu_unwind_pr_common+0x19e>
 80015ea:	2204      	movs	r2, #4
 80015ec:	2700      	movs	r7, #0
 80015ee:	18a3      	adds	r3, r4, r2
 80015f0:	9902      	ldr	r1, [sp, #8]
 80015f2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015f4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015f6:	632a      	str	r2, [r5, #48]	; 0x30
 80015f8:	636b      	str	r3, [r5, #52]	; 0x34
 80015fa:	6823      	ldr	r3, [r4, #0]
 80015fc:	42bb      	cmp	r3, r7
 80015fe:	db1d      	blt.n	800163c <__gnu_unwind_pr_common+0x2a8>
 8001600:	2301      	movs	r3, #1
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	e720      	b.n	8001448 <__gnu_unwind_pr_common+0xb4>
 8001606:	4648      	mov	r0, r9
 8001608:	210d      	movs	r1, #13
 800160a:	f7ff fe57 	bl	80012bc <_Unwind_GetGR>
 800160e:	6228      	str	r0, [r5, #32]
 8001610:	9b06      	ldr	r3, [sp, #24]
 8001612:	626b      	str	r3, [r5, #36]	; 0x24
 8001614:	e7e3      	b.n	80015de <__gnu_unwind_pr_common+0x24a>
 8001616:	4620      	mov	r0, r4
 8001618:	f7ff fc68 	bl	8000eec <selfrel_offset31>
 800161c:	3404      	adds	r4, #4
 800161e:	4606      	mov	r6, r0
 8001620:	63ac      	str	r4, [r5, #56]	; 0x38
 8001622:	4628      	mov	r0, r5
 8001624:	f3af 8000 	nop.w
 8001628:	2800      	cmp	r0, #0
 800162a:	f43f af1a 	beq.w	8001462 <__gnu_unwind_pr_common+0xce>
 800162e:	4648      	mov	r0, r9
 8001630:	4632      	mov	r2, r6
 8001632:	210f      	movs	r1, #15
 8001634:	f7ff fe68 	bl	8001308 <_Unwind_SetGR>
 8001638:	2007      	movs	r0, #7
 800163a:	e713      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 800163c:	4608      	mov	r0, r1
 800163e:	3001      	adds	r0, #1
 8001640:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001644:	f7ff fc52 	bl	8000eec <selfrel_offset31>
 8001648:	210f      	movs	r1, #15
 800164a:	4602      	mov	r2, r0
 800164c:	4648      	mov	r0, r9
 800164e:	f7ff fe5b 	bl	8001308 <_Unwind_SetGR>
 8001652:	4648      	mov	r0, r9
 8001654:	462a      	mov	r2, r5
 8001656:	4639      	mov	r1, r7
 8001658:	f7ff fe56 	bl	8001308 <_Unwind_SetGR>
 800165c:	2007      	movs	r0, #7
 800165e:	e701      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 8001660:	00000000 	.word	0x00000000

08001664 <__aeabi_unwind_cpp_pr0>:
 8001664:	2300      	movs	r3, #0
 8001666:	e695      	b.n	8001394 <__gnu_unwind_pr_common>

08001668 <__aeabi_unwind_cpp_pr1>:
 8001668:	2301      	movs	r3, #1
 800166a:	e693      	b.n	8001394 <__gnu_unwind_pr_common>

0800166c <__aeabi_unwind_cpp_pr2>:
 800166c:	2302      	movs	r3, #2
 800166e:	e691      	b.n	8001394 <__gnu_unwind_pr_common>

08001670 <_Unwind_VRS_Pop>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4604      	mov	r4, r0
 8001674:	b0c5      	sub	sp, #276	; 0x114
 8001676:	2904      	cmp	r1, #4
 8001678:	d80d      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 800167a:	e8df f001 	tbb	[pc, r1]
 800167e:	0353      	.short	0x0353
 8001680:	310c      	.short	0x310c
 8001682:	0f          	.byte	0x0f
 8001683:	00          	.byte	0x00
 8001684:	2b01      	cmp	r3, #1
 8001686:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800168a:	b295      	uxth	r5, r2
 800168c:	d162      	bne.n	8001754 <_Unwind_VRS_Pop+0xe4>
 800168e:	1972      	adds	r2, r6, r5
 8001690:	2a10      	cmp	r2, #16
 8001692:	f240 809b 	bls.w	80017cc <_Unwind_VRS_Pop+0x15c>
 8001696:	2002      	movs	r0, #2
 8001698:	b045      	add	sp, #276	; 0x114
 800169a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1fa      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016a0:	2a10      	cmp	r2, #16
 80016a2:	d8f8      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016a4:	6823      	ldr	r3, [r4, #0]
 80016a6:	06d8      	lsls	r0, r3, #27
 80016a8:	f100 80c6 	bmi.w	8001838 <_Unwind_VRS_Pop+0x1c8>
 80016ac:	ae22      	add	r6, sp, #136	; 0x88
 80016ae:	4630      	mov	r0, r6
 80016b0:	9201      	str	r2, [sp, #4]
 80016b2:	f000 f973 	bl	800199c <__gnu_Unwind_Save_WMMXC>
 80016b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016b8:	9a01      	ldr	r2, [sp, #4]
 80016ba:	2300      	movs	r3, #0
 80016bc:	2501      	movs	r5, #1
 80016be:	fa05 f103 	lsl.w	r1, r5, r3
 80016c2:	4211      	tst	r1, r2
 80016c4:	d003      	beq.n	80016ce <_Unwind_VRS_Pop+0x5e>
 80016c6:	6801      	ldr	r1, [r0, #0]
 80016c8:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80016cc:	3004      	adds	r0, #4
 80016ce:	3301      	adds	r3, #1
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d1f4      	bne.n	80016be <_Unwind_VRS_Pop+0x4e>
 80016d4:	63a0      	str	r0, [r4, #56]	; 0x38
 80016d6:	4630      	mov	r0, r6
 80016d8:	f000 f956 	bl	8001988 <__gnu_Unwind_Restore_WMMXC>
 80016dc:	2000      	movs	r0, #0
 80016de:	e7db      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d1d8      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016e4:	0c15      	lsrs	r5, r2, #16
 80016e6:	b297      	uxth	r7, r2
 80016e8:	19eb      	adds	r3, r5, r7
 80016ea:	2b10      	cmp	r3, #16
 80016ec:	d8d3      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	071e      	lsls	r6, r3, #28
 80016f2:	f100 80b5 	bmi.w	8001860 <_Unwind_VRS_Pop+0x1f0>
 80016f6:	ae22      	add	r6, sp, #136	; 0x88
 80016f8:	4630      	mov	r0, r6
 80016fa:	f000 f923 	bl	8001944 <__gnu_Unwind_Save_WMMXD>
 80016fe:	00ed      	lsls	r5, r5, #3
 8001700:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001702:	b14f      	cbz	r7, 8001718 <_Unwind_VRS_Pop+0xa8>
 8001704:	3d04      	subs	r5, #4
 8001706:	1971      	adds	r1, r6, r5
 8001708:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 800170c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001710:	f841 2f04 	str.w	r2, [r1, #4]!
 8001714:	4283      	cmp	r3, r0
 8001716:	d1f9      	bne.n	800170c <_Unwind_VRS_Pop+0x9c>
 8001718:	4630      	mov	r0, r6
 800171a:	63a3      	str	r3, [r4, #56]	; 0x38
 800171c:	f000 f8f0 	bl	8001900 <__gnu_Unwind_Restore_WMMXD>
 8001720:	2000      	movs	r0, #0
 8001722:	e7b9      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1b6      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 8001728:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800172a:	b297      	uxth	r7, r2
 800172c:	1d20      	adds	r0, r4, #4
 800172e:	2601      	movs	r6, #1
 8001730:	fa06 f103 	lsl.w	r1, r6, r3
 8001734:	4239      	tst	r1, r7
 8001736:	f103 0301 	add.w	r3, r3, #1
 800173a:	d002      	beq.n	8001742 <_Unwind_VRS_Pop+0xd2>
 800173c:	6829      	ldr	r1, [r5, #0]
 800173e:	6001      	str	r1, [r0, #0]
 8001740:	3504      	adds	r5, #4
 8001742:	2b10      	cmp	r3, #16
 8001744:	f100 0004 	add.w	r0, r0, #4
 8001748:	d1f2      	bne.n	8001730 <_Unwind_VRS_Pop+0xc0>
 800174a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800174e:	d13b      	bne.n	80017c8 <_Unwind_VRS_Pop+0x158>
 8001750:	63a5      	str	r5, [r4, #56]	; 0x38
 8001752:	e7a1      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 8001754:	2b05      	cmp	r3, #5
 8001756:	d19e      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 8001758:	1977      	adds	r7, r6, r5
 800175a:	2f20      	cmp	r7, #32
 800175c:	d89b      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 800175e:	2e0f      	cmp	r6, #15
 8001760:	d966      	bls.n	8001830 <_Unwind_VRS_Pop+0x1c0>
 8001762:	462f      	mov	r7, r5
 8001764:	2d00      	cmp	r5, #0
 8001766:	d13a      	bne.n	80017de <_Unwind_VRS_Pop+0x16e>
 8001768:	462a      	mov	r2, r5
 800176a:	2700      	movs	r7, #0
 800176c:	2a00      	cmp	r2, #0
 800176e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001770:	dd72      	ble.n	8001858 <_Unwind_VRS_Pop+0x1e8>
 8001772:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001776:	4601      	mov	r1, r0
 8001778:	a844      	add	r0, sp, #272	; 0x110
 800177a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800177e:	388c      	subs	r0, #140	; 0x8c
 8001780:	f851 5b04 	ldr.w	r5, [r1], #4
 8001784:	f840 5f04 	str.w	r5, [r0, #4]!
 8001788:	4291      	cmp	r1, r2
 800178a:	d1f9      	bne.n	8001780 <_Unwind_VRS_Pop+0x110>
 800178c:	4608      	mov	r0, r1
 800178e:	b197      	cbz	r7, 80017b6 <_Unwind_VRS_Pop+0x146>
 8001790:	2e10      	cmp	r6, #16
 8001792:	4632      	mov	r2, r6
 8001794:	a944      	add	r1, sp, #272	; 0x110
 8001796:	bf38      	it	cc
 8001798:	2210      	movcc	r2, #16
 800179a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800179e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80017a2:	0079      	lsls	r1, r7, #1
 80017a4:	3a04      	subs	r2, #4
 80017a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80017aa:	f850 5b04 	ldr.w	r5, [r0], #4
 80017ae:	f842 5f04 	str.w	r5, [r2, #4]!
 80017b2:	4288      	cmp	r0, r1
 80017b4:	d1f9      	bne.n	80017aa <_Unwind_VRS_Pop+0x13a>
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d048      	beq.n	800184c <_Unwind_VRS_Pop+0x1dc>
 80017ba:	2e0f      	cmp	r6, #15
 80017bc:	63a1      	str	r1, [r4, #56]	; 0x38
 80017be:	d933      	bls.n	8001828 <_Unwind_VRS_Pop+0x1b8>
 80017c0:	b117      	cbz	r7, 80017c8 <_Unwind_VRS_Pop+0x158>
 80017c2:	a802      	add	r0, sp, #8
 80017c4:	f000 f894 	bl	80018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80017c8:	2000      	movs	r0, #0
 80017ca:	e765      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 80017cc:	2e0f      	cmp	r6, #15
 80017ce:	f63f af62 	bhi.w	8001696 <_Unwind_VRS_Pop+0x26>
 80017d2:	2700      	movs	r7, #0
 80017d4:	6822      	ldr	r2, [r4, #0]
 80017d6:	07d1      	lsls	r1, r2, #31
 80017d8:	d417      	bmi.n	800180a <_Unwind_VRS_Pop+0x19a>
 80017da:	2f00      	cmp	r7, #0
 80017dc:	d060      	beq.n	80018a0 <_Unwind_VRS_Pop+0x230>
 80017de:	6822      	ldr	r2, [r4, #0]
 80017e0:	0751      	lsls	r1, r2, #29
 80017e2:	d445      	bmi.n	8001870 <_Unwind_VRS_Pop+0x200>
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d04d      	beq.n	8001884 <_Unwind_VRS_Pop+0x214>
 80017e8:	2e0f      	cmp	r6, #15
 80017ea:	d806      	bhi.n	80017fa <_Unwind_VRS_Pop+0x18a>
 80017ec:	a822      	add	r0, sp, #136	; 0x88
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	f000 f87a 	bl	80018e8 <__gnu_Unwind_Save_VFP_D>
 80017f4:	9b01      	ldr	r3, [sp, #4]
 80017f6:	2f00      	cmp	r7, #0
 80017f8:	d0b6      	beq.n	8001768 <_Unwind_VRS_Pop+0xf8>
 80017fa:	a802      	add	r0, sp, #8
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	f000 f87b 	bl	80018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001802:	9b01      	ldr	r3, [sp, #4]
 8001804:	f1c6 0210 	rsb	r2, r6, #16
 8001808:	e7b0      	b.n	800176c <_Unwind_VRS_Pop+0xfc>
 800180a:	f022 0101 	bic.w	r1, r2, #1
 800180e:	2b05      	cmp	r3, #5
 8001810:	6021      	str	r1, [r4, #0]
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	4620      	mov	r0, r4
 8001816:	d03b      	beq.n	8001890 <_Unwind_VRS_Pop+0x220>
 8001818:	f022 0203 	bic.w	r2, r2, #3
 800181c:	f840 2b48 	str.w	r2, [r0], #72
 8001820:	f000 f85a 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 8001824:	9b01      	ldr	r3, [sp, #4]
 8001826:	e7d8      	b.n	80017da <_Unwind_VRS_Pop+0x16a>
 8001828:	a822      	add	r0, sp, #136	; 0x88
 800182a:	f000 f859 	bl	80018e0 <__gnu_Unwind_Restore_VFP_D>
 800182e:	e7c7      	b.n	80017c0 <_Unwind_VRS_Pop+0x150>
 8001830:	2f10      	cmp	r7, #16
 8001832:	d9ce      	bls.n	80017d2 <_Unwind_VRS_Pop+0x162>
 8001834:	3f10      	subs	r7, #16
 8001836:	e7cd      	b.n	80017d4 <_Unwind_VRS_Pop+0x164>
 8001838:	f023 0310 	bic.w	r3, r3, #16
 800183c:	6023      	str	r3, [r4, #0]
 800183e:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001842:	9201      	str	r2, [sp, #4]
 8001844:	f000 f8aa 	bl	800199c <__gnu_Unwind_Save_WMMXC>
 8001848:	9a01      	ldr	r2, [sp, #4]
 800184a:	e72f      	b.n	80016ac <_Unwind_VRS_Pop+0x3c>
 800184c:	3104      	adds	r1, #4
 800184e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001850:	a822      	add	r0, sp, #136	; 0x88
 8001852:	f000 f83d 	bl	80018d0 <__gnu_Unwind_Restore_VFP>
 8001856:	e7b7      	b.n	80017c8 <_Unwind_VRS_Pop+0x158>
 8001858:	2f00      	cmp	r7, #0
 800185a:	d199      	bne.n	8001790 <_Unwind_VRS_Pop+0x120>
 800185c:	4601      	mov	r1, r0
 800185e:	e7aa      	b.n	80017b6 <_Unwind_VRS_Pop+0x146>
 8001860:	f023 0308 	bic.w	r3, r3, #8
 8001864:	6023      	str	r3, [r4, #0]
 8001866:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800186a:	f000 f86b 	bl	8001944 <__gnu_Unwind_Save_WMMXD>
 800186e:	e742      	b.n	80016f6 <_Unwind_VRS_Pop+0x86>
 8001870:	4620      	mov	r0, r4
 8001872:	f022 0204 	bic.w	r2, r2, #4
 8001876:	f840 2bd0 	str.w	r2, [r0], #208
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	f000 f83c 	bl	80018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001880:	9b01      	ldr	r3, [sp, #4]
 8001882:	e7af      	b.n	80017e4 <_Unwind_VRS_Pop+0x174>
 8001884:	a822      	add	r0, sp, #136	; 0x88
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	f000 f826 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 800188c:	9b01      	ldr	r3, [sp, #4]
 800188e:	e7b9      	b.n	8001804 <_Unwind_VRS_Pop+0x194>
 8001890:	f041 0102 	orr.w	r1, r1, #2
 8001894:	f840 1b48 	str.w	r1, [r0], #72
 8001898:	f000 f826 	bl	80018e8 <__gnu_Unwind_Save_VFP_D>
 800189c:	9b01      	ldr	r3, [sp, #4]
 800189e:	e79c      	b.n	80017da <_Unwind_VRS_Pop+0x16a>
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d003      	beq.n	80018ac <_Unwind_VRS_Pop+0x23c>
 80018a4:	2e0f      	cmp	r6, #15
 80018a6:	f63f af5f 	bhi.w	8001768 <_Unwind_VRS_Pop+0xf8>
 80018aa:	e79f      	b.n	80017ec <_Unwind_VRS_Pop+0x17c>
 80018ac:	a822      	add	r0, sp, #136	; 0x88
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	f000 f812 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 80018b4:	9b01      	ldr	r3, [sp, #4]
 80018b6:	e757      	b.n	8001768 <_Unwind_VRS_Pop+0xf8>

080018b8 <__restore_core_regs>:
 80018b8:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80018bc:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80018c0:	469c      	mov	ip, r3
 80018c2:	46a6      	mov	lr, r4
 80018c4:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80018c8:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80018cc:	46e5      	mov	sp, ip
 80018ce:	bd00      	pop	{pc}

080018d0 <__gnu_Unwind_Restore_VFP>:
 80018d0:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop

080018d8 <__gnu_Unwind_Save_VFP>:
 80018d8:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <__gnu_Unwind_Restore_VFP_D>:
 80018e0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <__gnu_Unwind_Save_VFP_D>:
 80018e8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop

080018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018f0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop

080018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018f8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop

08001900 <__gnu_Unwind_Restore_WMMXD>:
 8001900:	ecf0 0102 	ldfe	f0, [r0], #8
 8001904:	ecf0 1102 	ldfe	f1, [r0], #8
 8001908:	ecf0 2102 	ldfe	f2, [r0], #8
 800190c:	ecf0 3102 	ldfe	f3, [r0], #8
 8001910:	ecf0 4102 	ldfe	f4, [r0], #8
 8001914:	ecf0 5102 	ldfe	f5, [r0], #8
 8001918:	ecf0 6102 	ldfe	f6, [r0], #8
 800191c:	ecf0 7102 	ldfe	f7, [r0], #8
 8001920:	ecf0 8102 	ldfp	f0, [r0], #8
 8001924:	ecf0 9102 	ldfp	f1, [r0], #8
 8001928:	ecf0 a102 	ldfp	f2, [r0], #8
 800192c:	ecf0 b102 	ldfp	f3, [r0], #8
 8001930:	ecf0 c102 	ldfp	f4, [r0], #8
 8001934:	ecf0 d102 	ldfp	f5, [r0], #8
 8001938:	ecf0 e102 	ldfp	f6, [r0], #8
 800193c:	ecf0 f102 	ldfp	f7, [r0], #8
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <__gnu_Unwind_Save_WMMXD>:
 8001944:	ece0 0102 	stfe	f0, [r0], #8
 8001948:	ece0 1102 	stfe	f1, [r0], #8
 800194c:	ece0 2102 	stfe	f2, [r0], #8
 8001950:	ece0 3102 	stfe	f3, [r0], #8
 8001954:	ece0 4102 	stfe	f4, [r0], #8
 8001958:	ece0 5102 	stfe	f5, [r0], #8
 800195c:	ece0 6102 	stfe	f6, [r0], #8
 8001960:	ece0 7102 	stfe	f7, [r0], #8
 8001964:	ece0 8102 	stfp	f0, [r0], #8
 8001968:	ece0 9102 	stfp	f1, [r0], #8
 800196c:	ece0 a102 	stfp	f2, [r0], #8
 8001970:	ece0 b102 	stfp	f3, [r0], #8
 8001974:	ece0 c102 	stfp	f4, [r0], #8
 8001978:	ece0 d102 	stfp	f5, [r0], #8
 800197c:	ece0 e102 	stfp	f6, [r0], #8
 8001980:	ece0 f102 	stfp	f7, [r0], #8
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop

08001988 <__gnu_Unwind_Restore_WMMXC>:
 8001988:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800198c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001990:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001994:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <__gnu_Unwind_Save_WMMXC>:
 800199c:	fca0 8101 	stc2	1, cr8, [r0], #4
 80019a0:	fca0 9101 	stc2	1, cr9, [r0], #4
 80019a4:	fca0 a101 	stc2	1, cr10, [r0], #4
 80019a8:	fca0 b101 	stc2	1, cr11, [r0], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop

080019b0 <_Unwind_RaiseException>:
 80019b0:	46ec      	mov	ip, sp
 80019b2:	b500      	push	{lr}
 80019b4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019b8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019c4:	a901      	add	r1, sp, #4
 80019c6:	f7ff fbf3 	bl	80011b0 <__gnu_Unwind_RaiseException>
 80019ca:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019ce:	b012      	add	sp, #72	; 0x48
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <_Unwind_Resume>:
 80019d4:	46ec      	mov	ip, sp
 80019d6:	b500      	push	{lr}
 80019d8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019dc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019e8:	a901      	add	r1, sp, #4
 80019ea:	f7ff fc1b 	bl	8001224 <__gnu_Unwind_Resume>
 80019ee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019f2:	b012      	add	sp, #72	; 0x48
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop

080019f8 <_Unwind_Resume_or_Rethrow>:
 80019f8:	46ec      	mov	ip, sp
 80019fa:	b500      	push	{lr}
 80019fc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a00:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a0c:	a901      	add	r1, sp, #4
 8001a0e:	f7ff fc2b 	bl	8001268 <__gnu_Unwind_Resume_or_Rethrow>
 8001a12:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a16:	b012      	add	sp, #72	; 0x48
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <_Unwind_ForcedUnwind>:
 8001a1c:	46ec      	mov	ip, sp
 8001a1e:	b500      	push	{lr}
 8001a20:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a24:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a30:	ab01      	add	r3, sp, #4
 8001a32:	f7ff fbed 	bl	8001210 <__gnu_Unwind_ForcedUnwind>
 8001a36:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a3a:	b012      	add	sp, #72	; 0x48
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop

08001a40 <_Unwind_Backtrace>:
 8001a40:	46ec      	mov	ip, sp
 8001a42:	b500      	push	{lr}
 8001a44:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a48:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a54:	aa01      	add	r2, sp, #4
 8001a56:	f7ff fc65 	bl	8001324 <__gnu_Unwind_Backtrace>
 8001a5a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a5e:	b012      	add	sp, #72	; 0x48
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop

08001a64 <next_unwind_byte>:
 8001a64:	7a02      	ldrb	r2, [r0, #8]
 8001a66:	b91a      	cbnz	r2, 8001a70 <next_unwind_byte+0xc>
 8001a68:	7a43      	ldrb	r3, [r0, #9]
 8001a6a:	b943      	cbnz	r3, 8001a7e <next_unwind_byte+0x1a>
 8001a6c:	20b0      	movs	r0, #176	; 0xb0
 8001a6e:	4770      	bx	lr
 8001a70:	6803      	ldr	r3, [r0, #0]
 8001a72:	3a01      	subs	r2, #1
 8001a74:	7202      	strb	r2, [r0, #8]
 8001a76:	021a      	lsls	r2, r3, #8
 8001a78:	6002      	str	r2, [r0, #0]
 8001a7a:	0e18      	lsrs	r0, r3, #24
 8001a7c:	4770      	bx	lr
 8001a7e:	6842      	ldr	r2, [r0, #4]
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b410      	push	{r4}
 8001a84:	7243      	strb	r3, [r0, #9]
 8001a86:	6813      	ldr	r3, [r2, #0]
 8001a88:	2103      	movs	r1, #3
 8001a8a:	1d14      	adds	r4, r2, #4
 8001a8c:	7201      	strb	r1, [r0, #8]
 8001a8e:	021a      	lsls	r2, r3, #8
 8001a90:	6044      	str	r4, [r0, #4]
 8001a92:	6002      	str	r2, [r0, #0]
 8001a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a98:	0e18      	lsrs	r0, r3, #24
 8001a9a:	4770      	bx	lr

08001a9c <_Unwind_GetGR.constprop.0>:
 8001a9c:	b500      	push	{lr}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	aa03      	add	r2, sp, #12
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9200      	str	r2, [sp, #0]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	220c      	movs	r2, #12
 8001aaa:	f7ff fbed 	bl	8001288 <_Unwind_VRS_Get>
 8001aae:	9803      	ldr	r0, [sp, #12]
 8001ab0:	b005      	add	sp, #20
 8001ab2:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ab6:	bf00      	nop

08001ab8 <unwind_UCB_from_context>:
 8001ab8:	e7f0      	b.n	8001a9c <_Unwind_GetGR.constprop.0>
 8001aba:	bf00      	nop

08001abc <__gnu_unwind_execute>:
 8001abc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ac0:	4606      	mov	r6, r0
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	460f      	mov	r7, r1
 8001ac6:	f04f 0800 	mov.w	r8, #0
 8001aca:	4638      	mov	r0, r7
 8001acc:	f7ff ffca 	bl	8001a64 <next_unwind_byte>
 8001ad0:	28b0      	cmp	r0, #176	; 0xb0
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	d023      	beq.n	8001b1e <__gnu_unwind_execute+0x62>
 8001ad6:	0605      	lsls	r5, r0, #24
 8001ad8:	d427      	bmi.n	8001b2a <__gnu_unwind_execute+0x6e>
 8001ada:	2300      	movs	r3, #0
 8001adc:	f10d 090c 	add.w	r9, sp, #12
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	0085      	lsls	r5, r0, #2
 8001ae4:	220d      	movs	r2, #13
 8001ae6:	f8cd 9000 	str.w	r9, [sp]
 8001aea:	4630      	mov	r0, r6
 8001aec:	f7ff fbcc 	bl	8001288 <_Unwind_VRS_Get>
 8001af0:	b2ed      	uxtb	r5, r5
 8001af2:	9b03      	ldr	r3, [sp, #12]
 8001af4:	f8cd 9000 	str.w	r9, [sp]
 8001af8:	0660      	lsls	r0, r4, #25
 8001afa:	f105 0504 	add.w	r5, r5, #4
 8001afe:	bf4c      	ite	mi
 8001b00:	1b5d      	submi	r5, r3, r5
 8001b02:	18ed      	addpl	r5, r5, r3
 8001b04:	2300      	movs	r3, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	220d      	movs	r2, #13
 8001b0a:	4630      	mov	r0, r6
 8001b0c:	9503      	str	r5, [sp, #12]
 8001b0e:	f7ff fbe1 	bl	80012d4 <_Unwind_VRS_Set>
 8001b12:	4638      	mov	r0, r7
 8001b14:	f7ff ffa6 	bl	8001a64 <next_unwind_byte>
 8001b18:	28b0      	cmp	r0, #176	; 0xb0
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	d1db      	bne.n	8001ad6 <__gnu_unwind_execute+0x1a>
 8001b1e:	f1b8 0f00 	cmp.w	r8, #0
 8001b22:	f000 8095 	beq.w	8001c50 <__gnu_unwind_execute+0x194>
 8001b26:	2000      	movs	r0, #0
 8001b28:	e01c      	b.n	8001b64 <__gnu_unwind_execute+0xa8>
 8001b2a:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001b2e:	2b80      	cmp	r3, #128	; 0x80
 8001b30:	d05d      	beq.n	8001bee <__gnu_unwind_execute+0x132>
 8001b32:	2b90      	cmp	r3, #144	; 0x90
 8001b34:	d019      	beq.n	8001b6a <__gnu_unwind_execute+0xae>
 8001b36:	2ba0      	cmp	r3, #160	; 0xa0
 8001b38:	d02c      	beq.n	8001b94 <__gnu_unwind_execute+0xd8>
 8001b3a:	2bb0      	cmp	r3, #176	; 0xb0
 8001b3c:	d03f      	beq.n	8001bbe <__gnu_unwind_execute+0x102>
 8001b3e:	2bc0      	cmp	r3, #192	; 0xc0
 8001b40:	d06c      	beq.n	8001c1c <__gnu_unwind_execute+0x160>
 8001b42:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b46:	2bd0      	cmp	r3, #208	; 0xd0
 8001b48:	d10b      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001b4a:	f000 0207 	and.w	r2, r0, #7
 8001b4e:	3201      	adds	r2, #1
 8001b50:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b54:	2305      	movs	r3, #5
 8001b56:	2101      	movs	r1, #1
 8001b58:	4630      	mov	r0, r6
 8001b5a:	f7ff fd89 	bl	8001670 <_Unwind_VRS_Pop>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d0b3      	beq.n	8001aca <__gnu_unwind_execute+0xe>
 8001b62:	2009      	movs	r0, #9
 8001b64:	b005      	add	sp, #20
 8001b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b6a:	f000 030d 	and.w	r3, r0, #13
 8001b6e:	2b0d      	cmp	r3, #13
 8001b70:	d0f7      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001b72:	ad03      	add	r5, sp, #12
 8001b74:	2300      	movs	r3, #0
 8001b76:	f000 020f 	and.w	r2, r0, #15
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	9500      	str	r5, [sp, #0]
 8001b7e:	4630      	mov	r0, r6
 8001b80:	f7ff fb82 	bl	8001288 <_Unwind_VRS_Get>
 8001b84:	2300      	movs	r3, #0
 8001b86:	9500      	str	r5, [sp, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	220d      	movs	r2, #13
 8001b8c:	4630      	mov	r0, r6
 8001b8e:	f7ff fba1 	bl	80012d4 <_Unwind_VRS_Set>
 8001b92:	e79a      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001b94:	43c2      	mvns	r2, r0
 8001b96:	f002 0307 	and.w	r3, r2, #7
 8001b9a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b9e:	411a      	asrs	r2, r3
 8001ba0:	0701      	lsls	r1, r0, #28
 8001ba2:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	bf48      	it	mi
 8001bac:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f7ff fd5c 	bl	8001670 <_Unwind_VRS_Pop>
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d1d2      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bbc:	e785      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001bbe:	28b1      	cmp	r0, #177	; 0xb1
 8001bc0:	d057      	beq.n	8001c72 <__gnu_unwind_execute+0x1b6>
 8001bc2:	28b2      	cmp	r0, #178	; 0xb2
 8001bc4:	d068      	beq.n	8001c98 <__gnu_unwind_execute+0x1dc>
 8001bc6:	28b3      	cmp	r0, #179	; 0xb3
 8001bc8:	f000 8095 	beq.w	8001cf6 <__gnu_unwind_execute+0x23a>
 8001bcc:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001bd0:	2bb4      	cmp	r3, #180	; 0xb4
 8001bd2:	d0c6      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bd4:	f000 0207 	and.w	r2, r0, #7
 8001bd8:	3201      	adds	r2, #1
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001be0:	4619      	mov	r1, r3
 8001be2:	4630      	mov	r0, r6
 8001be4:	f7ff fd44 	bl	8001670 <_Unwind_VRS_Pop>
 8001be8:	2800      	cmp	r0, #0
 8001bea:	d1ba      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bec:	e76d      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001bee:	4638      	mov	r0, r7
 8001bf0:	f7ff ff38 	bl	8001a64 <next_unwind_byte>
 8001bf4:	0224      	lsls	r4, r4, #8
 8001bf6:	4304      	orrs	r4, r0
 8001bf8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bfc:	d0b1      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bfe:	0124      	lsls	r4, r4, #4
 8001c00:	2300      	movs	r3, #0
 8001c02:	b2a2      	uxth	r2, r4
 8001c04:	4619      	mov	r1, r3
 8001c06:	4630      	mov	r0, r6
 8001c08:	f7ff fd32 	bl	8001670 <_Unwind_VRS_Pop>
 8001c0c:	2800      	cmp	r0, #0
 8001c0e:	d1a8      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001c10:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001c14:	bf18      	it	ne
 8001c16:	f04f 0801 	movne.w	r8, #1
 8001c1a:	e756      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001c1c:	28c6      	cmp	r0, #198	; 0xc6
 8001c1e:	d07d      	beq.n	8001d1c <__gnu_unwind_execute+0x260>
 8001c20:	28c7      	cmp	r0, #199	; 0xc7
 8001c22:	f000 8086 	beq.w	8001d32 <__gnu_unwind_execute+0x276>
 8001c26:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c2a:	2bc0      	cmp	r3, #192	; 0xc0
 8001c2c:	f000 8094 	beq.w	8001d58 <__gnu_unwind_execute+0x29c>
 8001c30:	28c8      	cmp	r0, #200	; 0xc8
 8001c32:	f000 809f 	beq.w	8001d74 <__gnu_unwind_execute+0x2b8>
 8001c36:	28c9      	cmp	r0, #201	; 0xc9
 8001c38:	d193      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001c3a:	4638      	mov	r0, r7
 8001c3c:	f7ff ff12 	bl	8001a64 <next_unwind_byte>
 8001c40:	0302      	lsls	r2, r0, #12
 8001c42:	f000 000f 	and.w	r0, r0, #15
 8001c46:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c4a:	3001      	adds	r0, #1
 8001c4c:	4302      	orrs	r2, r0
 8001c4e:	e781      	b.n	8001b54 <__gnu_unwind_execute+0x98>
 8001c50:	ac03      	add	r4, sp, #12
 8001c52:	4643      	mov	r3, r8
 8001c54:	220e      	movs	r2, #14
 8001c56:	4641      	mov	r1, r8
 8001c58:	9400      	str	r4, [sp, #0]
 8001c5a:	4630      	mov	r0, r6
 8001c5c:	f7ff fb14 	bl	8001288 <_Unwind_VRS_Get>
 8001c60:	9400      	str	r4, [sp, #0]
 8001c62:	4630      	mov	r0, r6
 8001c64:	4643      	mov	r3, r8
 8001c66:	220f      	movs	r2, #15
 8001c68:	4641      	mov	r1, r8
 8001c6a:	f7ff fb33 	bl	80012d4 <_Unwind_VRS_Set>
 8001c6e:	4640      	mov	r0, r8
 8001c70:	e778      	b.n	8001b64 <__gnu_unwind_execute+0xa8>
 8001c72:	4638      	mov	r0, r7
 8001c74:	f7ff fef6 	bl	8001a64 <next_unwind_byte>
 8001c78:	2800      	cmp	r0, #0
 8001c7a:	f43f af72 	beq.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c7e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c82:	f47f af6e 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c86:	4602      	mov	r2, r0
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4630      	mov	r0, r6
 8001c8c:	f7ff fcf0 	bl	8001670 <_Unwind_VRS_Pop>
 8001c90:	2800      	cmp	r0, #0
 8001c92:	f47f af66 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c96:	e718      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f10d 090c 	add.w	r9, sp, #12
 8001c9e:	220d      	movs	r2, #13
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f8cd 9000 	str.w	r9, [sp]
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	f7ff faee 	bl	8001288 <_Unwind_VRS_Get>
 8001cac:	4638      	mov	r0, r7
 8001cae:	f7ff fed9 	bl	8001a64 <next_unwind_byte>
 8001cb2:	0602      	lsls	r2, r0, #24
 8001cb4:	f04f 0402 	mov.w	r4, #2
 8001cb8:	d50c      	bpl.n	8001cd4 <__gnu_unwind_execute+0x218>
 8001cba:	9b03      	ldr	r3, [sp, #12]
 8001cbc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001cc0:	40a0      	lsls	r0, r4
 8001cc2:	4403      	add	r3, r0
 8001cc4:	4638      	mov	r0, r7
 8001cc6:	9303      	str	r3, [sp, #12]
 8001cc8:	f7ff fecc 	bl	8001a64 <next_unwind_byte>
 8001ccc:	0603      	lsls	r3, r0, #24
 8001cce:	f104 0407 	add.w	r4, r4, #7
 8001cd2:	d4f2      	bmi.n	8001cba <__gnu_unwind_execute+0x1fe>
 8001cd4:	9b03      	ldr	r3, [sp, #12]
 8001cd6:	f8cd 9000 	str.w	r9, [sp]
 8001cda:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001cde:	40a2      	lsls	r2, r4
 8001ce0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	4414      	add	r4, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	220d      	movs	r2, #13
 8001cec:	4630      	mov	r0, r6
 8001cee:	9403      	str	r4, [sp, #12]
 8001cf0:	f7ff faf0 	bl	80012d4 <_Unwind_VRS_Set>
 8001cf4:	e6e9      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001cf6:	4638      	mov	r0, r7
 8001cf8:	f7ff feb4 	bl	8001a64 <next_unwind_byte>
 8001cfc:	0301      	lsls	r1, r0, #12
 8001cfe:	f000 000f 	and.w	r0, r0, #15
 8001d02:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001d06:	1c42      	adds	r2, r0, #1
 8001d08:	2301      	movs	r3, #1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f7ff fcae 	bl	8001670 <_Unwind_VRS_Pop>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	f47f af24 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d1a:	e6d6      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d1c:	4638      	mov	r0, r7
 8001d1e:	f7ff fea1 	bl	8001a64 <next_unwind_byte>
 8001d22:	0301      	lsls	r1, r0, #12
 8001d24:	f000 000f 	and.w	r0, r0, #15
 8001d28:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001d2c:	1c42      	adds	r2, r0, #1
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e7eb      	b.n	8001d0a <__gnu_unwind_execute+0x24e>
 8001d32:	4638      	mov	r0, r7
 8001d34:	f7ff fe96 	bl	8001a64 <next_unwind_byte>
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	f43f af12 	beq.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d42:	f47f af0e 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d46:	4602      	mov	r2, r0
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4630      	mov	r0, r6
 8001d4c:	f7ff fc90 	bl	8001670 <_Unwind_VRS_Pop>
 8001d50:	2800      	cmp	r0, #0
 8001d52:	f47f af06 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d56:	e6b8      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d58:	f000 020f 	and.w	r2, r0, #15
 8001d5c:	3201      	adds	r2, #1
 8001d5e:	2303      	movs	r3, #3
 8001d60:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d64:	4619      	mov	r1, r3
 8001d66:	4630      	mov	r0, r6
 8001d68:	f7ff fc82 	bl	8001670 <_Unwind_VRS_Pop>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	f47f aef8 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d72:	e6aa      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d74:	4638      	mov	r0, r7
 8001d76:	f7ff fe75 	bl	8001a64 <next_unwind_byte>
 8001d7a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d7e:	f000 030f 	and.w	r3, r0, #15
 8001d82:	3210      	adds	r2, #16
 8001d84:	3301      	adds	r3, #1
 8001d86:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d8a:	e6e3      	b.n	8001b54 <__gnu_unwind_execute+0x98>

08001d8c <__gnu_unwind_frame>:
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d90:	b084      	sub	sp, #16
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	2003      	movs	r0, #3
 8001d96:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d9a:	79dc      	ldrb	r4, [r3, #7]
 8001d9c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001da0:	0212      	lsls	r2, r2, #8
 8001da2:	3308      	adds	r3, #8
 8001da4:	4608      	mov	r0, r1
 8001da6:	a901      	add	r1, sp, #4
 8001da8:	9201      	str	r2, [sp, #4]
 8001daa:	9302      	str	r3, [sp, #8]
 8001dac:	f7ff fe86 	bl	8001abc <__gnu_unwind_execute>
 8001db0:	b004      	add	sp, #16
 8001db2:	bd10      	pop	{r4, pc}

08001db4 <_Unwind_GetRegionStart>:
 8001db4:	b508      	push	{r3, lr}
 8001db6:	f7ff fe7f 	bl	8001ab8 <unwind_UCB_from_context>
 8001dba:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001dbc:	bd08      	pop	{r3, pc}
 8001dbe:	bf00      	nop

08001dc0 <_Unwind_GetLanguageSpecificData>:
 8001dc0:	b508      	push	{r3, lr}
 8001dc2:	f7ff fe79 	bl	8001ab8 <unwind_UCB_from_context>
 8001dc6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001dc8:	79c3      	ldrb	r3, [r0, #7]
 8001dca:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001dce:	3008      	adds	r0, #8
 8001dd0:	bd08      	pop	{r3, pc}
 8001dd2:	bf00      	nop

08001dd4 <_Unwind_GetTextRelBase>:
 8001dd4:	b508      	push	{r3, lr}
 8001dd6:	f007 fca6 	bl	8009726 <abort>
 8001dda:	bf00      	nop

08001ddc <_Unwind_GetDataRelBase>:
 8001ddc:	b508      	push	{r3, lr}
 8001dde:	f7ff fff9 	bl	8001dd4 <_Unwind_GetTextRelBase>
 8001de2:	bf00      	nop

08001de4 <__aeabi_idiv0>:
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop

08001de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dea:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <HAL_InitTick+0x3c>)
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <HAL_InitTick+0x40>)
 8001dee:	7812      	ldrb	r2, [r2, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
{
 8001df2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001df8:	fbb0 f0f2 	udiv	r0, r0, r2
 8001dfc:	fbb3 f0f0 	udiv	r0, r3, r0
 8001e00:	f000 fbb2 	bl	8002568 <HAL_SYSTICK_Config>
 8001e04:	b908      	cbnz	r0, 8001e0a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e06:	2d0f      	cmp	r5, #15
 8001e08:	d901      	bls.n	8001e0e <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001e0c:	bd38      	pop	{r3, r4, r5, pc}
 8001e0e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e10:	4602      	mov	r2, r0
 8001e12:	4629      	mov	r1, r5
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f000 fb62 	bl	80024e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e1c:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <HAL_InitTick+0x44>)
 8001e1e:	4620      	mov	r0, r4
 8001e20:	601d      	str	r5, [r3, #0]
 8001e22:	bd38      	pop	{r3, r4, r5, pc}
 8001e24:	20000000 	.word	0x20000000
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_Init>:
{
 8001e30:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <HAL_Init+0x30>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e3a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e42:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e4a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fb35 	bl	80024bc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	2000      	movs	r0, #0
 8001e54:	f7ff ffc8 	bl	8001de8 <HAL_InitTick>
  HAL_MspInit();
 8001e58:	f003 fb32 	bl	80054c0 <HAL_MspInit>
}
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	bd08      	pop	{r3, pc}
 8001e60:	40023c00 	.word	0x40023c00

08001e64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <HAL_IncTick+0x10>)
 8001e66:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <HAL_IncTick+0x14>)
 8001e68:	6811      	ldr	r1, [r2, #0]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	440b      	add	r3, r1
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	20000764 	.word	0x20000764
 8001e78:	20000000 	.word	0x20000000

08001e7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e7c:	4b01      	ldr	r3, [pc, #4]	; (8001e84 <HAL_GetTick+0x8>)
 8001e7e:	6818      	ldr	r0, [r3, #0]
}
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000764 	.word	0x20000764

08001e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e88:	b538      	push	{r3, r4, r5, lr}
 8001e8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e8c:	f7ff fff6 	bl	8001e7c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e90:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001e92:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001e94:	d002      	beq.n	8001e9c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e96:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <HAL_Delay+0x20>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e9c:	f7ff ffee 	bl	8001e7c <HAL_GetTick>
 8001ea0:	1b40      	subs	r0, r0, r5
 8001ea2:	4284      	cmp	r4, r0
 8001ea4:	d8fa      	bhi.n	8001e9c <HAL_Delay+0x14>
  {
  }
}
 8001ea6:	bd38      	pop	{r3, r4, r5, pc}
 8001ea8:	20000000 	.word	0x20000000

08001eac <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001eac:	2800      	cmp	r0, #0
 8001eae:	d07c      	beq.n	8001faa <HAL_CAN_Init+0xfe>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001eb0:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8001eb4:	b570      	push	{r4, r5, r6, lr}
 8001eb6:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d073      	beq.n	8001fa4 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ebc:	6822      	ldr	r2, [r4, #0]
 8001ebe:	6813      	ldr	r3, [r2, #0]
 8001ec0:	f023 0302 	bic.w	r3, r3, #2
 8001ec4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ec6:	f7ff ffd9 	bl	8001e7c <HAL_GetTick>
 8001eca:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ecc:	e004      	b.n	8001ed8 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ece:	f7ff ffd5 	bl	8001e7c <HAL_GetTick>
 8001ed2:	1b40      	subs	r0, r0, r5
 8001ed4:	280a      	cmp	r0, #10
 8001ed6:	d85c      	bhi.n	8001f92 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ed8:	6823      	ldr	r3, [r4, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	0791      	lsls	r1, r2, #30
 8001ede:	d4f6      	bmi.n	8001ece <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	f042 0201 	orr.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee8:	f7ff ffc8 	bl	8001e7c <HAL_GetTick>
 8001eec:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001eee:	e004      	b.n	8001efa <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ef0:	f7ff ffc4 	bl	8001e7c <HAL_GetTick>
 8001ef4:	1b40      	subs	r0, r0, r5
 8001ef6:	280a      	cmp	r0, #10
 8001ef8:	d84b      	bhi.n	8001f92 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	07d2      	lsls	r2, r2, #31
 8001f00:	d5f6      	bpl.n	8001ef0 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001f02:	7e22      	ldrb	r2, [r4, #24]
 8001f04:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	bf0c      	ite	eq
 8001f0a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f0e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001f12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001f14:	7e62      	ldrb	r2, [r4, #25]
 8001f16:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	bf0c      	ite	eq
 8001f1c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f20:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001f24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001f26:	7ea2      	ldrb	r2, [r4, #26]
 8001f28:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	bf0c      	ite	eq
 8001f2e:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f32:	f022 0220 	bicne.w	r2, r2, #32
 8001f36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f38:	7ee2      	ldrb	r2, [r4, #27]
 8001f3a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	bf0c      	ite	eq
 8001f40:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f44:	f042 0210 	orrne.w	r2, r2, #16
 8001f48:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f4a:	7f22      	ldrb	r2, [r4, #28]
 8001f4c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	bf0c      	ite	eq
 8001f52:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f56:	f022 0208 	bicne.w	r2, r2, #8
 8001f5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f5c:	7f62      	ldrb	r2, [r4, #29]
 8001f5e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	bf0c      	ite	eq
 8001f64:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f68:	f022 0204 	bicne.w	r2, r2, #4
 8001f6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f6e:	68a2      	ldr	r2, [r4, #8]
 8001f70:	68e6      	ldr	r6, [r4, #12]
 8001f72:	6925      	ldr	r5, [r4, #16]
 8001f74:	6960      	ldr	r0, [r4, #20]
 8001f76:	6861      	ldr	r1, [r4, #4]
 8001f78:	4332      	orrs	r2, r6
 8001f7a:	432a      	orrs	r2, r5
 8001f7c:	4302      	orrs	r2, r0
 8001f7e:	3901      	subs	r1, #1
 8001f80:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001f82:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f84:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f86:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001f88:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f8a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001f8c:	f884 5020 	strb.w	r5, [r4, #32]
  return HAL_OK;
 8001f90:	bd70      	pop	{r4, r5, r6, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f94:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f9a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 8001f9c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f9e:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 8001fa2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_CAN_MspInit(hcan);
 8001fa4:	f002 fc32 	bl	800480c <HAL_CAN_MspInit>
 8001fa8:	e788      	b.n	8001ebc <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 8001faa:	2001      	movs	r0, #1
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop

08001fb0 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fb0:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d905      	bls.n	8001fc6 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fc0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fc6:	4b3c      	ldr	r3, [pc, #240]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8001fc8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fcc:	f042 0201 	orr.w	r2, r2, #1
{
 8001fd0:	b4f0      	push	{r4, r5, r6, r7}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fd2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001fd6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fda:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001fde:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001fe2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fe6:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001fe8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001fec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ff0:	694a      	ldr	r2, [r1, #20]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ff2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ff6:	2401      	movs	r4, #1
 8001ff8:	f002 001f 	and.w	r0, r2, #31
 8001ffc:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002000:	43c4      	mvns	r4, r0
 8002002:	4025      	ands	r5, r4
 8002004:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002008:	69cd      	ldr	r5, [r1, #28]
 800200a:	2d00      	cmp	r5, #0
 800200c:	d03a      	beq.n	8002084 <HAL_CAN_ConfigFilter+0xd4>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800200e:	2d01      	cmp	r5, #1
 8002010:	d115      	bne.n	800203e <HAL_CAN_ConfigFilter+0x8e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002012:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8002016:	4305      	orrs	r5, r0
 8002018:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800201c:	00d2      	lsls	r2, r2, #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800201e:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002020:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002022:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002024:	898b      	ldrh	r3, [r1, #12]
 8002026:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800202a:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800202e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002032:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002036:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800203a:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800203e:	698b      	ldr	r3, [r1, #24]
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002040:	4a1d      	ldr	r2, [pc, #116]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002042:	bb9b      	cbnz	r3, 80020ac <HAL_CAN_ConfigFilter+0xfc>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002044:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8002048:	4023      	ands	r3, r4
 800204a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800204e:	690b      	ldr	r3, [r1, #16]
 8002050:	bb2b      	cbnz	r3, 800209e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002052:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8002054:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002058:	4014      	ands	r4, r2
 800205a:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800205e:	6a0b      	ldr	r3, [r1, #32]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d105      	bne.n	8002070 <HAL_CAN_ConfigFilter+0xc0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002064:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8002066:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800206a:	4310      	orrs	r0, r2
 800206c:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8002072:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8002076:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 800207a:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800207c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  }
}
 8002080:	bcf0      	pop	{r4, r5, r6, r7}
 8002082:	4770      	bx	lr
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002084:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8002088:	4025      	ands	r5, r4
 800208a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800208e:	00d2      	lsls	r2, r2, #3
 8002090:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002094:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002096:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002098:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800209a:	880b      	ldrh	r3, [r1, #0]
 800209c:	e7c5      	b.n	800202a <HAL_CAN_ConfigFilter+0x7a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800209e:	4a06      	ldr	r2, [pc, #24]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 80020a0:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 80020a4:	4303      	orrs	r3, r0
 80020a6:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 80020aa:	e7d8      	b.n	800205e <HAL_CAN_ConfigFilter+0xae>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020ac:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 80020b0:	4303      	orrs	r3, r0
 80020b2:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 80020b6:	e7ca      	b.n	800204e <HAL_CAN_ConfigFilter+0x9e>
 80020b8:	40006400 	.word	0x40006400

080020bc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80020bc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80020be:	f890 3020 	ldrb.w	r3, [r0, #32]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d005      	beq.n	80020d2 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80020c6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80020c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020cc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80020ce:	2001      	movs	r0, #1
  }
}
 80020d0:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020d2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80020d4:	2302      	movs	r3, #2
 80020d6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020da:	6813      	ldr	r3, [r2, #0]
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 80020e4:	f7ff feca 	bl	8001e7c <HAL_GetTick>
 80020e8:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020ea:	e004      	b.n	80020f6 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020ec:	f7ff fec6 	bl	8001e7c <HAL_GetTick>
 80020f0:	1b40      	subs	r0, r0, r5
 80020f2:	280a      	cmp	r0, #10
 80020f4:	d807      	bhi.n	8002106 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020f6:	6823      	ldr	r3, [r4, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f013 0301 	ands.w	r3, r3, #1
 80020fe:	d1f5      	bne.n	80020ec <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002100:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8002102:	4618      	mov	r0, r3
 8002104:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002106:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8002108:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800210a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800210e:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 8002112:	f884 2020 	strb.w	r2, [r4, #32]
        return HAL_ERROR;
 8002116:	bd38      	pop	{r3, r4, r5, pc}

08002118 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 800211c:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002120:	3c01      	subs	r4, #1
 8002122:	2c01      	cmp	r4, #1
 8002124:	d906      	bls.n	8002134 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002126:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002128:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800212c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800212e:	2001      	movs	r0, #1
  }
}
 8002130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002134:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002136:	2900      	cmp	r1, #0
 8002138:	d05a      	beq.n	80021f0 <HAL_CAN_GetRxMessage+0xd8>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800213a:	692c      	ldr	r4, [r5, #16]
 800213c:	07a4      	lsls	r4, r4, #30
 800213e:	d05a      	beq.n	80021f6 <HAL_CAN_GetRxMessage+0xde>
 8002140:	010c      	lsls	r4, r1, #4
 8002142:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002144:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8002148:	f007 0704 	and.w	r7, r7, #4
 800214c:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800214e:	2f00      	cmp	r7, #0
 8002150:	d15f      	bne.n	8002212 <HAL_CAN_GetRxMessage+0xfa>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002152:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8002156:	0d7f      	lsrs	r7, r7, #21
 8002158:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800215a:	f8d6 c1b0 	ldr.w	ip, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800215e:	f8d6 e1b4 	ldr.w	lr, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002162:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002166:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800216a:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800216c:	f3cc 0c40 	ubfx	ip, ip, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002170:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002174:	f8c2 c00c 	str.w	ip, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002178:	f00e 050f 	and.w	r5, lr, #15
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800217c:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002180:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002182:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002184:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002186:	6156      	str	r6, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002188:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800218c:	6802      	ldr	r2, [r0, #0]
 800218e:	4422      	add	r2, r4
 8002190:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002194:	0a12      	lsrs	r2, r2, #8
 8002196:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002198:	6802      	ldr	r2, [r0, #0]
 800219a:	4422      	add	r2, r4
 800219c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80021a0:	0c12      	lsrs	r2, r2, #16
 80021a2:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80021a4:	6802      	ldr	r2, [r0, #0]
 80021a6:	4422      	add	r2, r4
 80021a8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80021ac:	0e12      	lsrs	r2, r2, #24
 80021ae:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80021b0:	6802      	ldr	r2, [r0, #0]
 80021b2:	4422      	add	r2, r4
 80021b4:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80021b8:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80021ba:	6802      	ldr	r2, [r0, #0]
 80021bc:	4422      	add	r2, r4
 80021be:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80021c2:	0a12      	lsrs	r2, r2, #8
 80021c4:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80021c6:	6802      	ldr	r2, [r0, #0]
 80021c8:	4422      	add	r2, r4
 80021ca:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80021ce:	0c12      	lsrs	r2, r2, #16
 80021d0:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80021d2:	6802      	ldr	r2, [r0, #0]
 80021d4:	4414      	add	r4, r2
 80021d6:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 80021da:	0e12      	lsrs	r2, r2, #24
 80021dc:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80021de:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021e0:	b981      	cbnz	r1, 8002204 <HAL_CAN_GetRxMessage+0xec>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80021e2:	68d3      	ldr	r3, [r2, #12]
 80021e4:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 80021e8:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80021ea:	60d3      	str	r3, [r2, #12]
 80021ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80021f0:	68ec      	ldr	r4, [r5, #12]
 80021f2:	07a6      	lsls	r6, r4, #30
 80021f4:	d1a4      	bne.n	8002140 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80021f6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021fc:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 80021fe:	2001      	movs	r0, #1
 8002200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002204:	6913      	ldr	r3, [r2, #16]
 8002206:	f043 0320 	orr.w	r3, r3, #32
 800220a:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 800220c:	2000      	movs	r0, #0
 800220e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002212:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8002216:	08ff      	lsrs	r7, r7, #3
 8002218:	6057      	str	r7, [r2, #4]
 800221a:	e79e      	b.n	800215a <HAL_CAN_GetRxMessage+0x42>

0800221c <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 800221c:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002220:	3b01      	subs	r3, #1
 8002222:	2b01      	cmp	r3, #1
 8002224:	d905      	bls.n	8002232 <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002226:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002228:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800222c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800222e:	2001      	movs	r0, #1
  }
}
 8002230:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002232:	6802      	ldr	r2, [r0, #0]
 8002234:	6953      	ldr	r3, [r2, #20]
 8002236:	4319      	orrs	r1, r3
 8002238:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 800223a:	2000      	movs	r0, #0
 800223c:	4770      	bx	lr
 800223e:	bf00      	nop

08002240 <HAL_CAN_TxMailbox0CompleteCallback>:
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop

08002244 <HAL_CAN_TxMailbox1CompleteCallback>:
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop

08002248 <HAL_CAN_TxMailbox2CompleteCallback>:
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop

0800224c <HAL_CAN_TxMailbox0AbortCallback>:
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop

08002250 <HAL_CAN_TxMailbox1AbortCallback>:
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop

08002254 <HAL_CAN_TxMailbox2AbortCallback>:
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop

08002258 <HAL_CAN_RxFifo1FullCallback>:
 8002258:	4770      	bx	lr
 800225a:	bf00      	nop

0800225c <HAL_CAN_SleepCallback>:
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop

08002260 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop

08002264 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop

08002268 <HAL_CAN_IRQHandler>:
{
 8002268:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800226c:	6803      	ldr	r3, [r0, #0]
 800226e:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002270:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002274:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002276:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800227a:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800227e:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002282:	f014 0501 	ands.w	r5, r4, #1
{
 8002286:	4606      	mov	r6, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002288:	d025      	beq.n	80022d6 <HAL_CAN_IRQHandler+0x6e>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800228a:	f017 0501 	ands.w	r5, r7, #1
 800228e:	f040 809f 	bne.w	80023d0 <HAL_CAN_IRQHandler+0x168>
 8002292:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002296:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800229a:	05f8      	lsls	r0, r7, #23
 800229c:	d50d      	bpl.n	80022ba <HAL_CAN_IRQHandler+0x52>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800229e:	6833      	ldr	r3, [r6, #0]
 80022a0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80022a4:	6098      	str	r0, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80022a6:	05bb      	lsls	r3, r7, #22
 80022a8:	f100 80ca 	bmi.w	8002440 <HAL_CAN_IRQHandler+0x1d8>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80022ac:	0578      	lsls	r0, r7, #21
 80022ae:	f100 80da 	bmi.w	8002466 <HAL_CAN_IRQHandler+0x1fe>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80022b2:	053b      	lsls	r3, r7, #20
 80022b4:	f140 80eb 	bpl.w	800248e <HAL_CAN_IRQHandler+0x226>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80022b8:	460d      	mov	r5, r1
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80022ba:	03f8      	lsls	r0, r7, #15
 80022bc:	d50b      	bpl.n	80022d6 <HAL_CAN_IRQHandler+0x6e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80022be:	6833      	ldr	r3, [r6, #0]
 80022c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80022c4:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80022c6:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80022c8:	f100 80b6 	bmi.w	8002438 <HAL_CAN_IRQHandler+0x1d0>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80022cc:	037a      	lsls	r2, r7, #13
 80022ce:	f140 80cc 	bpl.w	800246a <HAL_CAN_IRQHandler+0x202>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80022d2:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80022d6:	0727      	lsls	r7, r4, #28
 80022d8:	d502      	bpl.n	80022e0 <HAL_CAN_IRQHandler+0x78>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80022da:	f01b 0f10 	tst.w	fp, #16
 80022de:	d171      	bne.n	80023c4 <HAL_CAN_IRQHandler+0x15c>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80022e0:	0760      	lsls	r0, r4, #29
 80022e2:	d503      	bpl.n	80022ec <HAL_CAN_IRQHandler+0x84>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80022e4:	f01b 0f08 	tst.w	fp, #8
 80022e8:	f040 8082 	bne.w	80023f0 <HAL_CAN_IRQHandler+0x188>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80022ec:	07a1      	lsls	r1, r4, #30
 80022ee:	d504      	bpl.n	80022fa <HAL_CAN_IRQHandler+0x92>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80022f0:	6833      	ldr	r3, [r6, #0]
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	079a      	lsls	r2, r3, #30
 80022f6:	f040 8090 	bne.w	800241a <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80022fa:	0663      	lsls	r3, r4, #25
 80022fc:	d502      	bpl.n	8002304 <HAL_CAN_IRQHandler+0x9c>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80022fe:	f019 0f10 	tst.w	r9, #16
 8002302:	d159      	bne.n	80023b8 <HAL_CAN_IRQHandler+0x150>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002304:	06a7      	lsls	r7, r4, #26
 8002306:	d503      	bpl.n	8002310 <HAL_CAN_IRQHandler+0xa8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002308:	f019 0f08 	tst.w	r9, #8
 800230c:	f040 8089 	bne.w	8002422 <HAL_CAN_IRQHandler+0x1ba>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002310:	06e0      	lsls	r0, r4, #27
 8002312:	d504      	bpl.n	800231e <HAL_CAN_IRQHandler+0xb6>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002314:	6833      	ldr	r3, [r6, #0]
 8002316:	691b      	ldr	r3, [r3, #16]
 8002318:	0799      	lsls	r1, r3, #30
 800231a:	f040 8089 	bne.w	8002430 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800231e:	03a2      	lsls	r2, r4, #14
 8002320:	d502      	bpl.n	8002328 <HAL_CAN_IRQHandler+0xc0>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002322:	f018 0f10 	tst.w	r8, #16
 8002326:	d16a      	bne.n	80023fe <HAL_CAN_IRQHandler+0x196>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002328:	03e3      	lsls	r3, r4, #15
 800232a:	d502      	bpl.n	8002332 <HAL_CAN_IRQHandler+0xca>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800232c:	f018 0f08 	tst.w	r8, #8
 8002330:	d16c      	bne.n	800240c <HAL_CAN_IRQHandler+0x1a4>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002332:	0427      	lsls	r7, r4, #16
 8002334:	d505      	bpl.n	8002342 <HAL_CAN_IRQHandler+0xda>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002336:	f018 0f04 	tst.w	r8, #4
 800233a:	d10b      	bne.n	8002354 <HAL_CAN_IRQHandler+0xec>
 800233c:	6833      	ldr	r3, [r6, #0]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800233e:	2204      	movs	r2, #4
 8002340:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002342:	b12d      	cbz	r5, 8002350 <HAL_CAN_IRQHandler+0xe8>
    hcan->ErrorCode |= errorcode;
 8002344:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002346:	431d      	orrs	r5, r3
 8002348:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 800234a:	4630      	mov	r0, r6
 800234c:	f7ff ff8a 	bl	8002264 <HAL_CAN_ErrorCallback>
 8002350:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002354:	05e0      	lsls	r0, r4, #23
 8002356:	d504      	bpl.n	8002362 <HAL_CAN_IRQHandler+0xfa>
 8002358:	f01a 0f01 	tst.w	sl, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 800235c:	bf18      	it	ne
 800235e:	f045 0501 	orrne.w	r5, r5, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002362:	05a1      	lsls	r1, r4, #22
 8002364:	d504      	bpl.n	8002370 <HAL_CAN_IRQHandler+0x108>
 8002366:	f01a 0f02 	tst.w	sl, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 800236a:	bf18      	it	ne
 800236c:	f045 0502 	orrne.w	r5, r5, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002370:	0562      	lsls	r2, r4, #21
 8002372:	d504      	bpl.n	800237e <HAL_CAN_IRQHandler+0x116>
 8002374:	f01a 0f04 	tst.w	sl, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8002378:	bf18      	it	ne
 800237a:	f045 0504 	orrne.w	r5, r5, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800237e:	0523      	lsls	r3, r4, #20
 8002380:	d5dc      	bpl.n	800233c <HAL_CAN_IRQHandler+0xd4>
 8002382:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 8002386:	d0d9      	beq.n	800233c <HAL_CAN_IRQHandler+0xd4>
        switch (esrflags & CAN_ESR_LEC)
 8002388:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 800238c:	f000 808d 	beq.w	80024aa <HAL_CAN_IRQHandler+0x242>
 8002390:	d970      	bls.n	8002474 <HAL_CAN_IRQHandler+0x20c>
 8002392:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8002396:	f000 8085 	beq.w	80024a4 <HAL_CAN_IRQHandler+0x23c>
 800239a:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 800239e:	f000 8087 	beq.w	80024b0 <HAL_CAN_IRQHandler+0x248>
 80023a2:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 80023a6:	d101      	bne.n	80023ac <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_BR;
 80023a8:	f045 0540 	orr.w	r5, r5, #64	; 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80023ac:	6833      	ldr	r3, [r6, #0]
 80023ae:	699a      	ldr	r2, [r3, #24]
 80023b0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023b4:	619a      	str	r2, [r3, #24]
 80023b6:	e7c2      	b.n	800233e <HAL_CAN_IRQHandler+0xd6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80023b8:	6833      	ldr	r3, [r6, #0]
 80023ba:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80023bc:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80023c0:	611a      	str	r2, [r3, #16]
 80023c2:	e79f      	b.n	8002304 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80023c4:	6833      	ldr	r3, [r6, #0]
 80023c6:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80023c8:	f445 7500 	orr.w	r5, r5, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	e787      	b.n	80022e0 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80023d0:	2201      	movs	r2, #1
 80023d2:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80023d4:	07bb      	lsls	r3, r7, #30
 80023d6:	d437      	bmi.n	8002448 <HAL_CAN_IRQHandler+0x1e0>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80023d8:	077d      	lsls	r5, r7, #29
 80023da:	d43d      	bmi.n	8002458 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80023dc:	f017 0508 	ands.w	r5, r7, #8
 80023e0:	d059      	beq.n	8002496 <HAL_CAN_IRQHandler+0x22e>
 80023e2:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 80023e6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80023ea:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80023ee:	e754      	b.n	800229a <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80023f0:	6833      	ldr	r3, [r6, #0]
 80023f2:	2208      	movs	r2, #8
 80023f4:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80023f6:	4630      	mov	r0, r6
 80023f8:	f001 fd5c 	bl	8003eb4 <HAL_CAN_RxFifo0FullCallback>
 80023fc:	e776      	b.n	80022ec <HAL_CAN_IRQHandler+0x84>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80023fe:	6833      	ldr	r3, [r6, #0]
 8002400:	2210      	movs	r2, #16
 8002402:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8002404:	4630      	mov	r0, r6
 8002406:	f7ff ff29 	bl	800225c <HAL_CAN_SleepCallback>
 800240a:	e78d      	b.n	8002328 <HAL_CAN_IRQHandler+0xc0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800240c:	6833      	ldr	r3, [r6, #0]
 800240e:	2208      	movs	r2, #8
 8002410:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002412:	4630      	mov	r0, r6
 8002414:	f7ff ff24 	bl	8002260 <HAL_CAN_WakeUpFromRxMsgCallback>
 8002418:	e78b      	b.n	8002332 <HAL_CAN_IRQHandler+0xca>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800241a:	4630      	mov	r0, r6
 800241c:	f001 fcf8 	bl	8003e10 <HAL_CAN_RxFifo0MsgPendingCallback>
 8002420:	e76b      	b.n	80022fa <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002422:	6833      	ldr	r3, [r6, #0]
 8002424:	2208      	movs	r2, #8
 8002426:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002428:	4630      	mov	r0, r6
 800242a:	f7ff ff15 	bl	8002258 <HAL_CAN_RxFifo1FullCallback>
 800242e:	e76f      	b.n	8002310 <HAL_CAN_IRQHandler+0xa8>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002430:	4630      	mov	r0, r6
 8002432:	f001 fd49 	bl	8003ec8 <HAL_CAN_RxFifo1MsgPendingCallback>
 8002436:	e772      	b.n	800231e <HAL_CAN_IRQHandler+0xb6>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002438:	4630      	mov	r0, r6
 800243a:	f7ff ff05 	bl	8002248 <HAL_CAN_TxMailbox2CompleteCallback>
 800243e:	e74a      	b.n	80022d6 <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002440:	4630      	mov	r0, r6
 8002442:	f7ff feff 	bl	8002244 <HAL_CAN_TxMailbox1CompleteCallback>
 8002446:	e738      	b.n	80022ba <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002448:	f7ff fefa 	bl	8002240 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800244c:	2500      	movs	r5, #0
 800244e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002452:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002456:	e720      	b.n	800229a <HAL_CAN_IRQHandler+0x32>
 8002458:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 800245c:	f44f 5220 	mov.w	r2, #10240	; 0x2800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002460:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8002464:	e719      	b.n	800229a <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002466:	4615      	mov	r5, r2
 8002468:	e727      	b.n	80022ba <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800246a:	033b      	lsls	r3, r7, #12
 800246c:	d50b      	bpl.n	8002486 <HAL_CAN_IRQHandler+0x21e>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800246e:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 8002472:	e730      	b.n	80022d6 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8002474:	f1ba 0f10 	cmp.w	sl, #16
 8002478:	d01d      	beq.n	80024b6 <HAL_CAN_IRQHandler+0x24e>
 800247a:	f1ba 0f20 	cmp.w	sl, #32
 800247e:	d195      	bne.n	80023ac <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002480:	f045 0510 	orr.w	r5, r5, #16
            break;
 8002484:	e792      	b.n	80023ac <HAL_CAN_IRQHandler+0x144>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002486:	4630      	mov	r0, r6
 8002488:	f7ff fee4 	bl	8002254 <HAL_CAN_TxMailbox2AbortCallback>
 800248c:	e723      	b.n	80022d6 <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800248e:	4630      	mov	r0, r6
 8002490:	f7ff fede 	bl	8002250 <HAL_CAN_TxMailbox1AbortCallback>
 8002494:	e711      	b.n	80022ba <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002496:	f7ff fed9 	bl	800224c <HAL_CAN_TxMailbox0AbortCallback>
 800249a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800249e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80024a2:	e6fa      	b.n	800229a <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 80024a4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
            break;
 80024a8:	e780      	b.n	80023ac <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_ACK;
 80024aa:	f045 0520 	orr.w	r5, r5, #32
            break;
 80024ae:	e77d      	b.n	80023ac <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_CRC;
 80024b0:	f445 7580 	orr.w	r5, r5, #256	; 0x100
            break;
 80024b4:	e77a      	b.n	80023ac <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_STF;
 80024b6:	f045 0508 	orr.w	r5, r5, #8
            break;
 80024ba:	e777      	b.n	80023ac <HAL_CAN_IRQHandler+0x144>

080024bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024bc:	4a07      	ldr	r2, [pc, #28]	; (80024dc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80024be:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024c0:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80024c4:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c6:	0200      	lsls	r0, r0, #8
 80024c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024cc:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80024d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80024d4:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80024d6:	60d3      	str	r3, [r2, #12]
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e0:	4b18      	ldr	r3, [pc, #96]	; (8002544 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024e2:	b470      	push	{r4, r5, r6}
 80024e4:	68dc      	ldr	r4, [r3, #12]
 80024e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ea:	f1c4 0607 	rsb	r6, r4, #7
 80024ee:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f0:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f4:	bf28      	it	cs
 80024f6:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024f8:	2b06      	cmp	r3, #6
 80024fa:	d917      	bls.n	800252c <HAL_NVIC_SetPriority+0x4c>
 80024fc:	3c03      	subs	r4, #3
 80024fe:	2501      	movs	r5, #1
 8002500:	40a5      	lsls	r5, r4
 8002502:	3d01      	subs	r5, #1
 8002504:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002506:	2301      	movs	r3, #1
 8002508:	40b3      	lsls	r3, r6
 800250a:	3b01      	subs	r3, #1
 800250c:	4019      	ands	r1, r3
 800250e:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8002510:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002512:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8002516:	db0c      	blt.n	8002532 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002518:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800251c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8002520:	0109      	lsls	r1, r1, #4
 8002522:	b2c9      	uxtb	r1, r1
 8002524:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002528:	bc70      	pop	{r4, r5, r6}
 800252a:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800252c:	2200      	movs	r2, #0
 800252e:	4614      	mov	r4, r2
 8002530:	e7e9      	b.n	8002506 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002532:	4b05      	ldr	r3, [pc, #20]	; (8002548 <HAL_NVIC_SetPriority+0x68>)
 8002534:	f000 000f 	and.w	r0, r0, #15
 8002538:	0109      	lsls	r1, r1, #4
 800253a:	4403      	add	r3, r0
 800253c:	b2c9      	uxtb	r1, r1
 800253e:	7619      	strb	r1, [r3, #24]
 8002540:	bc70      	pop	{r4, r5, r6}
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00
 8002548:	e000ecfc 	.word	0xe000ecfc

0800254c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800254c:	2800      	cmp	r0, #0
 800254e:	db07      	blt.n	8002560 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002550:	f000 011f 	and.w	r1, r0, #31
 8002554:	2301      	movs	r3, #1
 8002556:	0940      	lsrs	r0, r0, #5
 8002558:	4a02      	ldr	r2, [pc, #8]	; (8002564 <HAL_NVIC_EnableIRQ+0x18>)
 800255a:	408b      	lsls	r3, r1
 800255c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	e000e100 	.word	0xe000e100

08002568 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002568:	3801      	subs	r0, #1
 800256a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800256e:	d20e      	bcs.n	800258e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002572:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002574:	4c08      	ldr	r4, [pc, #32]	; (8002598 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002576:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002578:	20f0      	movs	r0, #240	; 0xf0
 800257a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800257e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002580:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002582:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002586:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8002588:	f85d 4b04 	ldr.w	r4, [sp], #4
 800258c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800258e:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	e000e010 	.word	0xe000e010
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800259c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800259e:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80025a0:	f7ff fc6c 	bl	8001e7c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025a4:	2c00      	cmp	r4, #0
 80025a6:	d073      	beq.n	8002690 <HAL_DMA_Init+0xf4>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80025a8:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80025aa:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80025ac:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80025b0:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 80025b2:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 80025b4:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 80025b8:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 80025bc:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 80025be:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025c0:	e005      	b.n	80025ce <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025c2:	f7ff fc5b 	bl	8001e7c <HAL_GetTick>
 80025c6:	1b40      	subs	r0, r0, r5
 80025c8:	2805      	cmp	r0, #5
 80025ca:	d83b      	bhi.n	8002644 <HAL_DMA_Init+0xa8>
 80025cc:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	07d1      	lsls	r1, r2, #31
 80025d2:	d4f6      	bmi.n	80025c2 <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d4:	68a7      	ldr	r7, [r4, #8]
 80025d6:	6862      	ldr	r2, [r4, #4]
 80025d8:	68e6      	ldr	r6, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025da:	6925      	ldr	r5, [r4, #16]
 80025dc:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025de:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025e0:	433a      	orrs	r2, r7
 80025e2:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025e4:	432a      	orrs	r2, r5
 80025e6:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025e8:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ea:	6a25      	ldr	r5, [r4, #32]
  tmp = hdma->Instance->CR;
 80025ec:	681f      	ldr	r7, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025ee:	4e35      	ldr	r6, [pc, #212]	; (80026c4 <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025f0:	4302      	orrs	r2, r0
 80025f2:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025f4:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 80025f6:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025f8:	403e      	ands	r6, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025fa:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025fc:	ea42 0206 	orr.w	r2, r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002600:	d027      	beq.n	8002652 <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002602:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002604:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002606:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800260a:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800260c:	b2da      	uxtb	r2, r3
 800260e:	4d2e      	ldr	r5, [pc, #184]	; (80026c8 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 8002610:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002612:	3a10      	subs	r2, #16
 8002614:	fba5 1202 	umull	r1, r2, r5, r2
 8002618:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800261a:	482c      	ldr	r0, [pc, #176]	; (80026cc <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800261c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002620:	5c81      	ldrb	r1, [r0, r2]
 8002622:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002624:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8002628:	2a03      	cmp	r2, #3
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800262a:	bf88      	it	hi
 800262c:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800262e:	223f      	movs	r2, #63	; 0x3f
 8002630:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8002632:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002634:	2100      	movs	r1, #0
 8002636:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 8002638:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800263a:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800263c:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800263e:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8002642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002644:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002646:	2220      	movs	r2, #32
 8002648:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 800264a:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800264c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002652:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8002654:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 8002656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002658:	4329      	orrs	r1, r5
 800265a:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 800265c:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 800265e:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8002660:	f046 0104 	orr.w	r1, r6, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002664:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8002668:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800266a:	2d00      	cmp	r5, #0
 800266c:	d0ce      	beq.n	800260c <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800266e:	b188      	cbz	r0, 8002694 <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002670:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8002674:	d018      	beq.n	80026a8 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002676:	2e02      	cmp	r6, #2
 8002678:	d903      	bls.n	8002682 <HAL_DMA_Init+0xe6>
 800267a:	2e03      	cmp	r6, #3
 800267c:	d1c6      	bne.n	800260c <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800267e:	01ea      	lsls	r2, r5, #7
 8002680:	d5c4      	bpl.n	800260c <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 8002682:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002684:	2240      	movs	r2, #64	; 0x40
 8002686:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 8002688:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 800268a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 800268e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002690:	2001      	movs	r0, #1
 8002692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 8002694:	2e01      	cmp	r6, #1
 8002696:	d003      	beq.n	80026a0 <HAL_DMA_Init+0x104>
 8002698:	d3f1      	bcc.n	800267e <HAL_DMA_Init+0xe2>
 800269a:	2e02      	cmp	r6, #2
 800269c:	d1b6      	bne.n	800260c <HAL_DMA_Init+0x70>
 800269e:	e7ee      	b.n	800267e <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026a0:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80026a4:	d1b2      	bne.n	800260c <HAL_DMA_Init+0x70>
 80026a6:	e7ec      	b.n	8002682 <HAL_DMA_Init+0xe6>
    switch (tmp)
 80026a8:	2e03      	cmp	r6, #3
 80026aa:	d8af      	bhi.n	800260c <HAL_DMA_Init+0x70>
 80026ac:	a201      	add	r2, pc, #4	; (adr r2, 80026b4 <HAL_DMA_Init+0x118>)
 80026ae:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 80026b2:	bf00      	nop
 80026b4:	08002683 	.word	0x08002683
 80026b8:	0800267f 	.word	0x0800267f
 80026bc:	08002683 	.word	0x08002683
 80026c0:	080026a1 	.word	0x080026a1
 80026c4:	f010803f 	.word	0xf010803f
 80026c8:	aaaaaaab 	.word	0xaaaaaaab
 80026cc:	08009824 	.word	0x08009824

080026d0 <HAL_DMA_IRQHandler>:
{
 80026d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026d2:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 80026d4:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026d6:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 80026d8:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026da:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80026dc:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026de:	4962      	ldr	r1, [pc, #392]	; (8002868 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026e0:	2208      	movs	r2, #8
 80026e2:	409a      	lsls	r2, r3
 80026e4:	4215      	tst	r5, r2
{
 80026e6:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80026e8:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026ea:	d003      	beq.n	80026f4 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026ec:	6801      	ldr	r1, [r0, #0]
 80026ee:	6808      	ldr	r0, [r1, #0]
 80026f0:	0740      	lsls	r0, r0, #29
 80026f2:	d476      	bmi.n	80027e2 <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026f4:	2201      	movs	r2, #1
 80026f6:	409a      	lsls	r2, r3
 80026f8:	4215      	tst	r5, r2
 80026fa:	d003      	beq.n	8002704 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80026fc:	6821      	ldr	r1, [r4, #0]
 80026fe:	6949      	ldr	r1, [r1, #20]
 8002700:	0608      	lsls	r0, r1, #24
 8002702:	d468      	bmi.n	80027d6 <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002704:	2204      	movs	r2, #4
 8002706:	409a      	lsls	r2, r3
 8002708:	4215      	tst	r5, r2
 800270a:	d003      	beq.n	8002714 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800270c:	6821      	ldr	r1, [r4, #0]
 800270e:	6809      	ldr	r1, [r1, #0]
 8002710:	0789      	lsls	r1, r1, #30
 8002712:	d45a      	bmi.n	80027ca <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002714:	2210      	movs	r2, #16
 8002716:	409a      	lsls	r2, r3
 8002718:	4215      	tst	r5, r2
 800271a:	d003      	beq.n	8002724 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800271c:	6821      	ldr	r1, [r4, #0]
 800271e:	6808      	ldr	r0, [r1, #0]
 8002720:	0700      	lsls	r0, r0, #28
 8002722:	d43f      	bmi.n	80027a4 <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002724:	2220      	movs	r2, #32
 8002726:	409a      	lsls	r2, r3
 8002728:	4215      	tst	r5, r2
 800272a:	d003      	beq.n	8002734 <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800272c:	6821      	ldr	r1, [r4, #0]
 800272e:	6808      	ldr	r0, [r1, #0]
 8002730:	06c0      	lsls	r0, r0, #27
 8002732:	d425      	bmi.n	8002780 <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002734:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002736:	b30b      	cbz	r3, 800277c <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002738:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800273a:	07da      	lsls	r2, r3, #31
 800273c:	d51a      	bpl.n	8002774 <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 800273e:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8002740:	6821      	ldr	r1, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8002742:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8002746:	680b      	ldr	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002748:	4a48      	ldr	r2, [pc, #288]	; (800286c <HAL_DMA_IRQHandler+0x19c>)
      __HAL_DMA_DISABLE(hdma);
 800274a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800274e:	fba2 0206 	umull	r0, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 8002752:	600b      	str	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002754:	0a92      	lsrs	r2, r2, #10
 8002756:	e002      	b.n	800275e <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002758:	680b      	ldr	r3, [r1, #0]
 800275a:	07db      	lsls	r3, r3, #31
 800275c:	d504      	bpl.n	8002768 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 800275e:	9b01      	ldr	r3, [sp, #4]
 8002760:	3301      	adds	r3, #1
 8002762:	429a      	cmp	r2, r3
 8002764:	9301      	str	r3, [sp, #4]
 8002766:	d2f7      	bcs.n	8002758 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8002768:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 800276a:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 800276c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002770:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8002774:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002776:	b10b      	cbz	r3, 800277c <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 8002778:	4620      	mov	r0, r4
 800277a:	4798      	blx	r3
}
 800277c:	b003      	add	sp, #12
 800277e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002780:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002782:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002786:	2a05      	cmp	r2, #5
 8002788:	d03b      	beq.n	8002802 <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800278a:	680b      	ldr	r3, [r1, #0]
 800278c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002790:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002792:	d054      	beq.n	800283e <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002794:	0319      	lsls	r1, r3, #12
 8002796:	d55f      	bpl.n	8002858 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8002798:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800279a:	2b00      	cmp	r3, #0
 800279c:	d0ca      	beq.n	8002734 <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 800279e:	4620      	mov	r0, r4
 80027a0:	4798      	blx	r3
 80027a2:	e7c7      	b.n	8002734 <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027a4:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027a6:	680a      	ldr	r2, [r1, #0]
 80027a8:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ac:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027ae:	d122      	bne.n	80027f6 <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027b0:	05d2      	lsls	r2, r2, #23
 80027b2:	d403      	bmi.n	80027bc <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027b4:	680a      	ldr	r2, [r1, #0]
 80027b6:	f022 0208 	bic.w	r2, r2, #8
 80027ba:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 80027bc:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80027be:	2a00      	cmp	r2, #0
 80027c0:	d0b0      	beq.n	8002724 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 80027c2:	4620      	mov	r0, r4
 80027c4:	4790      	blx	r2
 80027c6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80027c8:	e7ac      	b.n	8002724 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80027ca:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027cc:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80027ce:	f042 0204 	orr.w	r2, r2, #4
 80027d2:	6562      	str	r2, [r4, #84]	; 0x54
 80027d4:	e79e      	b.n	8002714 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027d6:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027d8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80027da:	f042 0202 	orr.w	r2, r2, #2
 80027de:	6562      	str	r2, [r4, #84]	; 0x54
 80027e0:	e790      	b.n	8002704 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027e2:	6808      	ldr	r0, [r1, #0]
 80027e4:	f020 0004 	bic.w	r0, r0, #4
 80027e8:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027ea:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027ec:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	6562      	str	r2, [r4, #84]	; 0x54
 80027f4:	e77e      	b.n	80026f4 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027f6:	0311      	lsls	r1, r2, #12
 80027f8:	d5e0      	bpl.n	80027bc <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027fa:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80027fc:	2a00      	cmp	r2, #0
 80027fe:	d1e0      	bne.n	80027c2 <HAL_DMA_IRQHandler+0xf2>
 8002800:	e790      	b.n	8002724 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002802:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002804:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002806:	f022 0216 	bic.w	r2, r2, #22
 800280a:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800280c:	694a      	ldr	r2, [r1, #20]
 800280e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002812:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002814:	b320      	cbz	r0, 8002860 <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002816:	680a      	ldr	r2, [r1, #0]
 8002818:	f022 0208 	bic.w	r2, r2, #8
 800281c:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800281e:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8002820:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 8002826:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 8002828:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800282a:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 800282c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8002830:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8002834:	2900      	cmp	r1, #0
 8002836:	d0a1      	beq.n	800277c <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 8002838:	4620      	mov	r0, r4
 800283a:	4788      	blx	r1
 800283c:	e79e      	b.n	800277c <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800283e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8002842:	d1a9      	bne.n	8002798 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002844:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002846:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002848:	f022 0210 	bic.w	r2, r2, #16
 800284c:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800284e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8002852:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 8002856:	e79f      	b.n	8002798 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8002858:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800285a:	2b00      	cmp	r3, #0
 800285c:	d19f      	bne.n	800279e <HAL_DMA_IRQHandler+0xce>
 800285e:	e769      	b.n	8002734 <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002860:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8002862:	2a00      	cmp	r2, #0
 8002864:	d1d7      	bne.n	8002816 <HAL_DMA_IRQHandler+0x146>
 8002866:	e7da      	b.n	800281e <HAL_DMA_IRQHandler+0x14e>
 8002868:	20000008 	.word	0x20000008
 800286c:	1b4e81b5 	.word	0x1b4e81b5

08002870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002874:	f8d1 c000 	ldr.w	ip, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002878:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8002a78 <HAL_GPIO_Init+0x208>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800287c:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8002a7c <HAL_GPIO_Init+0x20c>
{
 8002880:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002882:	2500      	movs	r5, #0
 8002884:	e003      	b.n	800288e <HAL_GPIO_Init+0x1e>
 8002886:	3501      	adds	r5, #1
 8002888:	2d10      	cmp	r5, #16
 800288a:	f000 8093 	beq.w	80029b4 <HAL_GPIO_Init+0x144>
    ioposition = 0x01U << position;
 800288e:	2301      	movs	r3, #1
 8002890:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002892:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 8002896:	4293      	cmp	r3, r2
 8002898:	d1f5      	bne.n	8002886 <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800289a:	684e      	ldr	r6, [r1, #4]
 800289c:	f026 0a10 	bic.w	sl, r6, #16
 80028a0:	f1ba 0f02 	cmp.w	sl, #2
 80028a4:	f000 8089 	beq.w	80029ba <HAL_GPIO_Init+0x14a>
 80028a8:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ac:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80028ae:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028b2:	fa04 f409 	lsl.w	r4, r4, r9
 80028b6:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028b8:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028bc:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028c0:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028c4:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028c8:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028cc:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 80028d0:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028d2:	f240 8098 	bls.w	8002a06 <HAL_GPIO_Init+0x196>
      temp = GPIOx->PUPDR;
 80028d6:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028d8:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028da:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028dc:	fa03 f309 	lsl.w	r3, r3, r9
 80028e0:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 80028e2:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e4:	00f3      	lsls	r3, r6, #3
 80028e6:	d5ce      	bpl.n	8002886 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028e8:	f04f 0900 	mov.w	r9, #0
 80028ec:	f8cd 9004 	str.w	r9, [sp, #4]
 80028f0:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80028f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028f8:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 80028fc:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 8002900:	f025 0303 	bic.w	r3, r5, #3
 8002904:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002908:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 800290c:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8002910:	9401      	str	r4, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002912:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002916:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002918:	f8d3 a008 	ldr.w	sl, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800291c:	00a4      	lsls	r4, r4, #2
 800291e:	270f      	movs	r7, #15
 8002920:	40a7      	lsls	r7, r4
 8002922:	ea2a 0a07 	bic.w	sl, sl, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002926:	4f4e      	ldr	r7, [pc, #312]	; (8002a60 <HAL_GPIO_Init+0x1f0>)
 8002928:	42b8      	cmp	r0, r7
 800292a:	d01a      	beq.n	8002962 <HAL_GPIO_Init+0xf2>
 800292c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002930:	42b8      	cmp	r0, r7
 8002932:	d07b      	beq.n	8002a2c <HAL_GPIO_Init+0x1bc>
 8002934:	4f4b      	ldr	r7, [pc, #300]	; (8002a64 <HAL_GPIO_Init+0x1f4>)
 8002936:	42b8      	cmp	r0, r7
 8002938:	d07d      	beq.n	8002a36 <HAL_GPIO_Init+0x1c6>
 800293a:	4f4b      	ldr	r7, [pc, #300]	; (8002a68 <HAL_GPIO_Init+0x1f8>)
 800293c:	42b8      	cmp	r0, r7
 800293e:	d07f      	beq.n	8002a40 <HAL_GPIO_Init+0x1d0>
 8002940:	4f4a      	ldr	r7, [pc, #296]	; (8002a6c <HAL_GPIO_Init+0x1fc>)
 8002942:	42b8      	cmp	r0, r7
 8002944:	f000 8081 	beq.w	8002a4a <HAL_GPIO_Init+0x1da>
 8002948:	4f49      	ldr	r7, [pc, #292]	; (8002a70 <HAL_GPIO_Init+0x200>)
 800294a:	42b8      	cmp	r0, r7
 800294c:	f000 8082 	beq.w	8002a54 <HAL_GPIO_Init+0x1e4>
 8002950:	4f48      	ldr	r7, [pc, #288]	; (8002a74 <HAL_GPIO_Init+0x204>)
 8002952:	42b8      	cmp	r0, r7
 8002954:	bf0c      	ite	eq
 8002956:	f04f 0906 	moveq.w	r9, #6
 800295a:	f04f 0907 	movne.w	r9, #7
 800295e:	fa09 f904 	lsl.w	r9, r9, r4
 8002962:	ea4a 0709 	orr.w	r7, sl, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002966:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 8002968:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800296c:	43d4      	mvns	r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800296e:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8002970:	bf54      	ite	pl
 8002972:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002974:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 8002976:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800297a:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800297e:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8002980:	bf54      	ite	pl
 8002982:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002984:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 8002986:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800298a:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800298e:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8002990:	bf54      	ite	pl
 8002992:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002994:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 8002996:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800299a:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800299e:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029a0:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 80029a4:	bf54      	ite	pl
 80029a6:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 80029a8:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029aa:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 80029ac:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029b0:	f47f af6d 	bne.w	800288e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 80029b4:	b003      	add	sp, #12
 80029b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 80029ba:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 80029be:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029c2:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 80029c6:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ca:	00bf      	lsls	r7, r7, #2
 80029cc:	f04f 0b0f 	mov.w	fp, #15
 80029d0:	fa0b fb07 	lsl.w	fp, fp, r7
 80029d4:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029d8:	690c      	ldr	r4, [r1, #16]
 80029da:	40bc      	lsls	r4, r7
 80029dc:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 80029e0:	f8c9 4020 	str.w	r4, [r9, #32]
 80029e4:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029e8:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 80029ea:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029ee:	fa04 f409 	lsl.w	r4, r4, r9
 80029f2:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029f4:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029f8:	ea04 0a0a 	and.w	sl, r4, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029fc:	fa07 f709 	lsl.w	r7, r7, r9
 8002a00:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8002a04:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8002a06:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a08:	ea07 0a04 	and.w	sl, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0c:	68cf      	ldr	r7, [r1, #12]
 8002a0e:	fa07 f709 	lsl.w	r7, r7, r9
 8002a12:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8002a16:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002a18:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a1c:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a20:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a24:	40af      	lsls	r7, r5
 8002a26:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 8002a28:	6047      	str	r7, [r0, #4]
 8002a2a:	e754      	b.n	80028d6 <HAL_GPIO_Init+0x66>
 8002a2c:	f04f 0901 	mov.w	r9, #1
 8002a30:	fa09 f904 	lsl.w	r9, r9, r4
 8002a34:	e795      	b.n	8002962 <HAL_GPIO_Init+0xf2>
 8002a36:	f04f 0902 	mov.w	r9, #2
 8002a3a:	fa09 f904 	lsl.w	r9, r9, r4
 8002a3e:	e790      	b.n	8002962 <HAL_GPIO_Init+0xf2>
 8002a40:	f04f 0903 	mov.w	r9, #3
 8002a44:	fa09 f904 	lsl.w	r9, r9, r4
 8002a48:	e78b      	b.n	8002962 <HAL_GPIO_Init+0xf2>
 8002a4a:	f04f 0904 	mov.w	r9, #4
 8002a4e:	fa09 f904 	lsl.w	r9, r9, r4
 8002a52:	e786      	b.n	8002962 <HAL_GPIO_Init+0xf2>
 8002a54:	f04f 0905 	mov.w	r9, #5
 8002a58:	fa09 f904 	lsl.w	r9, r9, r4
 8002a5c:	e781      	b.n	8002962 <HAL_GPIO_Init+0xf2>
 8002a5e:	bf00      	nop
 8002a60:	40020000 	.word	0x40020000
 8002a64:	40020800 	.word	0x40020800
 8002a68:	40020c00 	.word	0x40020c00
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40021400 	.word	0x40021400
 8002a74:	40021800 	.word	0x40021800
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40013c00 	.word	0x40013c00

08002a80 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a80:	b902      	cbnz	r2, 8002a84 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a82:	0409      	lsls	r1, r1, #16
 8002a84:	6181      	str	r1, [r0, #24]
 8002a86:	4770      	bx	lr

08002a88 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002a88:	6943      	ldr	r3, [r0, #20]
 8002a8a:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a8e:	bf08      	it	eq
 8002a90:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a92:	6181      	str	r1, [r0, #24]
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop

08002a98 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a98:	2800      	cmp	r0, #0
 8002a9a:	f000 80a9 	beq.w	8002bf0 <HAL_I2C_Init+0x158>
{
 8002a9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002aa0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 808b 	beq.w	8002bc6 <HAL_I2C_Init+0x12e>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ab0:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ab2:	2324      	movs	r3, #36	; 0x24
 8002ab4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002ab8:	6813      	ldr	r3, [r2, #0]
 8002aba:	f023 0301 	bic.w	r3, r3, #1
 8002abe:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ac0:	f000 f93c 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ac4:	6861      	ldr	r1, [r4, #4]
 8002ac6:	4b4b      	ldr	r3, [pc, #300]	; (8002bf4 <HAL_I2C_Init+0x15c>)
 8002ac8:	4299      	cmp	r1, r3
 8002aca:	d84b      	bhi.n	8002b64 <HAL_I2C_Init+0xcc>
 8002acc:	4b4a      	ldr	r3, [pc, #296]	; (8002bf8 <HAL_I2C_Init+0x160>)
 8002ace:	4298      	cmp	r0, r3
 8002ad0:	d977      	bls.n	8002bc2 <HAL_I2C_Init+0x12a>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ad2:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002ad4:	4b49      	ldr	r3, [pc, #292]	; (8002bfc <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ad6:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8002ad8:	fba3 6300 	umull	r6, r3, r3, r0
 8002adc:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002ade:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002ae2:	431d      	orrs	r5, r3
 8002ae4:	6055      	str	r5, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002ae6:	6a15      	ldr	r5, [r2, #32]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002aee:	432b      	orrs	r3, r5
 8002af0:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002af2:	69d5      	ldr	r5, [r2, #28]
 8002af4:	0049      	lsls	r1, r1, #1
 8002af6:	3801      	subs	r0, #1
 8002af8:	fbb0 f0f1 	udiv	r0, r0, r1
 8002afc:	3001      	adds	r0, #1
 8002afe:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8002b02:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8002b06:	2804      	cmp	r0, #4
 8002b08:	bf38      	it	cc
 8002b0a:	2004      	movcc	r0, #4
 8002b0c:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002b10:	4328      	orrs	r0, r5
 8002b12:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b14:	6815      	ldr	r5, [r2, #0]
 8002b16:	69e0      	ldr	r0, [r4, #28]
 8002b18:	6a26      	ldr	r6, [r4, #32]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b1a:	6921      	ldr	r1, [r4, #16]
 8002b1c:	68e7      	ldr	r7, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b1e:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b20:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8002b24:	4330      	orrs	r0, r6
 8002b26:	4328      	orrs	r0, r5
 8002b28:	6010      	str	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b2a:	6890      	ldr	r0, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b2c:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b2e:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 8002b32:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8002b36:	4339      	orrs	r1, r7
 8002b38:	4301      	orrs	r1, r0
 8002b3a:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b3c:	68d1      	ldr	r1, [r2, #12]
 8002b3e:	432b      	orrs	r3, r5
 8002b40:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002b44:	430b      	orrs	r3, r1
 8002b46:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002b48:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b4a:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002b4c:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8002b50:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8002b52:	6011      	str	r1, [r2, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8002b54:	4618      	mov	r0, r3
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b56:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002b58:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b5c:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b5e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8002b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b64:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <HAL_I2C_Init+0x168>)
 8002b66:	4298      	cmp	r0, r3
 8002b68:	d92b      	bls.n	8002bc2 <HAL_I2C_Init+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b6a:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002b6c:	4b23      	ldr	r3, [pc, #140]	; (8002bfc <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b6e:	6857      	ldr	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b70:	f8df e090 	ldr.w	lr, [pc, #144]	; 8002c04 <HAL_I2C_Init+0x16c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b74:	68a6      	ldr	r6, [r4, #8]
  freqrange = I2C_FREQRANGE(pclk1);
 8002b76:	fba3 5300 	umull	r5, r3, r3, r0
 8002b7a:	0c9d      	lsrs	r5, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b7c:	f027 073f 	bic.w	r7, r7, #63	; 0x3f
 8002b80:	432f      	orrs	r7, r5
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b82:	f44f 7396 	mov.w	r3, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b86:	6057      	str	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b88:	fb03 f305 	mul.w	r3, r3, r5
 8002b8c:	fbae 5303 	umull	r5, r3, lr, r3
 8002b90:	6a15      	ldr	r5, [r2, #32]
 8002b92:	099b      	lsrs	r3, r3, #6
 8002b94:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002b98:	3301      	adds	r3, #1
 8002b9a:	432b      	orrs	r3, r5
 8002b9c:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b9e:	69d5      	ldr	r5, [r2, #28]
 8002ba0:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8002ba4:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002ba8:	b996      	cbnz	r6, 8002bd0 <HAL_I2C_Init+0x138>
 8002baa:	1e43      	subs	r3, r0, #1
 8002bac:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002bb0:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bba:	b1bb      	cbz	r3, 8002bec <HAL_I2C_Init+0x154>
 8002bbc:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8002bc0:	e7a6      	b.n	8002b10 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8002bc2:	2001      	movs	r0, #1
 8002bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002bc6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002bca:	f001 ff37 	bl	8004a3c <HAL_I2C_MspInit>
 8002bce:	e76f      	b.n	8002ab0 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bd0:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8002bd4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8002bd8:	1e43      	subs	r3, r0, #1
 8002bda:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bde:	3301      	adds	r3, #1
 8002be0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be4:	b113      	cbz	r3, 8002bec <HAL_I2C_Init+0x154>
 8002be6:	f443 4040 	orr.w	r0, r3, #49152	; 0xc000
 8002bea:	e791      	b.n	8002b10 <HAL_I2C_Init+0x78>
 8002bec:	2001      	movs	r0, #1
 8002bee:	e78f      	b.n	8002b10 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8002bf0:	2001      	movs	r0, #1
}
 8002bf2:	4770      	bx	lr
 8002bf4:	000186a0 	.word	0x000186a0
 8002bf8:	001e847f 	.word	0x001e847f
 8002bfc:	431bde83 	.word	0x431bde83
 8002c00:	003d08ff 	.word	0x003d08ff
 8002c04:	10624dd3 	.word	0x10624dd3

08002c08 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c08:	b160      	cbz	r0, 8002c24 <HAL_RCC_ClockConfig+0x1c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c0a:	4a48      	ldr	r2, [pc, #288]	; (8002d2c <HAL_RCC_ClockConfig+0x124>)
 8002c0c:	6813      	ldr	r3, [r2, #0]
 8002c0e:	f003 030f 	and.w	r3, r3, #15
 8002c12:	428b      	cmp	r3, r1
 8002c14:	d208      	bcs.n	8002c28 <HAL_RCC_ClockConfig+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c16:	b2cb      	uxtb	r3, r1
 8002c18:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c1a:	6813      	ldr	r3, [r2, #0]
 8002c1c:	f003 030f 	and.w	r3, r3, #15
 8002c20:	4299      	cmp	r1, r3
 8002c22:	d001      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8002c24:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 8002c26:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c28:	6803      	ldr	r3, [r0, #0]
{
 8002c2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c2e:	079d      	lsls	r5, r3, #30
 8002c30:	d514      	bpl.n	8002c5c <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c32:	075c      	lsls	r4, r3, #29
 8002c34:	d504      	bpl.n	8002c40 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c36:	4c3e      	ldr	r4, [pc, #248]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002c38:	68a2      	ldr	r2, [r4, #8]
 8002c3a:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002c3e:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c40:	071a      	lsls	r2, r3, #28
 8002c42:	d504      	bpl.n	8002c4e <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c44:	4c3a      	ldr	r4, [pc, #232]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002c46:	68a2      	ldr	r2, [r4, #8]
 8002c48:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8002c4c:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c4e:	4c38      	ldr	r4, [pc, #224]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002c50:	6885      	ldr	r5, [r0, #8]
 8002c52:	68a2      	ldr	r2, [r4, #8]
 8002c54:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002c58:	432a      	orrs	r2, r5
 8002c5a:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c5c:	07df      	lsls	r7, r3, #31
 8002c5e:	4604      	mov	r4, r0
 8002c60:	460d      	mov	r5, r1
 8002c62:	d522      	bpl.n	8002caa <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c64:	6842      	ldr	r2, [r0, #4]
 8002c66:	2a01      	cmp	r2, #1
 8002c68:	d05b      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x11a>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c6a:	1e93      	subs	r3, r2, #2
 8002c6c:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c6e:	4b30      	ldr	r3, [pc, #192]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002c70:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002c72:	d950      	bls.n	8002d16 <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c74:	0799      	lsls	r1, r3, #30
 8002c76:	d525      	bpl.n	8002cc4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c78:	4e2d      	ldr	r6, [pc, #180]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002c7a:	68b3      	ldr	r3, [r6, #8]
 8002c7c:	f023 0303 	bic.w	r3, r3, #3
 8002c80:	4313      	orrs	r3, r2
 8002c82:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002c84:	f7ff f8fa 	bl	8001e7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c88:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002c8c:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	e005      	b.n	8002c9c <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c90:	f7ff f8f4 	bl	8001e7c <HAL_GetTick>
 8002c94:	eba0 0008 	sub.w	r0, r0, r8
 8002c98:	42b8      	cmp	r0, r7
 8002c9a:	d83f      	bhi.n	8002d1c <HAL_RCC_ClockConfig+0x114>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c9c:	68b3      	ldr	r3, [r6, #8]
 8002c9e:	6862      	ldr	r2, [r4, #4]
 8002ca0:	f003 030c 	and.w	r3, r3, #12
 8002ca4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002ca8:	d1f2      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002caa:	4a20      	ldr	r2, [pc, #128]	; (8002d2c <HAL_RCC_ClockConfig+0x124>)
 8002cac:	6813      	ldr	r3, [r2, #0]
 8002cae:	f003 030f 	and.w	r3, r3, #15
 8002cb2:	429d      	cmp	r5, r3
 8002cb4:	d209      	bcs.n	8002cca <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cb6:	b2eb      	uxtb	r3, r5
 8002cb8:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	f003 030f 	and.w	r3, r3, #15
 8002cc0:	429d      	cmp	r5, r3
 8002cc2:	d002      	beq.n	8002cca <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	075a      	lsls	r2, r3, #29
 8002cce:	d506      	bpl.n	8002cde <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002cd0:	4917      	ldr	r1, [pc, #92]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002cd2:	68e0      	ldr	r0, [r4, #12]
 8002cd4:	688a      	ldr	r2, [r1, #8]
 8002cd6:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002cda:	4302      	orrs	r2, r0
 8002cdc:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cde:	071b      	lsls	r3, r3, #28
 8002ce0:	d507      	bpl.n	8002cf2 <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ce2:	4a13      	ldr	r2, [pc, #76]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002ce4:	6921      	ldr	r1, [r4, #16]
 8002ce6:	6893      	ldr	r3, [r2, #8]
 8002ce8:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002cec:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002cf0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002cf2:	f000 f843 	bl	8002d7c <HAL_RCC_GetSysClockFreq>
 8002cf6:	4b0e      	ldr	r3, [pc, #56]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002cf8:	490e      	ldr	r1, [pc, #56]	; (8002d34 <HAL_RCC_ClockConfig+0x12c>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	4a0e      	ldr	r2, [pc, #56]	; (8002d38 <HAL_RCC_ClockConfig+0x130>)
 8002cfe:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002d02:	5ccb      	ldrb	r3, [r1, r3]
 8002d04:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d08:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d0a:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002d0c:	f7ff f86c 	bl	8001de8 <HAL_InitTick>
  return HAL_OK;
 8002d10:	2000      	movs	r0, #0
 8002d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d16:	0198      	lsls	r0, r3, #6
 8002d18:	d4ae      	bmi.n	8002c78 <HAL_RCC_ClockConfig+0x70>
 8002d1a:	e7d3      	b.n	8002cc4 <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8002d1c:	2003      	movs	r0, #3
}
 8002d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d22:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_RCC_ClockConfig+0x128>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	039e      	lsls	r6, r3, #14
 8002d28:	d4a6      	bmi.n	8002c78 <HAL_RCC_ClockConfig+0x70>
 8002d2a:	e7cb      	b.n	8002cc4 <HAL_RCC_ClockConfig+0xbc>
 8002d2c:	40023c00 	.word	0x40023c00
 8002d30:	40023800 	.word	0x40023800
 8002d34:	0800982c 	.word	0x0800982c
 8002d38:	20000008 	.word	0x20000008

08002d3c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d3c:	4b04      	ldr	r3, [pc, #16]	; (8002d50 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002d3e:	4a05      	ldr	r2, [pc, #20]	; (8002d54 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002d40:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002d42:	4905      	ldr	r1, [pc, #20]	; (8002d58 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d44:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002d48:	6808      	ldr	r0, [r1, #0]
 8002d4a:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d4c:	40d8      	lsrs	r0, r3
 8002d4e:	4770      	bx	lr
 8002d50:	40023800 	.word	0x40023800
 8002d54:	0800983c 	.word	0x0800983c
 8002d58:	20000008 	.word	0x20000008

08002d5c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d5c:	4b04      	ldr	r3, [pc, #16]	; (8002d70 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002d5e:	4a05      	ldr	r2, [pc, #20]	; (8002d74 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002d60:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002d62:	4905      	ldr	r1, [pc, #20]	; (8002d78 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d64:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002d68:	6808      	ldr	r0, [r1, #0]
 8002d6a:	5cd3      	ldrb	r3, [r2, r3]
}
 8002d6c:	40d8      	lsrs	r0, r3
 8002d6e:	4770      	bx	lr
 8002d70:	40023800 	.word	0x40023800
 8002d74:	0800983c 	.word	0x0800983c
 8002d78:	20000008 	.word	0x20000008

08002d7c <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d7c:	4928      	ldr	r1, [pc, #160]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xa4>)
{
 8002d7e:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d80:	688b      	ldr	r3, [r1, #8]
 8002d82:	f003 030c 	and.w	r3, r3, #12
 8002d86:	2b08      	cmp	r3, #8
 8002d88:	d007      	beq.n	8002d9a <HAL_RCC_GetSysClockFreq+0x1e>
 8002d8a:	2b0c      	cmp	r3, #12
 8002d8c:	d01d      	beq.n	8002dca <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d8e:	4a25      	ldr	r2, [pc, #148]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002d90:	4825      	ldr	r0, [pc, #148]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xac>)
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	bf18      	it	ne
 8002d96:	4610      	movne	r0, r2
 8002d98:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d9a:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d9c:	684b      	ldr	r3, [r1, #4]
 8002d9e:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002da2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002da6:	d130      	bne.n	8002e0a <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002da8:	6849      	ldr	r1, [r1, #4]
 8002daa:	481e      	ldr	r0, [pc, #120]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002dac:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002db0:	fba1 0100 	umull	r0, r1, r1, r0
 8002db4:	f7fd ff14 	bl	8000be0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002db8:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002dc4:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002dc8:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dca:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dcc:	684b      	ldr	r3, [r1, #4]
 8002dce:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dd2:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dd6:	d10e      	bne.n	8002df6 <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd8:	6849      	ldr	r1, [r1, #4]
 8002dda:	4812      	ldr	r0, [pc, #72]	; (8002e24 <HAL_RCC_GetSysClockFreq+0xa8>)
 8002ddc:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002de0:	fba1 0100 	umull	r0, r1, r1, r0
 8002de4:	f7fd fefc 	bl	8000be0 <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002de8:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8002df0:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002df4:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002df6:	684b      	ldr	r3, [r1, #4]
 8002df8:	480b      	ldr	r0, [pc, #44]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xac>)
 8002dfa:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002dfe:	fba3 0100 	umull	r0, r1, r3, r0
 8002e02:	2300      	movs	r3, #0
 8002e04:	f7fd feec 	bl	8000be0 <__aeabi_uldivmod>
 8002e08:	e7ee      	b.n	8002de8 <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e0a:	684b      	ldr	r3, [r1, #4]
 8002e0c:	4806      	ldr	r0, [pc, #24]	; (8002e28 <HAL_RCC_GetSysClockFreq+0xac>)
 8002e0e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002e12:	fba3 0100 	umull	r0, r1, r3, r0
 8002e16:	2300      	movs	r3, #0
 8002e18:	f7fd fee2 	bl	8000be0 <__aeabi_uldivmod>
 8002e1c:	e7cc      	b.n	8002db8 <HAL_RCC_GetSysClockFreq+0x3c>
 8002e1e:	bf00      	nop
 8002e20:	40023800 	.word	0x40023800
 8002e24:	00f42400 	.word	0x00f42400
 8002e28:	007a1200 	.word	0x007a1200

08002e2c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e30:	6803      	ldr	r3, [r0, #0]
 8002e32:	07da      	lsls	r2, r3, #31
{
 8002e34:	b082      	sub	sp, #8
 8002e36:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e38:	d536      	bpl.n	8002ea8 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e3a:	49aa      	ldr	r1, [pc, #680]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002e3c:	688a      	ldr	r2, [r1, #8]
 8002e3e:	f002 020c 	and.w	r2, r2, #12
 8002e42:	2a04      	cmp	r2, #4
 8002e44:	f000 80d6 	beq.w	8002ff4 <HAL_RCC_OscConfig+0x1c8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e48:	688a      	ldr	r2, [r1, #8]
 8002e4a:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002e4e:	2a08      	cmp	r2, #8
 8002e50:	f000 80cc 	beq.w	8002fec <HAL_RCC_OscConfig+0x1c0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e54:	49a3      	ldr	r1, [pc, #652]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002e56:	688a      	ldr	r2, [r1, #8]
 8002e58:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002e5c:	2a0c      	cmp	r2, #12
 8002e5e:	f000 8158 	beq.w	8003112 <HAL_RCC_OscConfig+0x2e6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e62:	6863      	ldr	r3, [r4, #4]
 8002e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e68:	f000 8105 	beq.w	8003076 <HAL_RCC_OscConfig+0x24a>
 8002e6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e70:	f000 816b 	beq.w	800314a <HAL_RCC_OscConfig+0x31e>
 8002e74:	4d9b      	ldr	r5, [pc, #620]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002e76:	682a      	ldr	r2, [r5, #0]
 8002e78:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002e7c:	602a      	str	r2, [r5, #0]
 8002e7e:	682a      	ldr	r2, [r5, #0]
 8002e80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e84:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	f040 80fa 	bne.w	8003080 <HAL_RCC_OscConfig+0x254>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e8c:	f7fe fff6 	bl	8001e7c <HAL_GetTick>
 8002e90:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e92:	e005      	b.n	8002ea0 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e94:	f7fe fff2 	bl	8001e7c <HAL_GetTick>
 8002e98:	1b80      	subs	r0, r0, r6
 8002e9a:	2864      	cmp	r0, #100	; 0x64
 8002e9c:	f200 810e 	bhi.w	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ea0:	682b      	ldr	r3, [r5, #0]
 8002ea2:	0399      	lsls	r1, r3, #14
 8002ea4:	d4f6      	bmi.n	8002e94 <HAL_RCC_OscConfig+0x68>
 8002ea6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ea8:	079a      	lsls	r2, r3, #30
 8002eaa:	d52f      	bpl.n	8002f0c <HAL_RCC_OscConfig+0xe0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002eac:	4a8d      	ldr	r2, [pc, #564]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002eae:	6891      	ldr	r1, [r2, #8]
 8002eb0:	f011 0f0c 	tst.w	r1, #12
 8002eb4:	f000 80ac 	beq.w	8003010 <HAL_RCC_OscConfig+0x1e4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002eb8:	6891      	ldr	r1, [r2, #8]
 8002eba:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002ebe:	2908      	cmp	r1, #8
 8002ec0:	f000 80a2 	beq.w	8003008 <HAL_RCC_OscConfig+0x1dc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ec4:	4987      	ldr	r1, [pc, #540]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002ec6:	688a      	ldr	r2, [r1, #8]
 8002ec8:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002ecc:	2a0c      	cmp	r2, #12
 8002ece:	f000 8177 	beq.w	80031c0 <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ed2:	68e3      	ldr	r3, [r4, #12]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	f000 8121 	beq.w	800311c <HAL_RCC_OscConfig+0x2f0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eda:	4b83      	ldr	r3, [pc, #524]	; (80030e8 <HAL_RCC_OscConfig+0x2bc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002edc:	4d81      	ldr	r5, [pc, #516]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_ENABLE();
 8002ede:	2201      	movs	r2, #1
 8002ee0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002ee2:	f7fe ffcb 	bl	8001e7c <HAL_GetTick>
 8002ee6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ee8:	e005      	b.n	8002ef6 <HAL_RCC_OscConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eea:	f7fe ffc7 	bl	8001e7c <HAL_GetTick>
 8002eee:	1b80      	subs	r0, r0, r6
 8002ef0:	2802      	cmp	r0, #2
 8002ef2:	f200 80e3 	bhi.w	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ef6:	682b      	ldr	r3, [r5, #0]
 8002ef8:	0798      	lsls	r0, r3, #30
 8002efa:	d5f6      	bpl.n	8002eea <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efc:	682b      	ldr	r3, [r5, #0]
 8002efe:	6922      	ldr	r2, [r4, #16]
 8002f00:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f04:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002f08:	602b      	str	r3, [r5, #0]
 8002f0a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f0c:	071a      	lsls	r2, r3, #28
 8002f0e:	d515      	bpl.n	8002f3c <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f10:	6963      	ldr	r3, [r4, #20]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	f000 8087 	beq.w	8003026 <HAL_RCC_OscConfig+0x1fa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f18:	4b74      	ldr	r3, [pc, #464]	; (80030ec <HAL_RCC_OscConfig+0x2c0>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f1a:	4d72      	ldr	r5, [pc, #456]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002f20:	f7fe ffac 	bl	8001e7c <HAL_GetTick>
 8002f24:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f26:	e005      	b.n	8002f34 <HAL_RCC_OscConfig+0x108>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f28:	f7fe ffa8 	bl	8001e7c <HAL_GetTick>
 8002f2c:	1b80      	subs	r0, r0, r6
 8002f2e:	2802      	cmp	r0, #2
 8002f30:	f200 80c4 	bhi.w	80030bc <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f34:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002f36:	079b      	lsls	r3, r3, #30
 8002f38:	d5f6      	bpl.n	8002f28 <HAL_RCC_OscConfig+0xfc>
 8002f3a:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f3c:	0758      	lsls	r0, r3, #29
 8002f3e:	d420      	bmi.n	8002f82 <HAL_RCC_OscConfig+0x156>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f40:	69a3      	ldr	r3, [r4, #24]
 8002f42:	b1d3      	cbz	r3, 8002f7a <HAL_RCC_OscConfig+0x14e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f44:	4d67      	ldr	r5, [pc, #412]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002f46:	68aa      	ldr	r2, [r5, #8]
 8002f48:	f002 020c 	and.w	r2, r2, #12
 8002f4c:	2a08      	cmp	r2, #8
 8002f4e:	d066      	beq.n	800301e <HAL_RCC_OscConfig+0x1f2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f50:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f52:	4b67      	ldr	r3, [pc, #412]	; (80030f0 <HAL_RCC_OscConfig+0x2c4>)
 8002f54:	f04f 0200 	mov.w	r2, #0
 8002f58:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f5a:	f000 8100 	beq.w	800315e <HAL_RCC_OscConfig+0x332>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5e:	f7fe ff8d 	bl	8001e7c <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f62:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8002f64:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f66:	e005      	b.n	8002f74 <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f68:	f7fe ff88 	bl	8001e7c <HAL_GetTick>
 8002f6c:	1b40      	subs	r0, r0, r5
 8002f6e:	2802      	cmp	r0, #2
 8002f70:	f200 80a4 	bhi.w	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f74:	6823      	ldr	r3, [r4, #0]
 8002f76:	019b      	lsls	r3, r3, #6
 8002f78:	d4f6      	bmi.n	8002f68 <HAL_RCC_OscConfig+0x13c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8002f7a:	2000      	movs	r0, #0
}
 8002f7c:	b002      	add	sp, #8
 8002f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f82:	4a58      	ldr	r2, [pc, #352]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002f84:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002f86:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	d068      	beq.n	800305e <HAL_RCC_OscConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8002f8c:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f8e:	4d59      	ldr	r5, [pc, #356]	; (80030f4 <HAL_RCC_OscConfig+0x2c8>)
 8002f90:	682b      	ldr	r3, [r5, #0]
 8002f92:	05d9      	lsls	r1, r3, #23
 8002f94:	f140 8082 	bpl.w	800309c <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f98:	68a3      	ldr	r3, [r4, #8]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	f000 80cf 	beq.w	800313e <HAL_RCC_OscConfig+0x312>
 8002fa0:	2b05      	cmp	r3, #5
 8002fa2:	f000 808f 	beq.w	80030c4 <HAL_RCC_OscConfig+0x298>
 8002fa6:	4d4f      	ldr	r5, [pc, #316]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002fa8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002faa:	f022 0201 	bic.w	r2, r2, #1
 8002fae:	672a      	str	r2, [r5, #112]	; 0x70
 8002fb0:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002fb2:	f022 0204 	bic.w	r2, r2, #4
 8002fb6:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f040 808c 	bne.w	80030d6 <HAL_RCC_OscConfig+0x2aa>
      tickstart = HAL_GetTick();
 8002fbe:	f7fe ff5d 	bl	8001e7c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fc2:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002fc6:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc8:	e005      	b.n	8002fd6 <HAL_RCC_OscConfig+0x1aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fca:	f7fe ff57 	bl	8001e7c <HAL_GetTick>
 8002fce:	eba0 0008 	sub.w	r0, r0, r8
 8002fd2:	42b8      	cmp	r0, r7
 8002fd4:	d872      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002fd8:	0798      	lsls	r0, r3, #30
 8002fda:	d4f6      	bmi.n	8002fca <HAL_RCC_OscConfig+0x19e>
    if(pwrclkchanged == SET)
 8002fdc:	2e00      	cmp	r6, #0
 8002fde:	d0af      	beq.n	8002f40 <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fe0:	4a40      	ldr	r2, [pc, #256]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002fe2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002fe4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fe8:	6413      	str	r3, [r2, #64]	; 0x40
 8002fea:	e7a9      	b.n	8002f40 <HAL_RCC_OscConfig+0x114>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002fec:	684a      	ldr	r2, [r1, #4]
 8002fee:	0257      	lsls	r7, r2, #9
 8002ff0:	f57f af30 	bpl.w	8002e54 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff4:	4a3b      	ldr	r2, [pc, #236]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8002ff6:	6812      	ldr	r2, [r2, #0]
 8002ff8:	0395      	lsls	r5, r2, #14
 8002ffa:	f57f af55 	bpl.w	8002ea8 <HAL_RCC_OscConfig+0x7c>
 8002ffe:	6862      	ldr	r2, [r4, #4]
 8003000:	2a00      	cmp	r2, #0
 8003002:	f47f af51 	bne.w	8002ea8 <HAL_RCC_OscConfig+0x7c>
 8003006:	e00a      	b.n	800301e <HAL_RCC_OscConfig+0x1f2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003008:	6852      	ldr	r2, [r2, #4]
 800300a:	0257      	lsls	r7, r2, #9
 800300c:	f53f af5a 	bmi.w	8002ec4 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003010:	4a34      	ldr	r2, [pc, #208]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	0795      	lsls	r5, r2, #30
 8003016:	d516      	bpl.n	8003046 <HAL_RCC_OscConfig+0x21a>
 8003018:	68e2      	ldr	r2, [r4, #12]
 800301a:	2a01      	cmp	r2, #1
 800301c:	d013      	beq.n	8003046 <HAL_RCC_OscConfig+0x21a>
        return HAL_ERROR;
 800301e:	2001      	movs	r0, #1
}
 8003020:	b002      	add	sp, #8
 8003022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8003026:	4a31      	ldr	r2, [pc, #196]	; (80030ec <HAL_RCC_OscConfig+0x2c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003028:	4d2e      	ldr	r5, [pc, #184]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_DISABLE();
 800302a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800302c:	f7fe ff26 	bl	8001e7c <HAL_GetTick>
 8003030:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003032:	e004      	b.n	800303e <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003034:	f7fe ff22 	bl	8001e7c <HAL_GetTick>
 8003038:	1b80      	subs	r0, r0, r6
 800303a:	2802      	cmp	r0, #2
 800303c:	d83e      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800303e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003040:	079f      	lsls	r7, r3, #30
 8003042:	d4f7      	bmi.n	8003034 <HAL_RCC_OscConfig+0x208>
 8003044:	e779      	b.n	8002f3a <HAL_RCC_OscConfig+0x10e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003046:	4927      	ldr	r1, [pc, #156]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8003048:	6920      	ldr	r0, [r4, #16]
 800304a:	680a      	ldr	r2, [r1, #0]
 800304c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003050:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8003054:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003056:	071a      	lsls	r2, r3, #28
 8003058:	f57f af70 	bpl.w	8002f3c <HAL_RCC_OscConfig+0x110>
 800305c:	e758      	b.n	8002f10 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_ENABLE();
 800305e:	9301      	str	r3, [sp, #4]
 8003060:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003062:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003066:	6413      	str	r3, [r2, #64]	; 0x40
 8003068:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800306a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306e:	9301      	str	r3, [sp, #4]
 8003070:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003072:	2601      	movs	r6, #1
 8003074:	e78b      	b.n	8002f8e <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003076:	4a1b      	ldr	r2, [pc, #108]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 8003078:	6813      	ldr	r3, [r2, #0]
 800307a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800307e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003080:	f7fe fefc 	bl	8001e7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003084:	4d17      	ldr	r5, [pc, #92]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 8003086:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003088:	e004      	b.n	8003094 <HAL_RCC_OscConfig+0x268>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800308a:	f7fe fef7 	bl	8001e7c <HAL_GetTick>
 800308e:	1b80      	subs	r0, r0, r6
 8003090:	2864      	cmp	r0, #100	; 0x64
 8003092:	d813      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003094:	682b      	ldr	r3, [r5, #0]
 8003096:	0398      	lsls	r0, r3, #14
 8003098:	d5f7      	bpl.n	800308a <HAL_RCC_OscConfig+0x25e>
 800309a:	e704      	b.n	8002ea6 <HAL_RCC_OscConfig+0x7a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800309c:	682b      	ldr	r3, [r5, #0]
 800309e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030a2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80030a4:	f7fe feea 	bl	8001e7c <HAL_GetTick>
 80030a8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030aa:	682b      	ldr	r3, [r5, #0]
 80030ac:	05da      	lsls	r2, r3, #23
 80030ae:	f53f af73 	bmi.w	8002f98 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030b2:	f7fe fee3 	bl	8001e7c <HAL_GetTick>
 80030b6:	1bc0      	subs	r0, r0, r7
 80030b8:	2802      	cmp	r0, #2
 80030ba:	d9f6      	bls.n	80030aa <HAL_RCC_OscConfig+0x27e>
            return HAL_TIMEOUT;
 80030bc:	2003      	movs	r0, #3
}
 80030be:	b002      	add	sp, #8
 80030c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030c4:	4b07      	ldr	r3, [pc, #28]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
 80030c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030c8:	f042 0204 	orr.w	r2, r2, #4
 80030cc:	671a      	str	r2, [r3, #112]	; 0x70
 80030ce:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80030d0:	f042 0201 	orr.w	r2, r2, #1
 80030d4:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 80030d6:	f7fe fed1 	bl	8001e7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030da:	4d02      	ldr	r5, [pc, #8]	; (80030e4 <HAL_RCC_OscConfig+0x2b8>)
      tickstart = HAL_GetTick();
 80030dc:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030de:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030e2:	e00f      	b.n	8003104 <HAL_RCC_OscConfig+0x2d8>
 80030e4:	40023800 	.word	0x40023800
 80030e8:	42470000 	.word	0x42470000
 80030ec:	42470e80 	.word	0x42470e80
 80030f0:	42470060 	.word	0x42470060
 80030f4:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030f8:	f7fe fec0 	bl	8001e7c <HAL_GetTick>
 80030fc:	eba0 0008 	sub.w	r0, r0, r8
 8003100:	42b8      	cmp	r0, r7
 8003102:	d8db      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003104:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003106:	079b      	lsls	r3, r3, #30
 8003108:	d5f6      	bpl.n	80030f8 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 800310a:	2e00      	cmp	r6, #0
 800310c:	f43f af18 	beq.w	8002f40 <HAL_RCC_OscConfig+0x114>
 8003110:	e766      	b.n	8002fe0 <HAL_RCC_OscConfig+0x1b4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003112:	684a      	ldr	r2, [r1, #4]
 8003114:	0256      	lsls	r6, r2, #9
 8003116:	f57f aea4 	bpl.w	8002e62 <HAL_RCC_OscConfig+0x36>
 800311a:	e76b      	b.n	8002ff4 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 800311c:	4a2b      	ldr	r2, [pc, #172]	; (80031cc <HAL_RCC_OscConfig+0x3a0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800311e:	4d2c      	ldr	r5, [pc, #176]	; (80031d0 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_HSI_DISABLE();
 8003120:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003122:	f7fe feab 	bl	8001e7c <HAL_GetTick>
 8003126:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003128:	e004      	b.n	8003134 <HAL_RCC_OscConfig+0x308>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800312a:	f7fe fea7 	bl	8001e7c <HAL_GetTick>
 800312e:	1b80      	subs	r0, r0, r6
 8003130:	2802      	cmp	r0, #2
 8003132:	d8c3      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003134:	682b      	ldr	r3, [r5, #0]
 8003136:	0799      	lsls	r1, r3, #30
 8003138:	d4f7      	bmi.n	800312a <HAL_RCC_OscConfig+0x2fe>
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	e6e6      	b.n	8002f0c <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800313e:	4a24      	ldr	r2, [pc, #144]	; (80031d0 <HAL_RCC_OscConfig+0x3a4>)
 8003140:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003142:	f043 0301 	orr.w	r3, r3, #1
 8003146:	6713      	str	r3, [r2, #112]	; 0x70
 8003148:	e7c5      	b.n	80030d6 <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800314a:	4b21      	ldr	r3, [pc, #132]	; (80031d0 <HAL_RCC_OscConfig+0x3a4>)
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003152:	601a      	str	r2, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800315a:	601a      	str	r2, [r3, #0]
 800315c:	e790      	b.n	8003080 <HAL_RCC_OscConfig+0x254>
        tickstart = HAL_GetTick();
 800315e:	f7fe fe8d 	bl	8001e7c <HAL_GetTick>
 8003162:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003164:	e004      	b.n	8003170 <HAL_RCC_OscConfig+0x344>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003166:	f7fe fe89 	bl	8001e7c <HAL_GetTick>
 800316a:	1b80      	subs	r0, r0, r6
 800316c:	2802      	cmp	r0, #2
 800316e:	d8a5      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003170:	682b      	ldr	r3, [r5, #0]
 8003172:	0199      	lsls	r1, r3, #6
 8003174:	d4f7      	bmi.n	8003166 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003176:	69e3      	ldr	r3, [r4, #28]
 8003178:	f8d4 e020 	ldr.w	lr, [r4, #32]
 800317c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800317e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003180:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003182:	6b20      	ldr	r0, [r4, #48]	; 0x30
        __HAL_RCC_PLL_ENABLE();
 8003184:	4913      	ldr	r1, [pc, #76]	; (80031d4 <HAL_RCC_OscConfig+0x3a8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003186:	4c12      	ldr	r4, [pc, #72]	; (80031d0 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003188:	ea43 030e 	orr.w	r3, r3, lr
 800318c:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8003190:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8003194:	0852      	lsrs	r2, r2, #1
 8003196:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 800319a:	3a01      	subs	r2, #1
 800319c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 80031a0:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031a2:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80031a4:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 80031a6:	f7fe fe69 	bl	8001e7c <HAL_GetTick>
 80031aa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ac:	e004      	b.n	80031b8 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80031ae:	f7fe fe65 	bl	8001e7c <HAL_GetTick>
 80031b2:	1b40      	subs	r0, r0, r5
 80031b4:	2802      	cmp	r0, #2
 80031b6:	d881      	bhi.n	80030bc <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031b8:	6823      	ldr	r3, [r4, #0]
 80031ba:	019a      	lsls	r2, r3, #6
 80031bc:	d5f7      	bpl.n	80031ae <HAL_RCC_OscConfig+0x382>
 80031be:	e6dc      	b.n	8002f7a <HAL_RCC_OscConfig+0x14e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031c0:	684a      	ldr	r2, [r1, #4]
 80031c2:	0256      	lsls	r6, r2, #9
 80031c4:	f53f ae85 	bmi.w	8002ed2 <HAL_RCC_OscConfig+0xa6>
 80031c8:	e722      	b.n	8003010 <HAL_RCC_OscConfig+0x1e4>
 80031ca:	bf00      	nop
 80031cc:	42470000 	.word	0x42470000
 80031d0:	40023800 	.word	0x40023800
 80031d4:	42470060 	.word	0x42470060

080031d8 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d8:	2800      	cmp	r0, #0
 80031da:	f000 8098 	beq.w	800330e <HAL_TIM_Base_Init+0x136>
{
 80031de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031e0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80031e4:	4604      	mov	r4, r0
 80031e6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d066      	beq.n	80032bc <HAL_TIM_Base_Init+0xe4>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ee:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f0:	4948      	ldr	r1, [pc, #288]	; (8003314 <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80031f2:	2202      	movs	r2, #2
 80031f4:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f8:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80031fa:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031fc:	d063      	beq.n	80032c6 <HAL_TIM_Base_Init+0xee>
 80031fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003202:	d072      	beq.n	80032ea <HAL_TIM_Base_Init+0x112>
 8003204:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8003208:	428b      	cmp	r3, r1
 800320a:	d02d      	beq.n	8003268 <HAL_TIM_Base_Init+0x90>
 800320c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003210:	428b      	cmp	r3, r1
 8003212:	d029      	beq.n	8003268 <HAL_TIM_Base_Init+0x90>
 8003214:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003218:	428b      	cmp	r3, r1
 800321a:	d025      	beq.n	8003268 <HAL_TIM_Base_Init+0x90>
 800321c:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8003220:	428b      	cmp	r3, r1
 8003222:	d021      	beq.n	8003268 <HAL_TIM_Base_Init+0x90>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003224:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8003228:	428b      	cmp	r3, r1
 800322a:	d039      	beq.n	80032a0 <HAL_TIM_Base_Init+0xc8>
 800322c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003230:	428b      	cmp	r3, r1
 8003232:	d035      	beq.n	80032a0 <HAL_TIM_Base_Init+0xc8>
 8003234:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003238:	428b      	cmp	r3, r1
 800323a:	d031      	beq.n	80032a0 <HAL_TIM_Base_Init+0xc8>
 800323c:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 8003240:	428b      	cmp	r3, r1
 8003242:	d02d      	beq.n	80032a0 <HAL_TIM_Base_Init+0xc8>
 8003244:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003248:	428b      	cmp	r3, r1
 800324a:	d029      	beq.n	80032a0 <HAL_TIM_Base_Init+0xc8>
 800324c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003250:	428b      	cmp	r3, r1
 8003252:	d025      	beq.n	80032a0 <HAL_TIM_Base_Init+0xc8>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003254:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003256:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003258:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800325a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800325e:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003260:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003262:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003264:	6299      	str	r1, [r3, #40]	; 0x28
 8003266:	e015      	b.n	8003294 <HAL_TIM_Base_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 8003268:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326a:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800326c:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800326e:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003270:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003272:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003276:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003278:	f422 7240 	bic.w	r2, r2, #768	; 0x300

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800327c:	4926      	ldr	r1, [pc, #152]	; (8003318 <HAL_TIM_Base_Init+0x140>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800327e:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003280:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003284:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003286:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 8003288:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800328a:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800328c:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800328e:	d101      	bne.n	8003294 <HAL_TIM_Base_Init+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003290:	6962      	ldr	r2, [r4, #20]
 8003292:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003294:	2201      	movs	r2, #1
 8003296:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8003298:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800329a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 800329e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032a0:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032a2:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032a4:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80032a6:	6861      	ldr	r1, [r4, #4]
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ac:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032b2:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 80032b4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032b6:	62dd      	str	r5, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80032b8:	6299      	str	r1, [r3, #40]	; 0x28
 80032ba:	e7eb      	b.n	8003294 <HAL_TIM_Base_Init+0xbc>
    htim->Lock = HAL_UNLOCKED;
 80032bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80032c0:	f002 faac 	bl	800581c <HAL_TIM_Base_MspInit>
 80032c4:	e793      	b.n	80031ee <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= Structure->CounterMode;
 80032c6:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032c8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ca:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032cc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80032d0:	432a      	orrs	r2, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80032d2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032d6:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032dc:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80032de:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032e0:	68e2      	ldr	r2, [r4, #12]
 80032e2:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80032e4:	6862      	ldr	r2, [r4, #4]
 80032e6:	629a      	str	r2, [r3, #40]	; 0x28
 80032e8:	e7d2      	b.n	8003290 <HAL_TIM_Base_Init+0xb8>
    tmpcr1 |= Structure->CounterMode;
 80032ea:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ec:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ee:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032f0:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80032f2:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80032f8:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80032fa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032fe:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003300:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003304:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003306:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003308:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800330a:	629d      	str	r5, [r3, #40]	; 0x28
 800330c:	e7c2      	b.n	8003294 <HAL_TIM_Base_Init+0xbc>
    return HAL_ERROR;
 800330e:	2001      	movs	r0, #1
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	40010000 	.word	0x40010000
 8003318:	40010400 	.word	0x40010400

0800331c <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800331c:	6803      	ldr	r3, [r0, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	f042 0201 	orr.w	r2, r2, #1
 8003324:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003326:	689a      	ldr	r2, [r3, #8]
 8003328:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800332c:	2a06      	cmp	r2, #6
 800332e:	d003      	beq.n	8003338 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 8003330:	681a      	ldr	r2, [r3, #0]
 8003332:	f042 0201 	orr.w	r2, r2, #1
 8003336:	601a      	str	r2, [r3, #0]
}
 8003338:	2000      	movs	r0, #0
 800333a:	4770      	bx	lr

0800333c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800333c:	2800      	cmp	r0, #0
 800333e:	f000 8098 	beq.w	8003472 <HAL_TIM_PWM_Init+0x136>
{
 8003342:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003344:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003348:	4604      	mov	r4, r0
 800334a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800334e:	2b00      	cmp	r3, #0
 8003350:	d066      	beq.n	8003420 <HAL_TIM_PWM_Init+0xe4>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003352:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003354:	4948      	ldr	r1, [pc, #288]	; (8003478 <HAL_TIM_PWM_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003356:	2202      	movs	r2, #2
 8003358:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800335c:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 800335e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003360:	d063      	beq.n	800342a <HAL_TIM_PWM_Init+0xee>
 8003362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003366:	d072      	beq.n	800344e <HAL_TIM_PWM_Init+0x112>
 8003368:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800336c:	428b      	cmp	r3, r1
 800336e:	d02d      	beq.n	80033cc <HAL_TIM_PWM_Init+0x90>
 8003370:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003374:	428b      	cmp	r3, r1
 8003376:	d029      	beq.n	80033cc <HAL_TIM_PWM_Init+0x90>
 8003378:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800337c:	428b      	cmp	r3, r1
 800337e:	d025      	beq.n	80033cc <HAL_TIM_PWM_Init+0x90>
 8003380:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 8003384:	428b      	cmp	r3, r1
 8003386:	d021      	beq.n	80033cc <HAL_TIM_PWM_Init+0x90>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003388:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 800338c:	428b      	cmp	r3, r1
 800338e:	d039      	beq.n	8003404 <HAL_TIM_PWM_Init+0xc8>
 8003390:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003394:	428b      	cmp	r3, r1
 8003396:	d035      	beq.n	8003404 <HAL_TIM_PWM_Init+0xc8>
 8003398:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800339c:	428b      	cmp	r3, r1
 800339e:	d031      	beq.n	8003404 <HAL_TIM_PWM_Init+0xc8>
 80033a0:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 80033a4:	428b      	cmp	r3, r1
 80033a6:	d02d      	beq.n	8003404 <HAL_TIM_PWM_Init+0xc8>
 80033a8:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80033ac:	428b      	cmp	r3, r1
 80033ae:	d029      	beq.n	8003404 <HAL_TIM_PWM_Init+0xc8>
 80033b0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80033b4:	428b      	cmp	r3, r1
 80033b6:	d025      	beq.n	8003404 <HAL_TIM_PWM_Init+0xc8>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033b8:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033ba:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80033bc:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c2:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 80033c4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033c6:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033c8:	6299      	str	r1, [r3, #40]	; 0x28
 80033ca:	e015      	b.n	80033f8 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 80033cc:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033ce:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033d0:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033d2:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80033d4:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033da:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80033dc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033e0:	4926      	ldr	r1, [pc, #152]	; (800347c <HAL_TIM_PWM_Init+0x140>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033e2:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033e8:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033ea:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 80033ec:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033ee:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033f0:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033f2:	d101      	bne.n	80033f8 <HAL_TIM_PWM_Init+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80033f4:	6962      	ldr	r2, [r4, #20]
 80033f6:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80033f8:	2201      	movs	r2, #1
 80033fa:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 80033fc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80033fe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 8003402:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003404:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003406:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003408:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800340a:	6861      	ldr	r1, [r4, #4]
    tmpcr1 &= ~TIM_CR1_CKD;
 800340c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003410:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003412:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003416:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 8003418:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800341a:	62dd      	str	r5, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800341c:	6299      	str	r1, [r3, #40]	; 0x28
 800341e:	e7eb      	b.n	80033f8 <HAL_TIM_PWM_Init+0xbc>
    htim->Lock = HAL_UNLOCKED;
 8003420:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003424:	f002 f9da 	bl	80057dc <HAL_TIM_PWM_MspInit>
 8003428:	e793      	b.n	8003352 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= Structure->CounterMode;
 800342a:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800342c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800342e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003430:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003434:	432a      	orrs	r2, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8003436:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800343a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800343c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003440:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003442:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003444:	68e2      	ldr	r2, [r4, #12]
 8003446:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003448:	6862      	ldr	r2, [r4, #4]
 800344a:	629a      	str	r2, [r3, #40]	; 0x28
 800344c:	e7d2      	b.n	80033f4 <HAL_TIM_PWM_Init+0xb8>
    tmpcr1 |= Structure->CounterMode;
 800344e:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003450:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003452:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003454:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003456:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003458:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800345c:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800345e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003462:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003464:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003468:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800346a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800346c:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800346e:	629d      	str	r5, [r3, #40]	; 0x28
 8003470:	e7c2      	b.n	80033f8 <HAL_TIM_PWM_Init+0xbc>
    return HAL_ERROR;
 8003472:	2001      	movs	r0, #1
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40010000 	.word	0x40010000
 800347c:	40010400 	.word	0x40010400

08003480 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8003480:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003484:	2b01      	cmp	r3, #1
 8003486:	d047      	beq.n	8003518 <HAL_TIM_PWM_ConfigChannel+0x98>
{
 8003488:	b5f0      	push	{r4, r5, r6, r7, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 800348a:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 800348c:	2401      	movs	r4, #1
 800348e:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003492:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8003496:	2a0c      	cmp	r2, #12
 8003498:	d836      	bhi.n	8003508 <HAL_TIM_PWM_ConfigChannel+0x88>
 800349a:	e8df f002 	tbb	[pc, r2]
 800349e:	356c      	.short	0x356c
 80034a0:	35073535 	.word	0x35073535
 80034a4:	35983535 	.word	0x35983535
 80034a8:	3535      	.short	0x3535
 80034aa:	3f          	.byte	0x3f
 80034ab:	00          	.byte	0x00
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034ac:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034ae:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034b2:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034b4:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034b6:	4e74      	ldr	r6, [pc, #464]	; (8003688 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034b8:	f025 0510 	bic.w	r5, r5, #16
 80034bc:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80034be:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80034c0:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80034c2:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 80034c4:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034c8:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034cc:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034ce:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034d2:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80034d6:	f000 80bb 	beq.w	8003650 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 80034da:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80034de:	42b3      	cmp	r3, r6
 80034e0:	f000 80b6 	beq.w	8003650 <HAL_TIM_PWM_ConfigChannel+0x1d0>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80034e4:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80034e6:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80034e8:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80034ea:	639e      	str	r6, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034ec:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034ee:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034f0:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034f2:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 80034f6:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034f8:	6999      	ldr	r1, [r3, #24]
 80034fa:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80034fe:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003500:	699a      	ldr	r2, [r3, #24]
 8003502:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8003506:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 8003508:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800350a:	2201      	movs	r2, #1
 800350c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003510:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8003514:	4618      	mov	r0, r3
 8003516:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8003518:	2002      	movs	r0, #2
 800351a:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800351c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800351e:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003522:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003524:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003526:	4e58      	ldr	r6, [pc, #352]	; (8003688 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003528:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800352c:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800352e:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003530:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003532:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8003534:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003538:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800353c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800353e:	ea42 320e 	orr.w	r2, r2, lr, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003542:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003546:	d06e      	beq.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8003548:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800354c:	42b3      	cmp	r3, r6
 800354e:	d06a      	beq.n	8003626 <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003550:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003552:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003554:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003556:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003558:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800355a:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800355c:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800355e:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8003562:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003564:	69d9      	ldr	r1, [r3, #28]
 8003566:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800356a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800356c:	69da      	ldr	r2, [r3, #28]
 800356e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8003572:	61da      	str	r2, [r3, #28]
      break;
 8003574:	e7c8      	b.n	8003508 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003576:	6803      	ldr	r3, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8003578:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800357c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800357e:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003580:	4e41      	ldr	r6, [pc, #260]	; (8003688 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003582:	f025 0501 	bic.w	r5, r5, #1
 8003586:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003588:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800358a:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800358c:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 800358e:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003592:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003596:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8003598:	ea42 020e 	orr.w	r2, r2, lr
  tmpccmrx |= OC_Config->OCMode;
 800359c:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80035a0:	d065      	beq.n	800366e <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80035a2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80035a6:	42b3      	cmp	r3, r6
 80035a8:	d061      	beq.n	800366e <HAL_TIM_PWM_ConfigChannel+0x1ee>
  TIMx->CCR1 = OC_Config->Pulse;
 80035aa:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80035ac:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80035ae:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80035b0:	635e      	str	r6, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 80035b2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035b4:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035b6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035b8:	f044 0408 	orr.w	r4, r4, #8
 80035bc:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035be:	6999      	ldr	r1, [r3, #24]
 80035c0:	f021 0104 	bic.w	r1, r1, #4
 80035c4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035c6:	699a      	ldr	r2, [r3, #24]
 80035c8:	432a      	orrs	r2, r5
 80035ca:	619a      	str	r2, [r3, #24]
      break;
 80035cc:	e79c      	b.n	8003508 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035ce:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035d0:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035d4:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80035d6:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035d8:	4e2b      	ldr	r6, [pc, #172]	; (8003688 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035da:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80035de:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80035e0:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80035e2:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80035e4:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 80035e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035ea:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035ee:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035f0:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80035f4:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035f8:	d01b      	beq.n	8003632 <HAL_TIM_PWM_ConfigChannel+0x1b2>
 80035fa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80035fe:	42b3      	cmp	r3, r6
 8003600:	d017      	beq.n	8003632 <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 8003602:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003604:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003606:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003608:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 800360a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800360c:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800360e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003610:	f044 0408 	orr.w	r4, r4, #8
 8003614:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003616:	69d9      	ldr	r1, [r3, #28]
 8003618:	f021 0104 	bic.w	r1, r1, #4
 800361c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800361e:	69da      	ldr	r2, [r3, #28]
 8003620:	432a      	orrs	r2, r5
 8003622:	61da      	str	r2, [r3, #28]
      break;
 8003624:	e770      	b.n	8003508 <HAL_TIM_PWM_ConfigChannel+0x88>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003626:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003628:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800362c:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8003630:	e78e      	b.n	8003550 <HAL_TIM_PWM_ConfigChannel+0xd0>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003632:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003634:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003636:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800363a:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800363e:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003640:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003644:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 8003646:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800364a:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 800364e:	e7d8      	b.n	8003602 <HAL_TIM_PWM_ConfigChannel+0x182>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003650:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003652:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003654:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003658:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800365c:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800365e:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003662:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8003664:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003668:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 800366c:	e73a      	b.n	80034e4 <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpccer |= OC_Config->OCNPolarity;
 800366e:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003670:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003672:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003676:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8003678:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800367a:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800367e:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8003680:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003684:	4335      	orrs	r5, r6
 8003686:	e790      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x12a>
 8003688:	40010000 	.word	0x40010000

0800368c <HAL_TIM_OC_DelayElapsedCallback>:
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop

08003690 <HAL_TIM_IC_CaptureCallback>:
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop

08003694 <HAL_TIM_PWM_PulseFinishedCallback>:
 8003694:	4770      	bx	lr
 8003696:	bf00      	nop

08003698 <HAL_TIM_TriggerCallback>:
 8003698:	4770      	bx	lr
 800369a:	bf00      	nop

0800369c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800369c:	6803      	ldr	r3, [r0, #0]
 800369e:	691a      	ldr	r2, [r3, #16]
 80036a0:	0791      	lsls	r1, r2, #30
{
 80036a2:	b510      	push	{r4, lr}
 80036a4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036a6:	d502      	bpl.n	80036ae <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	0792      	lsls	r2, r2, #30
 80036ac:	d462      	bmi.n	8003774 <HAL_TIM_IRQHandler+0xd8>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036ae:	691a      	ldr	r2, [r3, #16]
 80036b0:	0750      	lsls	r0, r2, #29
 80036b2:	d502      	bpl.n	80036ba <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	0751      	lsls	r1, r2, #29
 80036b8:	d449      	bmi.n	800374e <HAL_TIM_IRQHandler+0xb2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80036ba:	691a      	ldr	r2, [r3, #16]
 80036bc:	0712      	lsls	r2, r2, #28
 80036be:	d502      	bpl.n	80036c6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	0710      	lsls	r0, r2, #28
 80036c4:	d431      	bmi.n	800372a <HAL_TIM_IRQHandler+0x8e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80036c6:	691a      	ldr	r2, [r3, #16]
 80036c8:	06d2      	lsls	r2, r2, #27
 80036ca:	d502      	bpl.n	80036d2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	06d0      	lsls	r0, r2, #27
 80036d0:	d418      	bmi.n	8003704 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80036d2:	691a      	ldr	r2, [r3, #16]
 80036d4:	07d1      	lsls	r1, r2, #31
 80036d6:	d502      	bpl.n	80036de <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	07d2      	lsls	r2, r2, #31
 80036dc:	d46b      	bmi.n	80037b6 <HAL_TIM_IRQHandler+0x11a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	0610      	lsls	r0, r2, #24
 80036e2:	d502      	bpl.n	80036ea <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80036e4:	68da      	ldr	r2, [r3, #12]
 80036e6:	0611      	lsls	r1, r2, #24
 80036e8:	d46d      	bmi.n	80037c6 <HAL_TIM_IRQHandler+0x12a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	0652      	lsls	r2, r2, #25
 80036ee:	d502      	bpl.n	80036f6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80036f0:	68da      	ldr	r2, [r3, #12]
 80036f2:	0650      	lsls	r0, r2, #25
 80036f4:	d457      	bmi.n	80037a6 <HAL_TIM_IRQHandler+0x10a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80036f6:	691a      	ldr	r2, [r3, #16]
 80036f8:	0691      	lsls	r1, r2, #26
 80036fa:	d502      	bpl.n	8003702 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80036fc:	68da      	ldr	r2, [r3, #12]
 80036fe:	0692      	lsls	r2, r2, #26
 8003700:	d449      	bmi.n	8003796 <HAL_TIM_IRQHandler+0xfa>
 8003702:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003704:	f06f 0210 	mvn.w	r2, #16
 8003708:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800370a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800370c:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800370e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003712:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003714:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003716:	d161      	bne.n	80037dc <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003718:	f7ff ffb8 	bl	800368c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800371c:	4620      	mov	r0, r4
 800371e:	f7ff ffb9 	bl	8003694 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003722:	2200      	movs	r2, #0
 8003724:	6823      	ldr	r3, [r4, #0]
 8003726:	7722      	strb	r2, [r4, #28]
 8003728:	e7d3      	b.n	80036d2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800372a:	f06f 0208 	mvn.w	r2, #8
 800372e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003730:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003732:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003734:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003736:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003738:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800373a:	d155      	bne.n	80037e8 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800373c:	f7ff ffa6 	bl	800368c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003740:	4620      	mov	r0, r4
 8003742:	f7ff ffa7 	bl	8003694 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003746:	2200      	movs	r2, #0
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	7722      	strb	r2, [r4, #28]
 800374c:	e7bb      	b.n	80036c6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800374e:	f06f 0204 	mvn.w	r2, #4
 8003752:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003754:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003756:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003758:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800375c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800375e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003760:	d13f      	bne.n	80037e2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003762:	f7ff ff93 	bl	800368c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003766:	4620      	mov	r0, r4
 8003768:	f7ff ff94 	bl	8003694 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800376c:	2200      	movs	r2, #0
 800376e:	6823      	ldr	r3, [r4, #0]
 8003770:	7722      	strb	r2, [r4, #28]
 8003772:	e7a2      	b.n	80036ba <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003774:	f06f 0202 	mvn.w	r2, #2
 8003778:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800377a:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800377c:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800377e:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003780:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003782:	d128      	bne.n	80037d6 <HAL_TIM_IRQHandler+0x13a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003784:	f7ff ff82 	bl	800368c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003788:	4620      	mov	r0, r4
 800378a:	f7ff ff83 	bl	8003694 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800378e:	2200      	movs	r2, #0
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	7722      	strb	r2, [r4, #28]
 8003794:	e78b      	b.n	80036ae <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003796:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800379a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800379c:	611a      	str	r2, [r3, #16]
}
 800379e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80037a2:	f000 b847 	b.w	8003834 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80037a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80037aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80037ac:	4620      	mov	r0, r4
 80037ae:	f7ff ff73 	bl	8003698 <HAL_TIM_TriggerCallback>
 80037b2:	6823      	ldr	r3, [r4, #0]
 80037b4:	e79f      	b.n	80036f6 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037b6:	f06f 0201 	mvn.w	r2, #1
 80037ba:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80037bc:	4620      	mov	r0, r4
 80037be:	f000 fc71 	bl	80040a4 <HAL_TIM_PeriodElapsedCallback>
 80037c2:	6823      	ldr	r3, [r4, #0]
 80037c4:	e78b      	b.n	80036de <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80037c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80037ca:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80037cc:	4620      	mov	r0, r4
 80037ce:	f000 f833 	bl	8003838 <HAL_TIMEx_BreakCallback>
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	e789      	b.n	80036ea <HAL_TIM_IRQHandler+0x4e>
          HAL_TIM_IC_CaptureCallback(htim);
 80037d6:	f7ff ff5b 	bl	8003690 <HAL_TIM_IC_CaptureCallback>
 80037da:	e7d8      	b.n	800378e <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80037dc:	f7ff ff58 	bl	8003690 <HAL_TIM_IC_CaptureCallback>
 80037e0:	e79f      	b.n	8003722 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_IC_CaptureCallback(htim);
 80037e2:	f7ff ff55 	bl	8003690 <HAL_TIM_IC_CaptureCallback>
 80037e6:	e7c1      	b.n	800376c <HAL_TIM_IRQHandler+0xd0>
        HAL_TIM_IC_CaptureCallback(htim);
 80037e8:	f7ff ff52 	bl	8003690 <HAL_TIM_IC_CaptureCallback>
 80037ec:	e7ab      	b.n	8003746 <HAL_TIM_IRQHandler+0xaa>
 80037ee:	bf00      	nop

080037f0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037f0:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80037f4:	2a01      	cmp	r2, #1
 80037f6:	d01a      	beq.n	800382e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 80037f8:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037fa:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037fc:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80037fe:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
 8003802:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 8003804:	6860      	ldr	r0, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003806:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003808:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800380a:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_MSM;
 800380c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 8003810:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003814:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003816:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003818:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 800381a:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 800381c:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 800381e:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 8003820:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003822:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003826:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 800382a:	bc70      	pop	{r4, r5, r6}
 800382c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800382e:	2002      	movs	r0, #2
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop

08003834 <HAL_TIMEx_CommutCallback>:
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop

08003838 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop

0800383c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800383c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003840:	6804      	ldr	r4, [r0, #0]
 8003842:	6922      	ldr	r2, [r4, #16]
{
 8003844:	4682      	mov	sl, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003846:	68c0      	ldr	r0, [r0, #12]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003848:	f8da 101c 	ldr.w	r1, [sl, #28]
 800384c:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003850:	f8da 6010 	ldr.w	r6, [sl, #16]
 8003854:	f8da 5014 	ldr.w	r5, [sl, #20]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003858:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800385c:	4302      	orrs	r2, r0
 800385e:	6122      	str	r2, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003860:	68e2      	ldr	r2, [r4, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003862:	f8da 0018 	ldr.w	r0, [sl, #24]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003866:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1,
 8003868:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800386c:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1,
 800386e:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003872:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8003874:	4313      	orrs	r3, r2
 8003876:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003878:	6963      	ldr	r3, [r4, #20]
 800387a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800387e:	4303      	orrs	r3, r0

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003880:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003884:	6163      	str	r3, [r4, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003886:	4bab      	ldr	r3, [pc, #684]	; (8003b34 <UART_SetConfig+0x2f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003888:	d061      	beq.n	800394e <UART_SetConfig+0x112>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800388a:	429c      	cmp	r4, r3
 800388c:	f000 8101 	beq.w	8003a92 <UART_SetConfig+0x256>
 8003890:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003894:	429c      	cmp	r4, r3
 8003896:	f000 80fc 	beq.w	8003a92 <UART_SetConfig+0x256>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800389a:	f7ff fa4f 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 800389e:	4fa6      	ldr	r7, [pc, #664]	; (8003b38 <UART_SetConfig+0x2fc>)
 80038a0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80038a4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038a8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80038b2:	fba7 2303 	umull	r2, r3, r7, r3
 80038b6:	095b      	lsrs	r3, r3, #5
 80038b8:	011d      	lsls	r5, r3, #4
 80038ba:	f7ff fa3f 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 80038be:	f8da 3004 	ldr.w	r3, [sl, #4]
 80038c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038cc:	fbb0 f6f3 	udiv	r6, r0, r3
 80038d0:	f7ff fa34 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 80038d4:	f8da 2004 	ldr.w	r2, [sl, #4]
 80038d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038dc:	0093      	lsls	r3, r2, #2
 80038de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80038e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038e6:	fba7 2303 	umull	r2, r3, r7, r3
 80038ea:	f04f 0964 	mov.w	r9, #100	; 0x64
 80038ee:	095b      	lsrs	r3, r3, #5
 80038f0:	fb09 6313 	mls	r3, r9, r3, r6
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	3332      	adds	r3, #50	; 0x32
 80038f8:	fba7 2303 	umull	r2, r3, r7, r3
 80038fc:	095b      	lsrs	r3, r3, #5
 80038fe:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8003902:	f7ff fa1b 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8003906:	f8da 2004 	ldr.w	r2, [sl, #4]
 800390a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800390e:	0093      	lsls	r3, r2, #2
 8003910:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003914:	fbb0 f8f3 	udiv	r8, r0, r3
 8003918:	f7ff fa10 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 800391c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003920:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003924:	009b      	lsls	r3, r3, #2
 8003926:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800392a:	fbb0 f0f3 	udiv	r0, r0, r3
 800392e:	fba7 3000 	umull	r3, r0, r7, r0
 8003932:	0940      	lsrs	r0, r0, #5
 8003934:	fb09 8310 	mls	r3, r9, r0, r8
 8003938:	011b      	lsls	r3, r3, #4
 800393a:	3332      	adds	r3, #50	; 0x32
 800393c:	fba7 2303 	umull	r2, r3, r7, r3
 8003940:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8003944:	4333      	orrs	r3, r6
 8003946:	442b      	add	r3, r5
 8003948:	60a3      	str	r3, [r4, #8]
 800394a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800394e:	429c      	cmp	r4, r3
 8003950:	d05d      	beq.n	8003a0e <UART_SetConfig+0x1d2>
 8003952:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003956:	429c      	cmp	r4, r3
 8003958:	d059      	beq.n	8003a0e <UART_SetConfig+0x1d2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800395a:	f7ff f9ef 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 800395e:	4f76      	ldr	r7, [pc, #472]	; (8003b38 <UART_SetConfig+0x2fc>)
 8003960:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003964:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003968:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800396c:	005b      	lsls	r3, r3, #1
 800396e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003972:	fba7 2303 	umull	r2, r3, r7, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	011e      	lsls	r6, r3, #4
 800397a:	f7ff f9df 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 800397e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003982:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003986:	005b      	lsls	r3, r3, #1
 8003988:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800398c:	fbb0 f5f3 	udiv	r5, r0, r3
 8003990:	f7ff f9d4 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8003994:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003998:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800399c:	0053      	lsls	r3, r2, #1
 800399e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80039a6:	fba7 2303 	umull	r2, r3, r7, r3
 80039aa:	095b      	lsrs	r3, r3, #5
 80039ac:	f04f 0964 	mov.w	r9, #100	; 0x64
 80039b0:	fb09 5313 	mls	r3, r9, r3, r5
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	3332      	adds	r3, #50	; 0x32
 80039b8:	fba7 2303 	umull	r2, r3, r7, r3
 80039bc:	091b      	lsrs	r3, r3, #4
 80039be:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 80039c2:	f7ff f9bb 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 80039c6:	f8da 2004 	ldr.w	r2, [sl, #4]
 80039ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039d2:	0053      	lsls	r3, r2, #1
 80039d4:	fbb0 f8f3 	udiv	r8, r0, r3
 80039d8:	f7ff f9b0 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 80039dc:	f8da 3004 	ldr.w	r3, [sl, #4]
 80039e0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ee:	fba7 2303 	umull	r2, r3, r7, r3
 80039f2:	095b      	lsrs	r3, r3, #5
 80039f4:	fb09 8313 	mls	r3, r9, r3, r8
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	3332      	adds	r3, #50	; 0x32
 80039fc:	fba7 2303 	umull	r2, r3, r7, r3
 8003a00:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8003a04:	4433      	add	r3, r6
 8003a06:	442b      	add	r3, r5
 8003a08:	60a3      	str	r3, [r4, #8]
 8003a0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003a0e:	f7ff f9a5 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003a12:	4f49      	ldr	r7, [pc, #292]	; (8003b38 <UART_SetConfig+0x2fc>)
 8003a14:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a18:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a20:	005b      	lsls	r3, r3, #1
 8003a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a26:	fba7 2303 	umull	r2, r3, r7, r3
 8003a2a:	095b      	lsrs	r3, r3, #5
 8003a2c:	011e      	lsls	r6, r3, #4
 8003a2e:	f7ff f995 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003a32:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a36:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a40:	fbb0 f5f3 	udiv	r5, r0, r3
 8003a44:	f7ff f98a 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003a48:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003a4c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a50:	0053      	lsls	r3, r2, #1
 8003a52:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a56:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a5a:	fba7 2303 	umull	r2, r3, r7, r3
 8003a5e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003a62:	095b      	lsrs	r3, r3, #5
 8003a64:	fb09 5313 	mls	r3, r9, r3, r5
 8003a68:	00db      	lsls	r3, r3, #3
 8003a6a:	3332      	adds	r3, #50	; 0x32
 8003a6c:	fba7 2303 	umull	r2, r3, r7, r3
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8003a76:	f7ff f971 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003a7a:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003a7e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a82:	0053      	lsls	r3, r2, #1
 8003a84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a88:	fbb0 f8f3 	udiv	r8, r0, r3
 8003a8c:	f7ff f966 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003a90:	e7a4      	b.n	80039dc <UART_SetConfig+0x1a0>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003a92:	f7ff f963 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003a96:	4f28      	ldr	r7, [pc, #160]	; (8003b38 <UART_SetConfig+0x2fc>)
 8003a98:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a9c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003aa0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aaa:	fba7 2303 	umull	r2, r3, r7, r3
 8003aae:	095b      	lsrs	r3, r3, #5
 8003ab0:	011d      	lsls	r5, r3, #4
 8003ab2:	f7ff f953 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003ab6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003aba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ac4:	fbb0 f6f3 	udiv	r6, r0, r3
 8003ac8:	f7ff f948 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003acc:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003ad0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ad4:	0093      	lsls	r3, r2, #2
 8003ad6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ade:	fba7 2303 	umull	r2, r3, r7, r3
 8003ae2:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003ae6:	095b      	lsrs	r3, r3, #5
 8003ae8:	fb09 6313 	mls	r3, r9, r3, r6
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	3332      	adds	r3, #50	; 0x32
 8003af0:	fba7 2303 	umull	r2, r3, r7, r3
 8003af4:	095b      	lsrs	r3, r3, #5
 8003af6:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8003afa:	f7ff f92f 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003afe:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003b02:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b06:	0093      	lsls	r3, r2, #2
 8003b08:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b0c:	fbb0 f8f3 	udiv	r8, r0, r3
 8003b10:	f7ff f924 	bl	8002d5c <HAL_RCC_GetPCLK2Freq>
 8003b14:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003b18:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b26:	fba7 2303 	umull	r2, r3, r7, r3
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	fb09 8313 	mls	r3, r9, r3, r8
 8003b30:	e702      	b.n	8003938 <UART_SetConfig+0xfc>
 8003b32:	bf00      	nop
 8003b34:	40011000 	.word	0x40011000
 8003b38:	51eb851f 	.word	0x51eb851f

08003b3c <HAL_UART_Init>:
  if (huart == NULL)
 8003b3c:	b360      	cbz	r0, 8003b98 <HAL_UART_Init+0x5c>
{
 8003b3e:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003b40:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003b44:	4604      	mov	r4, r0
 8003b46:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003b4a:	b303      	cbz	r3, 8003b8e <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8003b4c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003b4e:	2324      	movs	r3, #36	; 0x24
 8003b50:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003b54:	68d3      	ldr	r3, [r2, #12]
 8003b56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b5a:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003b5c:	4620      	mov	r0, r4
 8003b5e:	f7ff fe6d 	bl	800383c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	691a      	ldr	r2, [r3, #16]
 8003b66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b6c:	695a      	ldr	r2, [r3, #20]
 8003b6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b72:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003b74:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b76:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8003b78:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8003b7a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b7e:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8003b80:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b82:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003b84:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003b88:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
  return HAL_OK;
 8003b8c:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8003b8e:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003b92:	f001 feb5 	bl	8005900 <HAL_UART_MspInit>
 8003b96:	e7d9      	b.n	8003b4c <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8003b98:	2001      	movs	r0, #1
 8003b9a:	4770      	bx	lr

08003b9c <HAL_UART_Transmit>:
{
 8003b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b9e:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8003ba0:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8003ba4:	2920      	cmp	r1, #32
{
 8003ba6:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8003ba8:	d002      	beq.n	8003bb0 <HAL_UART_Transmit+0x14>
    return HAL_BUSY;
 8003baa:	2002      	movs	r0, #2
}
 8003bac:	b003      	add	sp, #12
 8003bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8003bb0:	b35e      	cbz	r6, 8003c0a <HAL_UART_Transmit+0x6e>
 8003bb2:	b352      	cbz	r2, 8003c0a <HAL_UART_Transmit+0x6e>
 8003bb4:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8003bb6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	4604      	mov	r4, r0
 8003bbe:	d0f4      	beq.n	8003baa <HAL_UART_Transmit+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc0:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8003bc2:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bc4:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc6:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8003bc8:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bcc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8003bd0:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8003bd2:	f7fe f953 	bl	8001e7c <HAL_GetTick>
    huart->TxXferSize = Size;
 8003bd6:	9a01      	ldr	r2, [sp, #4]
 8003bd8:	84a2      	strh	r2, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8003bda:	4605      	mov	r5, r0
 8003bdc:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 8003bde:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003be0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d035      	beq.n	8003c54 <HAL_UART_Transmit+0xb8>
      huart->TxXferCount--;
 8003be8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bea:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 8003bec:	3a01      	subs	r2, #1
 8003bee:	b292      	uxth	r2, r2
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bf0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8003bf4:	84e2      	strh	r2, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003bf6:	d015      	beq.n	8003c24 <HAL_UART_Transmit+0x88>
 8003bf8:	1c79      	adds	r1, r7, #1
 8003bfa:	d137      	bne.n	8003c6c <HAL_UART_Transmit+0xd0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bfc:	6802      	ldr	r2, [r0, #0]
 8003bfe:	0612      	lsls	r2, r2, #24
 8003c00:	d5fc      	bpl.n	8003bfc <HAL_UART_Transmit+0x60>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003c02:	7833      	ldrb	r3, [r6, #0]
 8003c04:	6043      	str	r3, [r0, #4]
 8003c06:	3601      	adds	r6, #1
 8003c08:	e7ea      	b.n	8003be0 <HAL_UART_Transmit+0x44>
      return  HAL_ERROR;
 8003c0a:	2001      	movs	r0, #1
 8003c0c:	e7ce      	b.n	8003bac <HAL_UART_Transmit+0x10>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c0e:	6803      	ldr	r3, [r0, #0]
 8003c10:	061b      	lsls	r3, r3, #24
 8003c12:	d40c      	bmi.n	8003c2e <HAL_UART_Transmit+0x92>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c14:	2f00      	cmp	r7, #0
 8003c16:	d033      	beq.n	8003c80 <HAL_UART_Transmit+0xe4>
 8003c18:	f7fe f930 	bl	8001e7c <HAL_GetTick>
 8003c1c:	1b40      	subs	r0, r0, r5
 8003c1e:	4287      	cmp	r7, r0
 8003c20:	6820      	ldr	r0, [r4, #0]
 8003c22:	d32d      	bcc.n	8003c80 <HAL_UART_Transmit+0xe4>
 8003c24:	1c79      	adds	r1, r7, #1
 8003c26:	d1f2      	bne.n	8003c0e <HAL_UART_Transmit+0x72>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c28:	6802      	ldr	r2, [r0, #0]
 8003c2a:	0612      	lsls	r2, r2, #24
 8003c2c:	d5fc      	bpl.n	8003c28 <HAL_UART_Transmit+0x8c>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003c2e:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003c30:	6922      	ldr	r2, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c36:	6043      	str	r3, [r0, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003c38:	2a00      	cmp	r2, #0
 8003c3a:	d1e4      	bne.n	8003c06 <HAL_UART_Transmit+0x6a>
          pData += 2U;
 8003c3c:	3602      	adds	r6, #2
 8003c3e:	e7cf      	b.n	8003be0 <HAL_UART_Transmit+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c40:	6803      	ldr	r3, [r0, #0]
 8003c42:	065b      	lsls	r3, r3, #25
 8003c44:	d40b      	bmi.n	8003c5e <HAL_UART_Transmit+0xc2>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c46:	b1df      	cbz	r7, 8003c80 <HAL_UART_Transmit+0xe4>
 8003c48:	f7fe f918 	bl	8001e7c <HAL_GetTick>
 8003c4c:	1b40      	subs	r0, r0, r5
 8003c4e:	4287      	cmp	r7, r0
 8003c50:	6820      	ldr	r0, [r4, #0]
 8003c52:	d315      	bcc.n	8003c80 <HAL_UART_Transmit+0xe4>
 8003c54:	1c79      	adds	r1, r7, #1
 8003c56:	d1f3      	bne.n	8003c40 <HAL_UART_Transmit+0xa4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c58:	6803      	ldr	r3, [r0, #0]
 8003c5a:	065a      	lsls	r2, r3, #25
 8003c5c:	d5fc      	bpl.n	8003c58 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 8003c5e:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003c60:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8003c62:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003c66:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8003c6a:	e79f      	b.n	8003bac <HAL_UART_Transmit+0x10>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c6c:	6803      	ldr	r3, [r0, #0]
 8003c6e:	061b      	lsls	r3, r3, #24
 8003c70:	d4c7      	bmi.n	8003c02 <HAL_UART_Transmit+0x66>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c72:	b12f      	cbz	r7, 8003c80 <HAL_UART_Transmit+0xe4>
 8003c74:	f7fe f902 	bl	8001e7c <HAL_GetTick>
 8003c78:	1b40      	subs	r0, r0, r5
 8003c7a:	4287      	cmp	r7, r0
 8003c7c:	6820      	ldr	r0, [r4, #0]
 8003c7e:	d2bb      	bcs.n	8003bf8 <HAL_UART_Transmit+0x5c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c80:	68c3      	ldr	r3, [r0, #12]
 8003c82:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c86:	60c3      	str	r3, [r0, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c88:	6943      	ldr	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003c8a:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c8c:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003c90:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c92:	6143      	str	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003c94:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
      return HAL_TIMEOUT;
 8003c98:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003c9a:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8003c9e:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8003ca2:	e783      	b.n	8003bac <HAL_UART_Transmit+0x10>

08003ca4 <HAL_UART_Receive>:
{
 8003ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ca6:	460e      	mov	r6, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ca8:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 8003cac:	2920      	cmp	r1, #32
{
 8003cae:	b083      	sub	sp, #12
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cb0:	d002      	beq.n	8003cb8 <HAL_UART_Receive+0x14>
    return HAL_BUSY;
 8003cb2:	2002      	movs	r0, #2
}
 8003cb4:	b003      	add	sp, #12
 8003cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8003cb8:	2e00      	cmp	r6, #0
 8003cba:	d02f      	beq.n	8003d1c <HAL_UART_Receive+0x78>
 8003cbc:	2a00      	cmp	r2, #0
 8003cbe:	d02d      	beq.n	8003d1c <HAL_UART_Receive+0x78>
 8003cc0:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8003cc2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	4604      	mov	r4, r0
 8003cca:	d0f2      	beq.n	8003cb2 <HAL_UART_Receive+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ccc:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8003cce:	2101      	movs	r1, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cd0:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd2:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8003cd4:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cd8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
 8003cdc:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8003cde:	f7fe f8cd 	bl	8001e7c <HAL_GetTick>
    huart->RxXferSize = Size;
 8003ce2:	9a01      	ldr	r2, [sp, #4]
 8003ce4:	85a2      	strh	r2, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8003ce6:	4605      	mov	r5, r0
    huart->RxXferCount = Size;
 8003ce8:	85e2      	strh	r2, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003cea:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8003cec:	b280      	uxth	r0, r0
 8003cee:	2800      	cmp	r0, #0
 8003cf0:	d054      	beq.n	8003d9c <HAL_UART_Receive+0xf8>
      huart->RxXferCount--;
 8003cf2:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003cf4:	68a3      	ldr	r3, [r4, #8]
      huart->RxXferCount--;
 8003cf6:	3a01      	subs	r2, #1
 8003cf8:	b292      	uxth	r2, r2
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      huart->RxXferCount--;
 8003cfe:	85e2      	strh	r2, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003d00:	d017      	beq.n	8003d32 <HAL_UART_Receive+0x8e>
 8003d02:	1c79      	adds	r1, r7, #1
 8003d04:	6820      	ldr	r0, [r4, #0]
 8003d06:	d122      	bne.n	8003d4e <HAL_UART_Receive+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d08:	6802      	ldr	r2, [r0, #0]
 8003d0a:	0692      	lsls	r2, r2, #26
 8003d0c:	d5fc      	bpl.n	8003d08 <HAL_UART_Receive+0x64>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003d0e:	6923      	ldr	r3, [r4, #16]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d138      	bne.n	8003d86 <HAL_UART_Receive+0xe2>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d14:	6843      	ldr	r3, [r0, #4]
 8003d16:	7033      	strb	r3, [r6, #0]
 8003d18:	3601      	adds	r6, #1
 8003d1a:	e7e6      	b.n	8003cea <HAL_UART_Receive+0x46>
      return  HAL_ERROR;
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	e7c9      	b.n	8003cb4 <HAL_UART_Receive+0x10>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d20:	6803      	ldr	r3, [r0, #0]
 8003d22:	069b      	lsls	r3, r3, #26
 8003d24:	d40b      	bmi.n	8003d3e <HAL_UART_Receive+0x9a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d26:	b1e7      	cbz	r7, 8003d62 <HAL_UART_Receive+0xbe>
 8003d28:	f7fe f8a8 	bl	8001e7c <HAL_GetTick>
 8003d2c:	1b40      	subs	r0, r0, r5
 8003d2e:	4287      	cmp	r7, r0
 8003d30:	d316      	bcc.n	8003d60 <HAL_UART_Receive+0xbc>
 8003d32:	1c79      	adds	r1, r7, #1
 8003d34:	6820      	ldr	r0, [r4, #0]
 8003d36:	d1f3      	bne.n	8003d20 <HAL_UART_Receive+0x7c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d38:	6802      	ldr	r2, [r0, #0]
 8003d3a:	0692      	lsls	r2, r2, #26
 8003d3c:	d5fc      	bpl.n	8003d38 <HAL_UART_Receive+0x94>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003d3e:	6923      	ldr	r3, [r4, #16]
 8003d40:	bb3b      	cbnz	r3, 8003d92 <HAL_UART_Receive+0xee>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d42:	6843      	ldr	r3, [r0, #4]
 8003d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d48:	f826 3b02 	strh.w	r3, [r6], #2
 8003d4c:	e7cd      	b.n	8003cea <HAL_UART_Receive+0x46>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d4e:	6803      	ldr	r3, [r0, #0]
 8003d50:	069b      	lsls	r3, r3, #26
 8003d52:	d4dc      	bmi.n	8003d0e <HAL_UART_Receive+0x6a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d54:	b12f      	cbz	r7, 8003d62 <HAL_UART_Receive+0xbe>
 8003d56:	f7fe f891 	bl	8001e7c <HAL_GetTick>
 8003d5a:	1b40      	subs	r0, r0, r5
 8003d5c:	4287      	cmp	r7, r0
 8003d5e:	d2d0      	bcs.n	8003d02 <HAL_UART_Receive+0x5e>
 8003d60:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d62:	68c3      	ldr	r3, [r0, #12]
 8003d64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d68:	60c3      	str	r3, [r0, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6a:	6943      	ldr	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003d6c:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6e:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003d72:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d74:	6143      	str	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003d76:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
          return HAL_TIMEOUT;
 8003d7a:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003d7c:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8003d80:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8003d84:	e796      	b.n	8003cb4 <HAL_UART_Receive+0x10>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d86:	6843      	ldr	r3, [r0, #4]
 8003d88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d8c:	7033      	strb	r3, [r6, #0]
 8003d8e:	3601      	adds	r6, #1
 8003d90:	e7ab      	b.n	8003cea <HAL_UART_Receive+0x46>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003d92:	6843      	ldr	r3, [r0, #4]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	f826 3b01 	strh.w	r3, [r6], #1
 8003d9a:	e7a6      	b.n	8003cea <HAL_UART_Receive+0x46>
    huart->RxState = HAL_UART_STATE_READY;
 8003d9c:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003d9e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_READY;
 8003da2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8003da6:	e785      	b.n	8003cb4 <HAL_UART_Receive+0x10>

08003da8 <_Z12FilterConfigv>:


int rx_led=0;

void FilterConfig()
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b08a      	sub	sp, #40	; 0x28
 8003dac:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8003dae:	2300      	movs	r3, #0
 8003db0:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=FILTERID_L;
 8003db2:	2300      	movs	r3, #0
 8003db4:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 8003db6:	2300      	movs	r3, #0
 8003db8:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=MASKID_L;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8003dca:	2300      	movs	r3, #0
 8003dcc:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8003dce:	2301      	movs	r3, #1
 8003dd0:	623b      	str	r3, [r7, #32]
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)!=HAL_OK)
 8003dd2:	463b      	mov	r3, r7
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	480c      	ldr	r0, [pc, #48]	; (8003e08 <_Z12FilterConfigv+0x60>)
 8003dd8:	f7fe f8ea 	bl	8001fb0 <HAL_CAN_ConfigFilter>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bf14      	ite	ne
 8003de2:	2301      	movne	r3, #1
 8003de4:	2300      	moveq	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d002      	beq.n	8003df2 <_Z12FilterConfigv+0x4a>
		{
			printf("filter config error!");
 8003dec:	4807      	ldr	r0, [pc, #28]	; (8003e0c <_Z12FilterConfigv+0x64>)
 8003dee:	f001 fe85 	bl	8005afc <printf>
		}
	HAL_CAN_Start(&hcan1);
 8003df2:	4805      	ldr	r0, [pc, #20]	; (8003e08 <_Z12FilterConfigv+0x60>)
 8003df4:	f7fe f962 	bl	80020bc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003df8:	2102      	movs	r1, #2
 8003dfa:	4803      	ldr	r0, [pc, #12]	; (8003e08 <_Z12FilterConfigv+0x60>)
 8003dfc:	f7fe fa0e 	bl	800221c <HAL_CAN_ActivateNotification>
}
 8003e00:	bf00      	nop
 8003e02:	3728      	adds	r7, #40	; 0x28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}
 8003e08:	20000768 	.word	0x20000768
 8003e0c:	080097d8 	.word	0x080097d8

08003e10 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 8003e18:	4b20      	ldr	r3, [pc, #128]	; (8003e9c <HAL_CAN_RxFifo0MsgPendingCallback+0x8c>)
 8003e1a:	4a21      	ldr	r2, [pc, #132]	; (8003ea0 <HAL_CAN_RxFifo0MsgPendingCallback+0x90>)
 8003e1c:	2100      	movs	r1, #0
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7fe f97a 	bl	8002118 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8003e24:	4b1f      	ldr	r3, [pc, #124]	; (8003ea4 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>)
 8003e26:	2201      	movs	r2, #1
 8003e28:	701a      	strb	r2, [r3, #0]
	   plow->Ad1.SetData();
 8003e2a:	4b1f      	ldr	r3, [pc, #124]	; (8003ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f503 7328 	add.w	r3, r3, #672	; 0x2a0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f000 fb2c 	bl	8004490 <_ZN6Sensor7SetDataEv>
	   plow->Msw1.SetData();
 8003e38:	4b1b      	ldr	r3, [pc, #108]	; (8003ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fb89 	bl	8004558 <_ZN7MicroSw7SetDataEv>
	   plow->PS3.SetconData();
 8003e46:	4b18      	ldr	r3, [pc, #96]	; (8003ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 8003e4e:	4618      	mov	r0, r3
 8003e50:	f000 fab8 	bl	80043c4 <_ZN13PS3controller10SetconDataEv>
	   plow->loca.Setloca();
 8003e54:	4b14      	ldr	r3, [pc, #80]	; (8003ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 fc23 	bl	80046a8 <_ZN12localization7SetlocaEv>
	   plow->encoder1.SetData();
 8003e62:	4b11      	ldr	r3, [pc, #68]	; (8003ea8 <HAL_CAN_RxFifo0MsgPendingCallback+0x98>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f000 fb9a 	bl	80045a4 <_ZN7Encoder7SetDataEv>
	   if(rx_led>20)
 8003e70:	4b0e      	ldr	r3, [pc, #56]	; (8003eac <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2b14      	cmp	r3, #20
 8003e76:	dd08      	ble.n	8003e8a <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
	   {
		   TOGGLE_RX_LED;
 8003e78:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e7c:	480c      	ldr	r0, [pc, #48]	; (8003eb0 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 8003e7e:	f7fe fe03 	bl	8002a88 <HAL_GPIO_TogglePin>
		   rx_led=0;
 8003e82:	4b0a      	ldr	r3, [pc, #40]	; (8003eac <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8003e84:	2200      	movs	r2, #0
 8003e86:	601a      	str	r2, [r3, #0]
	   else
	   {
		   rx_led++;
	   }

 }
 8003e88:	e004      	b.n	8003e94 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>
		   rx_led++;
 8003e8a:	4b08      	ldr	r3, [pc, #32]	; (8003eac <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	4a06      	ldr	r2, [pc, #24]	; (8003eac <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 8003e92:	6013      	str	r3, [r2, #0]
 }
 8003e94:	bf00      	nop
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	20000698 	.word	0x20000698
 8003ea0:	200006a0 	.word	0x200006a0
 8003ea4:	200006bc 	.word	0x200006bc
 8003ea8:	20000710 	.word	0x20000710
 8003eac:	200006c4 	.word	0x200006c4
 8003eb0:	40020800 	.word	0x40020800

08003eb4 <HAL_CAN_RxFifo0FullCallback>:
void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]

}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]

}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <_ZN6CanBus8SetErrorEv>:
void CanBus::SetError()
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
	error_code=(hcan1.Instance->ESR>>4)&0b111;
 8003ee4:	4b06      	ldr	r3, [pc, #24]	; (8003f00 <_ZN6CanBus8SetErrorEv+0x24>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	091b      	lsrs	r3, r3, #4
 8003eec:	f003 0207 	and.w	r2, r3, #7
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	60da      	str	r2, [r3, #12]
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	20000768 	.word	0x20000768

08003f04 <_ZN6CanBus4SendEmhPh>:
int count=0;



short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b088      	sub	sp, #32
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	603b      	str	r3, [r7, #0]
 8003f10:	4613      	mov	r3, r2
 8003f12:	71fb      	strb	r3, [r7, #7]
					uint32_t mailbox_num;
				 HAL_CAN_StateTypeDef state = hcan1.State;
 8003f14:	4b62      	ldr	r3, [pc, #392]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003f16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f1a:	77fb      	strb	r3, [r7, #31]
				 uint32_t TSR = hcan1.Instance->TSR;
 8003f1c:	4b60      	ldr	r3, [pc, #384]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	61bb      	str	r3, [r7, #24]
				 if ((state == HAL_CAN_STATE_READY) ||(state == HAL_CAN_STATE_LISTENING))
 8003f24:	7ffb      	ldrb	r3, [r7, #31]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d003      	beq.n	8003f32 <_ZN6CanBus4SendEmhPh+0x2e>
 8003f2a:	7ffb      	ldrb	r3, [r7, #31]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	f040 80a4 	bne.w	800407a <_ZN6CanBus4SendEmhPh+0x176>
				 {
					 if (((TSR & CAN_TSR_TME0) != 0U) || ((TSR & CAN_TSR_TME1) != 0U) ||((TSR & CAN_TSR_TME2) != 0U))//[{bNX
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10a      	bne.n	8003f52 <_ZN6CanBus4SendEmhPh+0x4e>
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d105      	bne.n	8003f52 <_ZN6CanBus4SendEmhPh+0x4e>
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	f000 8085 	beq.w	800405c <_ZN6CanBus4SendEmhPh+0x158>
					 {

												  mailbox_num = (TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos; //[{bNX
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	0e1b      	lsrs	r3, r3, #24
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	617b      	str	r3, [r7, #20]
												  if (mailbox_num > 2)
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d90e      	bls.n	8003f80 <_ZN6CanBus4SendEmhPh+0x7c>
												  {
												         /* Update error code */
												         hcan1.ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003f62:	4b4f      	ldr	r3, [pc, #316]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f66:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f6a:	4a4d      	ldr	r2, [pc, #308]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003f6c:	6253      	str	r3, [r2, #36]	; 0x24
												         error_flag=true;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2201      	movs	r2, #1
 8003f72:	725a      	strb	r2, [r3, #9]
												         this->SetError();
 8003f74:	68f8      	ldr	r0, [r7, #12]
 8003f76:	f7ff ffb1 	bl	8003edc <_ZN6CanBus8SetErrorEv>
												         return -1;
 8003f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f7e:	e08a      	b.n	8004096 <_ZN6CanBus4SendEmhPh+0x192>
												   }

												  if(this->IDE==CAN_ID_STD)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	691b      	ldr	r3, [r3, #16]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d10c      	bne.n	8003fa2 <_ZN6CanBus4SendEmhPh+0x9e>
												  {
													  	  hcan1.Instance->sTxMailBox[mailbox_num].TIR=ID<<21|this->RTR;
 8003f88:	4b45      	ldr	r3, [pc, #276]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003f8a:	6819      	ldr	r1, [r3, #0]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	055a      	lsls	r2, r3, #21
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	431a      	orrs	r2, r3
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	3318      	adds	r3, #24
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	440b      	add	r3, r1
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	e00e      	b.n	8003fc0 <_ZN6CanBus4SendEmhPh+0xbc>
												  }
												  else//ext id
												  {
													  hcan1.Instance->sTxMailBox[mailbox_num].TIR=ID<<3U|IDE|RTR;
 8003fa2:	4b3f      	ldr	r3, [pc, #252]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003fa4:	6819      	ldr	r1, [r3, #0]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	00da      	lsls	r2, r3, #3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	431a      	orrs	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	695b      	ldr	r3, [r3, #20]
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	3318      	adds	r3, #24
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	440b      	add	r3, r1
 8003fbe:	601a      	str	r2, [r3, #0]
												  }
												  hcan1.Instance->sTxMailBox[mailbox_num].TDTR = DLC;
 8003fc0:	4b37      	ldr	r3, [pc, #220]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003fc2:	6819      	ldr	r1, [r3, #0]
 8003fc4:	79fa      	ldrb	r2, [r7, #7]
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	3318      	adds	r3, #24
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	440b      	add	r3, r1
 8003fce:	3304      	adds	r3, #4
 8003fd0:	601a      	str	r2, [r3, #0]
												  hcan1.Instance->sTxMailBox[mailbox_num].TDHR=(uint32_t)data[7]<<24|(uint32_t)data[6]<<16|(uint32_t)data[5]<<8|(uint32_t)data[4];//[{bNXWX^Zbg
 8003fd2:	4b33      	ldr	r3, [pc, #204]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8003fd4:	6819      	ldr	r1, [r3, #0]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	3307      	adds	r3, #7
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	061a      	lsls	r2, r3, #24
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	3306      	adds	r3, #6
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	041b      	lsls	r3, r3, #16
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	3305      	adds	r3, #5
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	3204      	adds	r2, #4
 8003ff6:	7812      	ldrb	r2, [r2, #0]
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	011b      	lsls	r3, r3, #4
 8003ffe:	440b      	add	r3, r1
 8004000:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8004004:	601a      	str	r2, [r3, #0]
												  hcan1.Instance->sTxMailBox[mailbox_num].TDLR=(uint32_t)data[3]<<24|(uint32_t)data[2]<<16|(uint32_t)data[1]<<8|(uint32_t)data[0];
 8004006:	4b26      	ldr	r3, [pc, #152]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8004008:	6819      	ldr	r1, [r3, #0]
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	3303      	adds	r3, #3
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	061a      	lsls	r2, r3, #24
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	3302      	adds	r3, #2
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	041b      	lsls	r3, r3, #16
 800401a:	431a      	orrs	r2, r3
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	3301      	adds	r3, #1
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	021b      	lsls	r3, r3, #8
 8004024:	4313      	orrs	r3, r2
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	7812      	ldrb	r2, [r2, #0]
 800402a:	431a      	orrs	r2, r3
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	011b      	lsls	r3, r3, #4
 8004030:	440b      	add	r3, r1
 8004032:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004036:	601a      	str	r2, [r3, #0]
												  hcan1.Instance->sTxMailBox[mailbox_num].TIR|=1;//MrbgZbg
 8004038:	4b19      	ldr	r3, [pc, #100]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 800403a:	6819      	ldr	r1, [r3, #0]
 800403c:	4b18      	ldr	r3, [pc, #96]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	3318      	adds	r3, #24
 8004044:	011b      	lsls	r3, r3, #4
 8004046:	4413      	add	r3, r2
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f043 0201 	orr.w	r2, r3, #1
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	3318      	adds	r3, #24
 8004052:	011b      	lsls	r3, r3, #4
 8004054:	440b      	add	r3, r1
 8004056:	601a      	str	r2, [r3, #0]
												  return 0;
 8004058:	2300      	movs	r3, #0
 800405a:	e01c      	b.n	8004096 <_ZN6CanBus4SendEmhPh+0x192>


				 	 }
				 	  else
				 	 	 {//[{bNX
							 hcan1.ErrorCode |= HAL_CAN_ERROR_PARAM;
 800405c:	4b10      	ldr	r3, [pc, #64]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004064:	4a0e      	ldr	r2, [pc, #56]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8004066:	6253      	str	r3, [r2, #36]	; 0x24
							  error_flag=true;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2201      	movs	r2, #1
 800406c:	725a      	strb	r2, [r3, #9]
							  this->SetError();
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f7ff ff34 	bl	8003edc <_ZN6CanBus8SetErrorEv>
							  return -1;
 8004074:	f04f 33ff 	mov.w	r3, #4294967295
 8004078:	e00d      	b.n	8004096 <_ZN6CanBus4SendEmhPh+0x192>
				 	 	 }

				}
				 else
				 {
					 hcan1.ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800407a:	4b09      	ldr	r3, [pc, #36]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004082:	4a07      	ldr	r2, [pc, #28]	; (80040a0 <_ZN6CanBus4SendEmhPh+0x19c>)
 8004084:	6253      	str	r3, [r2, #36]	; 0x24
					 error_flag=true;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2201      	movs	r2, #1
 800408a:	725a      	strb	r2, [r3, #9]
					 this->SetError();
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f7ff ff25 	bl	8003edc <_ZN6CanBus8SetErrorEv>
					    return -2;
 8004092:	f06f 0301 	mvn.w	r3, #1
				 }

}
 8004096:	4618      	mov	r0, r3
 8004098:	3720      	adds	r7, #32
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
 800409e:	bf00      	nop
 80040a0:	20000768 	.word	0x20000768

080040a4 <HAL_TIM_PeriodElapsedCallback>:
#include "Libraries/LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
	 	 	 	if(htim->Instance==TIM6)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a05      	ldr	r2, [pc, #20]	; (80040c8 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d102      	bne.n	80040bc <HAL_TIM_PeriodElapsedCallback+0x18>
	 	 	 		{
 					IntFlag=true;
 80040b6:	4b05      	ldr	r3, [pc, #20]	; (80040cc <HAL_TIM_PeriodElapsedCallback+0x28>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	701a      	strb	r2, [r3, #0]

 					}

 			}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	40001000 	.word	0x40001000
 80040cc:	200006cc 	.word	0x200006cc

080040d0 <_ZN3LCD6LCD_RWEc>:
 *      Author: T
 */

#include <Libraries/LCD/LCD.hpp>

void LCD::LCD_RW(char act){
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	70fb      	strb	r3, [r7, #3]

}
 80040dc:	bf00      	nop
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <_ZN3LCD5LCD_EEc>:

void LCD::LCD_E(char act)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	70fb      	strb	r3, [r7, #3]
	if(act){
 80040f4:	78fb      	ldrb	r3, [r7, #3]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d005      	beq.n	8004106 <_ZN3LCD5LCD_EEc+0x1e>
			HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80040fa:	2201      	movs	r2, #1
 80040fc:	2101      	movs	r1, #1
 80040fe:	4806      	ldr	r0, [pc, #24]	; (8004118 <_ZN3LCD5LCD_EEc+0x30>)
 8004100:	f7fe fcbe 	bl	8002a80 <HAL_GPIO_WritePin>
		}else{
			HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
		}
}
 8004104:	e004      	b.n	8004110 <_ZN3LCD5LCD_EEc+0x28>
			HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004106:	2200      	movs	r2, #0
 8004108:	2101      	movs	r1, #1
 800410a:	4803      	ldr	r0, [pc, #12]	; (8004118 <_ZN3LCD5LCD_EEc+0x30>)
 800410c:	f7fe fcb8 	bl	8002a80 <HAL_GPIO_WritePin>
}
 8004110:	bf00      	nop
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	40020800 	.word	0x40020800

0800411c <_ZN3LCD6LCD_RSEc>:

void LCD::LCD_RS(char act)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	460b      	mov	r3, r1
 8004126:	70fb      	strb	r3, [r7, #3]
	if(act){
 8004128:	78fb      	ldrb	r3, [r7, #3]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d005      	beq.n	800413a <_ZN3LCD6LCD_RSEc+0x1e>
			HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 800412e:	2201      	movs	r2, #1
 8004130:	2102      	movs	r1, #2
 8004132:	4806      	ldr	r0, [pc, #24]	; (800414c <_ZN3LCD6LCD_RSEc+0x30>)
 8004134:	f7fe fca4 	bl	8002a80 <HAL_GPIO_WritePin>
		}else{
			HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
		}
}
 8004138:	e004      	b.n	8004144 <_ZN3LCD6LCD_RSEc+0x28>
			HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 800413a:	2200      	movs	r2, #0
 800413c:	2102      	movs	r1, #2
 800413e:	4803      	ldr	r0, [pc, #12]	; (800414c <_ZN3LCD6LCD_RSEc+0x30>)
 8004140:	f7fe fc9e 	bl	8002a80 <HAL_GPIO_WritePin>
}
 8004144:	bf00      	nop
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	40020800 	.word	0x40020800

08004150 <_ZN3LCD7LCD_OUTEi>:

void LCD::LCD_OUT(int dat)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	6039      	str	r1, [r7, #0]
	int pin;
	pin = dat & 0x0f0;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004160:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	b29b      	uxth	r3, r3
 8004166:	2201      	movs	r2, #1
 8004168:	4619      	mov	r1, r3
 800416a:	4809      	ldr	r0, [pc, #36]	; (8004190 <_ZN3LCD7LCD_OUTEi+0x40>)
 800416c:	f7fe fc88 	bl	8002a80 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	43db      	mvns	r3, r3
 8004174:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004178:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	b29b      	uxth	r3, r3
 800417e:	2200      	movs	r2, #0
 8004180:	4619      	mov	r1, r3
 8004182:	4803      	ldr	r0, [pc, #12]	; (8004190 <_ZN3LCD7LCD_OUTEi+0x40>)
 8004184:	f7fe fc7c 	bl	8002a80 <HAL_GPIO_WritePin>

}
 8004188:	bf00      	nop
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40020400 	.word	0x40020400

08004194 <_ZN3LCD10lcd_write8Ecc>:

void LCD::lcd_write8(char reg, char dat)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	460b      	mov	r3, r1
 800419e:	70fb      	strb	r3, [r7, #3]
 80041a0:	4613      	mov	r3, r2
 80041a2:	70bb      	strb	r3, [r7, #2]
	LCD_RS(reg);
 80041a4:	78fb      	ldrb	r3, [r7, #3]
 80041a6:	4619      	mov	r1, r3
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7ff ffb7 	bl	800411c <_ZN3LCD6LCD_RSEc>
		LCD_OUT(dat);
 80041ae:	78bb      	ldrb	r3, [r7, #2]
 80041b0:	4619      	mov	r1, r3
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7ff ffcc 	bl	8004150 <_ZN3LCD7LCD_OUTEi>
		LCD_E(ON);
 80041b8:	2101      	movs	r1, #1
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7ff ff94 	bl	80040e8 <_ZN3LCD5LCD_EEc>
		HAL_Delay(1);
 80041c0:	2001      	movs	r0, #1
 80041c2:	f7fd fe61 	bl	8001e88 <HAL_Delay>
		LCD_E(OFF);
 80041c6:	2100      	movs	r1, #0
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7ff ff8d 	bl	80040e8 <_ZN3LCD5LCD_EEc>
		HAL_Delay(2);
 80041ce:	2002      	movs	r0, #2
 80041d0:	f7fd fe5a 	bl	8001e88 <HAL_Delay>
}
 80041d4:	bf00      	nop
 80041d6:	3708      	adds	r7, #8
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <_ZN3LCD9lcd_writeEcc>:

void LCD::lcd_write(char reg, char dat)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b082      	sub	sp, #8
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
 80041e4:	460b      	mov	r3, r1
 80041e6:	70fb      	strb	r3, [r7, #3]
 80041e8:	4613      	mov	r3, r2
 80041ea:	70bb      	strb	r3, [r7, #2]
	LCD_RS(reg);
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	4619      	mov	r1, r3
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f7ff ff93 	bl	800411c <_ZN3LCD6LCD_RSEc>
		LCD_OUT(dat);//output_b
 80041f6:	78bb      	ldrb	r3, [r7, #2]
 80041f8:	4619      	mov	r1, r3
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f7ff ffa8 	bl	8004150 <_ZN3LCD7LCD_OUTEi>
		LCD_E(ON);
 8004200:	2101      	movs	r1, #1
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff ff70 	bl	80040e8 <_ZN3LCD5LCD_EEc>
		HAL_Delay(1);
 8004208:	2001      	movs	r0, #1
 800420a:	f7fd fe3d 	bl	8001e88 <HAL_Delay>
		LCD_E(OFF);
 800420e:	2100      	movs	r1, #0
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f7ff ff69 	bl	80040e8 <_ZN3LCD5LCD_EEc>
		dat<<=4;
 8004216:	78bb      	ldrb	r3, [r7, #2]
 8004218:	011b      	lsls	r3, r3, #4
 800421a:	70bb      	strb	r3, [r7, #2]
		LCD_OUT(dat);
 800421c:	78bb      	ldrb	r3, [r7, #2]
 800421e:	4619      	mov	r1, r3
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f7ff ff95 	bl	8004150 <_ZN3LCD7LCD_OUTEi>
		LCD_E(ON);
 8004226:	2101      	movs	r1, #1
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f7ff ff5d 	bl	80040e8 <_ZN3LCD5LCD_EEc>
		HAL_Delay(1);
 800422e:	2001      	movs	r0, #1
 8004230:	f7fd fe2a 	bl	8001e88 <HAL_Delay>
		LCD_E(OFF);
 8004234:	2100      	movs	r1, #0
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f7ff ff56 	bl	80040e8 <_ZN3LCD5LCD_EEc>
}
 800423c:	bf00      	nop
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <_ZN3LCD6LcdClsEv>:

void LCD::LcdCls()
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
	lcd_write(CMD, 1);
 800424c:	2201      	movs	r2, #1
 800424e:	2100      	movs	r1, #0
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f7ff ffc3 	bl	80041dc <_ZN3LCD9lcd_writeEcc>
}
 8004256:	bf00      	nop
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <_ZN3LCD7LcdPutcEc>:

void LCD::LcdPutc(char c)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b082      	sub	sp, #8
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
 8004266:	460b      	mov	r3, r1
 8004268:	70fb      	strb	r3, [r7, #3]
	lcd_write(CMD, 1);
 800426a:	2201      	movs	r2, #1
 800426c:	2100      	movs	r1, #0
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f7ff ffb4 	bl	80041dc <_ZN3LCD9lcd_writeEcc>
}
 8004274:	bf00      	nop
 8004276:	3708      	adds	r7, #8
 8004278:	46bd      	mov	sp, r7
 800427a:	bd80      	pop	{r7, pc}

0800427c <_ZN3LCD14LcdDisplayModeEccc>:
void LCD::LcdDisplayMode(char disp, char cursor, char blink)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
 8004284:	4608      	mov	r0, r1
 8004286:	4611      	mov	r1, r2
 8004288:	461a      	mov	r2, r3
 800428a:	4603      	mov	r3, r0
 800428c:	70fb      	strb	r3, [r7, #3]
 800428e:	460b      	mov	r3, r1
 8004290:	70bb      	strb	r3, [r7, #2]
 8004292:	4613      	mov	r3, r2
 8004294:	707b      	strb	r3, [r7, #1]
	char mode = 0x08;
 8004296:	2308      	movs	r3, #8
 8004298:	73fb      	strb	r3, [r7, #15]
		if(disp) mode |= 0x04;
 800429a:	78fb      	ldrb	r3, [r7, #3]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <_ZN3LCD14LcdDisplayModeEccc+0x2c>
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
 80042a2:	f043 0304 	orr.w	r3, r3, #4
 80042a6:	73fb      	strb	r3, [r7, #15]
		if(cursor) mode |= 0x02;
 80042a8:	78bb      	ldrb	r3, [r7, #2]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d003      	beq.n	80042b6 <_ZN3LCD14LcdDisplayModeEccc+0x3a>
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
 80042b0:	f043 0302 	orr.w	r3, r3, #2
 80042b4:	73fb      	strb	r3, [r7, #15]
		if(blink) mode |= 0x01;
 80042b6:	787b      	ldrb	r3, [r7, #1]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d003      	beq.n	80042c4 <_ZN3LCD14LcdDisplayModeEccc+0x48>
 80042bc:	7bfb      	ldrb	r3, [r7, #15]
 80042be:	f043 0301 	orr.w	r3, r3, #1
 80042c2:	73fb      	strb	r3, [r7, #15]
		lcd_write(CMD, mode);
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
 80042c6:	461a      	mov	r2, r3
 80042c8:	2100      	movs	r1, #0
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f7ff ff86 	bl	80041dc <_ZN3LCD9lcd_writeEcc>
}
 80042d0:	bf00      	nop
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <_ZN3LCD7LcdInitEv>:

void LCD::LcdInit()
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
	// LCD
		LCD_RW(OUT);
 80042e0:	2100      	movs	r1, #0
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff fef4 	bl	80040d0 <_ZN3LCD6LCD_RWEc>
		HAL_Delay(30);
 80042e8:	201e      	movs	r0, #30
 80042ea:	f7fd fdcd 	bl	8001e88 <HAL_Delay>
		lcd_write8(CMD, 0x30);		// Function 8bit
 80042ee:	2230      	movs	r2, #48	; 0x30
 80042f0:	2100      	movs	r1, #0
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f7ff ff4e 	bl	8004194 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 80042f8:	2005      	movs	r0, #5
 80042fa:	f7fd fdc5 	bl	8001e88 <HAL_Delay>
		lcd_write8(CMD, 0x30);		// Function 8bit
 80042fe:	2230      	movs	r2, #48	; 0x30
 8004300:	2100      	movs	r1, #0
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7ff ff46 	bl	8004194 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 8004308:	2005      	movs	r0, #5
 800430a:	f7fd fdbd 	bl	8001e88 <HAL_Delay>
		lcd_write8(CMD, 0x30);		// Function 8bit
 800430e:	2230      	movs	r2, #48	; 0x30
 8004310:	2100      	movs	r1, #0
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7ff ff3e 	bl	8004194 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 8004318:	2005      	movs	r0, #5
 800431a:	f7fd fdb5 	bl	8001e88 <HAL_Delay>

		lcd_write8(CMD, 0x20);		// Function 4bit
 800431e:	2220      	movs	r2, #32
 8004320:	2100      	movs	r1, #0
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7ff ff36 	bl	8004194 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 8004328:	2005      	movs	r0, #5
 800432a:	f7fd fdad 	bl	8001e88 <HAL_Delay>
		lcd_write8(CMD, 0x20);		// Function 4bit
 800432e:	2220      	movs	r2, #32
 8004330:	2100      	movs	r1, #0
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f7ff ff2e 	bl	8004194 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 8004338:	2005      	movs	r0, #5
 800433a:	f7fd fda5 	bl	8001e88 <HAL_Delay>
		lcd_write8(CMD, 0x20);		// Function 4bit
 800433e:	2220      	movs	r2, #32
 8004340:	2100      	movs	r1, #0
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f7ff ff26 	bl	8004194 <_ZN3LCD10lcd_write8Ecc>
		HAL_Delay(5);
 8004348:	2005      	movs	r0, #5
 800434a:	f7fd fd9d 	bl	8001e88 <HAL_Delay>

		LcdDisplayMode(0, 0, 0);
 800434e:	2300      	movs	r3, #0
 8004350:	2200      	movs	r2, #0
 8004352:	2100      	movs	r1, #0
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7ff ff91 	bl	800427c <_ZN3LCD14LcdDisplayModeEccc>
		HAL_Delay(5);
 800435a:	2005      	movs	r0, #5
 800435c:	f7fd fd94 	bl	8001e88 <HAL_Delay>
		LcdCls();
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f7ff ff6f 	bl	8004244 <_ZN3LCD6LcdClsEv>
		HAL_Delay(5);
 8004366:	2005      	movs	r0, #5
 8004368:	f7fd fd8e 	bl	8001e88 <HAL_Delay>
		lcd_write(CMD, 0x06);			// Entry Mode Set
 800436c:	2206      	movs	r2, #6
 800436e:	2100      	movs	r1, #0
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f7ff ff33 	bl	80041dc <_ZN3LCD9lcd_writeEcc>
		HAL_Delay(40);
 8004376:	2028      	movs	r0, #40	; 0x28
 8004378:	f7fd fd86 	bl	8001e88 <HAL_Delay>
		LcdDisplayMode(1, 0, 0);
 800437c:	2300      	movs	r3, #0
 800437e:	2200      	movs	r2, #0
 8004380:	2101      	movs	r1, #1
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff ff7a 	bl	800427c <_ZN3LCD14LcdDisplayModeEccc>
		HAL_Delay(5);
 8004388:	2005      	movs	r0, #5
 800438a:	f7fd fd7d 	bl	8001e88 <HAL_Delay>
}
 800438e:	bf00      	nop
 8004390:	3708      	adds	r7, #8
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <_ZN3LCD7LcdPutsEPc>:

void LCD::LcdPuts(char *str)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b082      	sub	sp, #8
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	6039      	str	r1, [r7, #0]
	while(*str)
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d009      	beq.n	80043bc <_ZN3LCD7LcdPutsEPc+0x26>
		{
			LcdPutc(*str);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	4619      	mov	r1, r3
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7ff ff55 	bl	800425e <_ZN3LCD7LcdPutcEc>
			str++;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	3301      	adds	r3, #1
 80043b8:	603b      	str	r3, [r7, #0]
	while(*str)
 80043ba:	e7f1      	b.n	80043a0 <_ZN3LCD7LcdPutsEPc+0xa>
		}
}
 80043bc:	bf00      	nop
 80043be:	3708      	adds	r7, #8
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <_ZN13PS3controller10SetconDataEv>:
extern unsigned char RxFIFO_Data[8];



 void PS3controller::SetconData()
 {
 80043c4:	b480      	push	{r7}
 80043c6:	b085      	sub	sp, #20
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 	if(RXmsg.ExtId==(0x75))
 80043cc:	4b0e      	ldr	r3, [pc, #56]	; (8004408 <_ZN13PS3controller10SetconDataEv+0x44>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	2b75      	cmp	r3, #117	; 0x75
 80043d2:	d112      	bne.n	80043fa <_ZN13PS3controller10SetconDataEv+0x36>
 	{
 		for(int i=0;i<8;i++)
 80043d4:	2300      	movs	r3, #0
 80043d6:	60fb      	str	r3, [r7, #12]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2b07      	cmp	r3, #7
 80043dc:	dc0d      	bgt.n	80043fa <_ZN13PS3controller10SetconDataEv+0x36>
 		{
 			Data[i]=RxFIFO_Data[i];
 80043de:	4a0b      	ldr	r2, [pc, #44]	; (800440c <_ZN13PS3controller10SetconDataEv+0x48>)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4413      	add	r3, r2
 80043e4:	7819      	ldrb	r1, [r3, #0]
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	4413      	add	r3, r2
 80043ec:	3308      	adds	r3, #8
 80043ee:	460a      	mov	r2, r1
 80043f0:	701a      	strb	r2, [r3, #0]
 		for(int i=0;i<8;i++)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	3301      	adds	r3, #1
 80043f6:	60fb      	str	r3, [r7, #12]
 80043f8:	e7ee      	b.n	80043d8 <_ZN13PS3controller10SetconDataEv+0x14>
 		}
 	}
 }
 80043fa:	bf00      	nop
 80043fc:	3714      	adds	r7, #20
 80043fe:	46bd      	mov	sp, r7
 8004400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004404:	4770      	bx	lr
 8004406:	bf00      	nop
 8004408:	200006a0 	.word	0x200006a0
 800440c:	20000698 	.word	0x20000698

08004410 <_ZN13PS3controller11SendRequestEv>:

 void PS3controller::SendRequest()
 {
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
   while(TXok==false)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	7e5b      	ldrb	r3, [r3, #25]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d12b      	bne.n	8004478 <_ZN13PS3controller11SendRequestEv+0x68>
   {
	if( canbus->Send((0x74),0,0)!=0)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6818      	ldr	r0, [r3, #0]
 8004424:	2300      	movs	r3, #0
 8004426:	2200      	movs	r2, #0
 8004428:	2174      	movs	r1, #116	; 0x74
 800442a:	f7ff fd6b 	bl	8003f04 <_ZN6CanBus4SendEmhPh>
 800442e:	4603      	mov	r3, r0
 8004430:	2b00      	cmp	r3, #0
 8004432:	bf14      	ite	ne
 8004434:	2301      	movne	r3, #1
 8004436:	2300      	moveq	r3, #0
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d006      	beq.n	800444c <_ZN13PS3controller11SendRequestEv+0x3c>
	{
		ERROR_LED;
 800443e:	2201      	movs	r2, #1
 8004440:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004444:	4810      	ldr	r0, [pc, #64]	; (8004488 <_ZN13PS3controller11SendRequestEv+0x78>)
 8004446:	f7fe fb1b 	bl	8002a80 <HAL_GPIO_WritePin>
 800444a:	e7e5      	b.n	8004418 <_ZN13PS3controller11SendRequestEv+0x8>
	}
	else
	{
		if(tx_led>15)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b0f      	cmp	r3, #15
 8004452:	dd08      	ble.n	8004466 <_ZN13PS3controller11SendRequestEv+0x56>
		{
		TOGGLE_TX_LED;
 8004454:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004458:	480c      	ldr	r0, [pc, #48]	; (800448c <_ZN13PS3controller11SendRequestEv+0x7c>)
 800445a:	f7fe fb15 	bl	8002a88 <HAL_GPIO_TogglePin>
		tx_led=0;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	605a      	str	r2, [r3, #4]
 8004464:	e004      	b.n	8004470 <_ZN13PS3controller11SendRequestEv+0x60>
		}
		else
		{
			tx_led++;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	1c5a      	adds	r2, r3, #1
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	605a      	str	r2, [r3, #4]
		}
		TXok=true;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	765a      	strb	r2, [r3, #25]
   while(TXok==false)
 8004476:	e7cf      	b.n	8004418 <_ZN13PS3controller11SendRequestEv+0x8>
	}
   }
   TXok=false;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2200      	movs	r2, #0
 800447c:	765a      	strb	r2, [r3, #25]
 }
 800447e:	bf00      	nop
 8004480:	3708      	adds	r7, #8
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	40020000 	.word	0x40020000
 800448c:	40020800 	.word	0x40020800

08004490 <_ZN6Sensor7SetDataEv>:
  }
  TXok=false;
}

void Sensor::SetData()
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
	if(RXmsg.ExtId==(Get_SENSOR<<ORDER_BIT_Pos|0x1<<NODE_ID_Pos))
 8004498:	4b21      	ldr	r3, [pc, #132]	; (8004520 <_ZN6Sensor7SetDataEv+0x90>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f640 4244 	movw	r2, #3140	; 0xc44
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d120      	bne.n	80044e6 <_ZN6Sensor7SetDataEv+0x56>
	{
		((unsigned char*)&sensordata[0])[0]=RxFIFO_Data[0];
 80044a4:	4b1f      	ldr	r3, [pc, #124]	; (8004524 <_ZN6Sensor7SetDataEv+0x94>)
 80044a6:	4a20      	ldr	r2, [pc, #128]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044a8:	7812      	ldrb	r2, [r2, #0]
 80044aa:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[0])[1]=RxFIFO_Data[1];
 80044ac:	4b1f      	ldr	r3, [pc, #124]	; (800452c <_ZN6Sensor7SetDataEv+0x9c>)
 80044ae:	4a1e      	ldr	r2, [pc, #120]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044b0:	7852      	ldrb	r2, [r2, #1]
 80044b2:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[1])[0]=RxFIFO_Data[2];
 80044b4:	4b1e      	ldr	r3, [pc, #120]	; (8004530 <_ZN6Sensor7SetDataEv+0xa0>)
 80044b6:	4a1c      	ldr	r2, [pc, #112]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044b8:	7892      	ldrb	r2, [r2, #2]
 80044ba:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[1])[1]=RxFIFO_Data[3];
 80044bc:	4b1d      	ldr	r3, [pc, #116]	; (8004534 <_ZN6Sensor7SetDataEv+0xa4>)
 80044be:	4a1a      	ldr	r2, [pc, #104]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044c0:	78d2      	ldrb	r2, [r2, #3]
 80044c2:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[2])[0]=RxFIFO_Data[4];
 80044c4:	4b1c      	ldr	r3, [pc, #112]	; (8004538 <_ZN6Sensor7SetDataEv+0xa8>)
 80044c6:	4a18      	ldr	r2, [pc, #96]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044c8:	7912      	ldrb	r2, [r2, #4]
 80044ca:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[2])[1]=RxFIFO_Data[5];
 80044cc:	4b1b      	ldr	r3, [pc, #108]	; (800453c <_ZN6Sensor7SetDataEv+0xac>)
 80044ce:	4a16      	ldr	r2, [pc, #88]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044d0:	7952      	ldrb	r2, [r2, #5]
 80044d2:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[3])[0]=RxFIFO_Data[6];
 80044d4:	4b1a      	ldr	r3, [pc, #104]	; (8004540 <_ZN6Sensor7SetDataEv+0xb0>)
 80044d6:	4a14      	ldr	r2, [pc, #80]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044d8:	7992      	ldrb	r2, [r2, #6]
 80044da:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[3])[1]=RxFIFO_Data[7];
 80044dc:	4b19      	ldr	r3, [pc, #100]	; (8004544 <_ZN6Sensor7SetDataEv+0xb4>)
 80044de:	4a12      	ldr	r2, [pc, #72]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044e0:	79d2      	ldrb	r2, [r2, #7]
 80044e2:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[4])[0]=RxFIFO_Data[0];
		((unsigned char*)&sensordata[4])[1]=RxFIFO_Data[1];
		((unsigned char*)&sensordata[5])[0]=RxFIFO_Data[2];
		((unsigned char*)&sensordata[6])[1]=RxFIFO_Data[3];
	}
}
 80044e4:	e015      	b.n	8004512 <_ZN6Sensor7SetDataEv+0x82>
	else if(RXmsg.ExtId==(Get_SENSOR<<ORDER_BIT_Pos|0x2<<NODE_ID_Pos))
 80044e6:	4b0e      	ldr	r3, [pc, #56]	; (8004520 <_ZN6Sensor7SetDataEv+0x90>)
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	f640 4248 	movw	r2, #3144	; 0xc48
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d10f      	bne.n	8004512 <_ZN6Sensor7SetDataEv+0x82>
		((unsigned char*)&sensordata[4])[0]=RxFIFO_Data[0];
 80044f2:	4b15      	ldr	r3, [pc, #84]	; (8004548 <_ZN6Sensor7SetDataEv+0xb8>)
 80044f4:	4a0c      	ldr	r2, [pc, #48]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044f6:	7812      	ldrb	r2, [r2, #0]
 80044f8:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[4])[1]=RxFIFO_Data[1];
 80044fa:	4b14      	ldr	r3, [pc, #80]	; (800454c <_ZN6Sensor7SetDataEv+0xbc>)
 80044fc:	4a0a      	ldr	r2, [pc, #40]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 80044fe:	7852      	ldrb	r2, [r2, #1]
 8004500:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[5])[0]=RxFIFO_Data[2];
 8004502:	4b13      	ldr	r3, [pc, #76]	; (8004550 <_ZN6Sensor7SetDataEv+0xc0>)
 8004504:	4a08      	ldr	r2, [pc, #32]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 8004506:	7892      	ldrb	r2, [r2, #2]
 8004508:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&sensordata[6])[1]=RxFIFO_Data[3];
 800450a:	4b12      	ldr	r3, [pc, #72]	; (8004554 <_ZN6Sensor7SetDataEv+0xc4>)
 800450c:	4a06      	ldr	r2, [pc, #24]	; (8004528 <_ZN6Sensor7SetDataEv+0x98>)
 800450e:	78d2      	ldrb	r2, [r2, #3]
 8004510:	701a      	strb	r2, [r3, #0]
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr
 800451e:	bf00      	nop
 8004520:	200006a0 	.word	0x200006a0
 8004524:	200006d4 	.word	0x200006d4
 8004528:	20000698 	.word	0x20000698
 800452c:	200006d5 	.word	0x200006d5
 8004530:	200006d6 	.word	0x200006d6
 8004534:	200006d7 	.word	0x200006d7
 8004538:	200006d8 	.word	0x200006d8
 800453c:	200006d9 	.word	0x200006d9
 8004540:	200006da 	.word	0x200006da
 8004544:	200006db 	.word	0x200006db
 8004548:	200006dc 	.word	0x200006dc
 800454c:	200006dd 	.word	0x200006dd
 8004550:	200006de 	.word	0x200006de
 8004554:	200006e1 	.word	0x200006e1

08004558 <_ZN7MicroSw7SetDataEv>:
	}
	TXok=false;
}

void MicroSw::SetData()
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
	if(RXmsg.ExtId==(GET_MICROSWITCH<<ORDER_BIT_Pos|1))
 8004560:	4b0d      	ldr	r3, [pc, #52]	; (8004598 <_ZN7MicroSw7SetDataEv+0x40>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f640 4281 	movw	r2, #3201	; 0xc81
 8004568:	4293      	cmp	r3, r2
 800456a:	d104      	bne.n	8004576 <_ZN7MicroSw7SetDataEv+0x1e>
	{
		Data[0]=RxFIFO_Data[0];
 800456c:	4b0b      	ldr	r3, [pc, #44]	; (800459c <_ZN7MicroSw7SetDataEv+0x44>)
 800456e:	781a      	ldrb	r2, [r3, #0]
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <_ZN7MicroSw7SetDataEv+0x48>)
 8004572:	701a      	strb	r2, [r3, #0]
	}
	else if(RXmsg.ExtId==(GET_MICROSWITCH<<ORDER_BIT_Pos|2))
	{
		Data[1]=RxFIFO_Data[1];
	}
}
 8004574:	e009      	b.n	800458a <_ZN7MicroSw7SetDataEv+0x32>
	else if(RXmsg.ExtId==(GET_MICROSWITCH<<ORDER_BIT_Pos|2))
 8004576:	4b08      	ldr	r3, [pc, #32]	; (8004598 <_ZN7MicroSw7SetDataEv+0x40>)
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f640 4282 	movw	r2, #3202	; 0xc82
 800457e:	4293      	cmp	r3, r2
 8004580:	d103      	bne.n	800458a <_ZN7MicroSw7SetDataEv+0x32>
		Data[1]=RxFIFO_Data[1];
 8004582:	4b06      	ldr	r3, [pc, #24]	; (800459c <_ZN7MicroSw7SetDataEv+0x44>)
 8004584:	785a      	ldrb	r2, [r3, #1]
 8004586:	4b06      	ldr	r3, [pc, #24]	; (80045a0 <_ZN7MicroSw7SetDataEv+0x48>)
 8004588:	705a      	strb	r2, [r3, #1]
}
 800458a:	bf00      	nop
 800458c:	370c      	adds	r7, #12
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	200006a0 	.word	0x200006a0
 800459c:	20000698 	.word	0x20000698
 80045a0:	200006ec 	.word	0x200006ec

080045a4 <_ZN7Encoder7SetDataEv>:
	dist=countdata[enco_num]*d/count;
		return dist;
}

void Encoder::SetData()
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
	if(RXmsg.ExtId==(GRT_ENCODER_COUNT<<ORDER_BIT_Pos|board_ID))
 80045ac:	4b17      	ldr	r3, [pc, #92]	; (800460c <_ZN7Encoder7SetDataEv+0x68>)
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	8892      	ldrh	r2, [r2, #4]
 80045b4:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
 80045b8:	b292      	uxth	r2, r2
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d11f      	bne.n	80045fe <_ZN7Encoder7SetDataEv+0x5a>
	{

				((unsigned char *)&countdata[0])[0]=RxFIFO_Data[0];
 80045be:	4b14      	ldr	r3, [pc, #80]	; (8004610 <_ZN7Encoder7SetDataEv+0x6c>)
 80045c0:	4a14      	ldr	r2, [pc, #80]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045c2:	7812      	ldrb	r2, [r2, #0]
 80045c4:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[0])[1]=RxFIFO_Data[1];
 80045c6:	4b14      	ldr	r3, [pc, #80]	; (8004618 <_ZN7Encoder7SetDataEv+0x74>)
 80045c8:	4a12      	ldr	r2, [pc, #72]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045ca:	7852      	ldrb	r2, [r2, #1]
 80045cc:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[1])[0]=RxFIFO_Data[2];
 80045ce:	4b13      	ldr	r3, [pc, #76]	; (800461c <_ZN7Encoder7SetDataEv+0x78>)
 80045d0:	4a10      	ldr	r2, [pc, #64]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045d2:	7892      	ldrb	r2, [r2, #2]
 80045d4:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[1])[1]=RxFIFO_Data[3];
 80045d6:	4b12      	ldr	r3, [pc, #72]	; (8004620 <_ZN7Encoder7SetDataEv+0x7c>)
 80045d8:	4a0e      	ldr	r2, [pc, #56]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045da:	78d2      	ldrb	r2, [r2, #3]
 80045dc:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[2])[0]=RxFIFO_Data[4];
 80045de:	4b11      	ldr	r3, [pc, #68]	; (8004624 <_ZN7Encoder7SetDataEv+0x80>)
 80045e0:	4a0c      	ldr	r2, [pc, #48]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045e2:	7912      	ldrb	r2, [r2, #4]
 80045e4:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[2])[1]=RxFIFO_Data[5];
 80045e6:	4b10      	ldr	r3, [pc, #64]	; (8004628 <_ZN7Encoder7SetDataEv+0x84>)
 80045e8:	4a0a      	ldr	r2, [pc, #40]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045ea:	7952      	ldrb	r2, [r2, #5]
 80045ec:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[3])[0]=RxFIFO_Data[6];
 80045ee:	4b0f      	ldr	r3, [pc, #60]	; (800462c <_ZN7Encoder7SetDataEv+0x88>)
 80045f0:	4a08      	ldr	r2, [pc, #32]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045f2:	7992      	ldrb	r2, [r2, #6]
 80045f4:	701a      	strb	r2, [r3, #0]
				((unsigned char *)&countdata[4])[1]=RxFIFO_Data[7];
 80045f6:	4b0e      	ldr	r3, [pc, #56]	; (8004630 <_ZN7Encoder7SetDataEv+0x8c>)
 80045f8:	4a06      	ldr	r2, [pc, #24]	; (8004614 <_ZN7Encoder7SetDataEv+0x70>)
 80045fa:	79d2      	ldrb	r2, [r2, #7]
 80045fc:	701a      	strb	r2, [r3, #0]


	}
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	200006a0 	.word	0x200006a0
 8004610:	200006f0 	.word	0x200006f0
 8004614:	20000698 	.word	0x20000698
 8004618:	200006f1 	.word	0x200006f1
 800461c:	200006f4 	.word	0x200006f4
 8004620:	200006f5 	.word	0x200006f5
 8004624:	200006f8 	.word	0x200006f8
 8004628:	200006f9 	.word	0x200006f9
 800462c:	200006fc 	.word	0x200006fc
 8004630:	20000701 	.word	0x20000701

08004634 <_ZN12localization10SendReqestEv>:
extern unsigned char RxFIFO_Data[6];

 /****************localization*****************************************/

void localization::SendReqest()
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
while(TXok==false)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8004642:	2b00      	cmp	r3, #0
 8004644:	d126      	bne.n	8004694 <_ZN12localization10SendReqestEv+0x60>
{
	if(canbus_r->Send(GET_LOCA<<ORDER_BIT_Pos,0,0)!=0)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6858      	ldr	r0, [r3, #4]
 800464a:	2300      	movs	r3, #0
 800464c:	2200      	movs	r2, #0
 800464e:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8004652:	f7ff fc57 	bl	8003f04 <_ZN6CanBus4SendEmhPh>
 8004656:	4603      	mov	r3, r0
 8004658:	2b00      	cmp	r3, #0
 800465a:	bf14      	ite	ne
 800465c:	2301      	movne	r3, #1
 800465e:	2300      	moveq	r3, #0
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d1ea      	bne.n	800463c <_ZN12localization10SendReqestEv+0x8>
	{
		//ERROR_LED;//MG[LED_
	}
	else
	{
		if(tx_led>25){
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	2b19      	cmp	r3, #25
 800466c:	dd08      	ble.n	8004680 <_ZN12localization10SendReqestEv+0x4c>
					TOGGLE_TX_LED;
 800466e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004672:	480c      	ldr	r0, [pc, #48]	; (80046a4 <_ZN12localization10SendReqestEv+0x70>)
 8004674:	f7fe fa08 	bl	8002a88 <HAL_GPIO_TogglePin>
					tx_led=0;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	609a      	str	r2, [r3, #8]
 800467e:	e004      	b.n	800468a <_ZN12localization10SendReqestEv+0x56>
				}
				else{
					tx_led++;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	609a      	str	r2, [r3, #8]
				}
		TXok=true;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2201      	movs	r2, #1
 800468e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
while(TXok==false)
 8004692:	e7d3      	b.n	800463c <_ZN12localization10SendReqestEv+0x8>
	}
}
TXok=false;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 800469c:	bf00      	nop
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	40020800 	.word	0x40020800

080046a8 <_ZN12localization7SetlocaEv>:

void localization::Setloca()//MlZbg
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
	if(RXmsg.ExtId==(GET_LOCA<<ORDER_BIT_Pos|0x1<<NODE_ID_Pos))
 80046b0:	4b2b      	ldr	r3, [pc, #172]	; (8004760 <_ZN12localization7SetlocaEv+0xb8>)
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f240 4244 	movw	r2, #1092	; 0x444
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d12e      	bne.n	800471a <_ZN12localization7SetlocaEv+0x72>
	{
		((unsigned char *)&currentX)[0]=RxFIFO_Data[0];
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	3338      	adds	r3, #56	; 0x38
 80046c0:	4a28      	ldr	r2, [pc, #160]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 80046c2:	7812      	ldrb	r2, [r2, #0]
 80046c4:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentX)[1]=RxFIFO_Data[1];
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	3338      	adds	r3, #56	; 0x38
 80046ca:	3301      	adds	r3, #1
 80046cc:	4a25      	ldr	r2, [pc, #148]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 80046ce:	7852      	ldrb	r2, [r2, #1]
 80046d0:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentX)[2]=RxFIFO_Data[2];
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	3338      	adds	r3, #56	; 0x38
 80046d6:	3302      	adds	r3, #2
 80046d8:	4a22      	ldr	r2, [pc, #136]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 80046da:	7892      	ldrb	r2, [r2, #2]
 80046dc:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentX)[3]=RxFIFO_Data[3];
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	3338      	adds	r3, #56	; 0x38
 80046e2:	3303      	adds	r3, #3
 80046e4:	4a1f      	ldr	r2, [pc, #124]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 80046e6:	78d2      	ldrb	r2, [r2, #3]
 80046e8:	701a      	strb	r2, [r3, #0]

		((unsigned char *)&currentY)[0]=RxFIFO_Data[4];
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	333c      	adds	r3, #60	; 0x3c
 80046ee:	4a1d      	ldr	r2, [pc, #116]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 80046f0:	7912      	ldrb	r2, [r2, #4]
 80046f2:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentY)[1]=RxFIFO_Data[5];
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	333c      	adds	r3, #60	; 0x3c
 80046f8:	3301      	adds	r3, #1
 80046fa:	4a1a      	ldr	r2, [pc, #104]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 80046fc:	7952      	ldrb	r2, [r2, #5]
 80046fe:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentY)[2]=RxFIFO_Data[6];
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	333c      	adds	r3, #60	; 0x3c
 8004704:	3302      	adds	r3, #2
 8004706:	4a17      	ldr	r2, [pc, #92]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 8004708:	7992      	ldrb	r2, [r2, #6]
 800470a:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentY)[3]=RxFIFO_Data[7];
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	333c      	adds	r3, #60	; 0x3c
 8004710:	3303      	adds	r3, #3
 8004712:	4a14      	ldr	r2, [pc, #80]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 8004714:	79d2      	ldrb	r2, [r2, #7]
 8004716:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentyaw)[0]=RxFIFO_Data[0];
		((unsigned char *)&currentyaw)[1]=RxFIFO_Data[1];
		((unsigned char *)&currentyaw)[2]=RxFIFO_Data[2];
		((unsigned char *)&currentyaw)[3]=RxFIFO_Data[3];
	}
}
 8004718:	e01b      	b.n	8004752 <_ZN12localization7SetlocaEv+0xaa>
	else if(RXmsg.ExtId==(GET_LOCA<<ORDER_BIT_Pos|0x2<<NODE_ID_Pos))
 800471a:	4b11      	ldr	r3, [pc, #68]	; (8004760 <_ZN12localization7SetlocaEv+0xb8>)
 800471c:	685b      	ldr	r3, [r3, #4]
 800471e:	f5b3 6f89 	cmp.w	r3, #1096	; 0x448
 8004722:	d116      	bne.n	8004752 <_ZN12localization7SetlocaEv+0xaa>
		((unsigned char *)&currentyaw)[0]=RxFIFO_Data[0];
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3340      	adds	r3, #64	; 0x40
 8004728:	4a0e      	ldr	r2, [pc, #56]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 800472a:	7812      	ldrb	r2, [r2, #0]
 800472c:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentyaw)[1]=RxFIFO_Data[1];
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	3340      	adds	r3, #64	; 0x40
 8004732:	3301      	adds	r3, #1
 8004734:	4a0b      	ldr	r2, [pc, #44]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 8004736:	7852      	ldrb	r2, [r2, #1]
 8004738:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentyaw)[2]=RxFIFO_Data[2];
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	3340      	adds	r3, #64	; 0x40
 800473e:	3302      	adds	r3, #2
 8004740:	4a08      	ldr	r2, [pc, #32]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 8004742:	7892      	ldrb	r2, [r2, #2]
 8004744:	701a      	strb	r2, [r3, #0]
		((unsigned char *)&currentyaw)[3]=RxFIFO_Data[3];
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	3340      	adds	r3, #64	; 0x40
 800474a:	3303      	adds	r3, #3
 800474c:	4a05      	ldr	r2, [pc, #20]	; (8004764 <_ZN12localization7SetlocaEv+0xbc>)
 800474e:	78d2      	ldrb	r2, [r2, #3]
 8004750:	701a      	strb	r2, [r3, #0]
}
 8004752:	bf00      	nop
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	200006a0 	.word	0x200006a0
 8004764:	20000698 	.word	0x20000698

08004768 <_ZN12localization4GetXEv>:
	}

}

float localization::GetX()
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]

	return currentX;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004774:	ee07 3a90 	vmov	s15, r3
}
 8004778:	eeb0 0a67 	vmov.f32	s0, s15
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <_ZN12localization4GetYEv>:

float localization::GetY()
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]

	return currentY;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004792:	ee07 3a90 	vmov	s15, r3
}
 8004796:	eeb0 0a67 	vmov.f32	s0, s15
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <_ZN12localization6GetYawEv>:

float localization::GetYaw()
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]

	return currentyaw;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b0:	ee07 3a90 	vmov	s15, r3
}
 80047b4:	eeb0 0a67 	vmov.f32	s0, s15
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
	...

080047c4 <MX_CAN1_Init>:

/* CAN1 init function */
void MX_CAN1_Init(void)
{

  hcan1.Instance = CAN1;
 80047c4:	4b0f      	ldr	r3, [pc, #60]	; (8004804 <MX_CAN1_Init+0x40>)
 80047c6:	4a10      	ldr	r2, [pc, #64]	; (8004808 <MX_CAN1_Init+0x44>)
{
 80047c8:	b570      	push	{r4, r5, r6, lr}
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = ENABLE;
 80047ca:	2101      	movs	r1, #1
  hcan1.Instance = CAN1;
 80047cc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 80047ce:	2608      	movs	r6, #8
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80047d0:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80047d2:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80047d6:	f44f 3400 	mov.w	r4, #131072	; 0x20000
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80047da:	4618      	mov	r0, r3
  hcan1.Init.Prescaler = 8;
 80047dc:	605e      	str	r6, [r3, #4]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80047de:	60dd      	str	r5, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80047e0:	611c      	str	r4, [r3, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80047e2:	609a      	str	r2, [r3, #8]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80047e4:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80047e6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoWakeUp = DISABLE;
 80047e8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80047ea:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80047ec:	771a      	strb	r2, [r3, #28]
  hcan1.Init.AutoBusOff = ENABLE;
 80047ee:	7659      	strb	r1, [r3, #25]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80047f0:	7759      	strb	r1, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80047f2:	f7fd fb5b 	bl	8001eac <HAL_CAN_Init>
 80047f6:	b900      	cbnz	r0, 80047fa <MX_CAN1_Init+0x36>
 80047f8:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 80047fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 80047fe:	f000 be11 	b.w	8005424 <Error_Handler>
 8004802:	bf00      	nop
 8004804:	20000768 	.word	0x20000768
 8004808:	40006400 	.word	0x40006400

0800480c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800480c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 800480e:	6802      	ldr	r2, [r0, #0]
 8004810:	4b24      	ldr	r3, [pc, #144]	; (80048a4 <HAL_CAN_MspInit+0x98>)
{
 8004812:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004814:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN1)
 8004816:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004818:	9404      	str	r4, [sp, #16]
 800481a:	9403      	str	r4, [sp, #12]
 800481c:	9405      	str	r4, [sp, #20]
 800481e:	9406      	str	r4, [sp, #24]
 8004820:	9407      	str	r4, [sp, #28]
  if(canHandle->Instance==CAN1)
 8004822:	d001      	beq.n	8004828 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8004824:	b009      	add	sp, #36	; 0x24
 8004826:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004828:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 800482c:	9401      	str	r4, [sp, #4]
 800482e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004830:	481d      	ldr	r0, [pc, #116]	; (80048a8 <HAL_CAN_MspInit+0x9c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004832:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004836:	641a      	str	r2, [r3, #64]	; 0x40
 8004838:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800483a:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 800483e:	9201      	str	r2, [sp, #4]
 8004840:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004842:	9402      	str	r4, [sp, #8]
 8004844:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004846:	f042 0201 	orr.w	r2, r2, #1
 800484a:	631a      	str	r2, [r3, #48]	; 0x30
 800484c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004854:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004856:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004858:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800485a:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800485e:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004860:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004862:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004864:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004866:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004868:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800486a:	f7fe f801 	bl	8002870 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800486e:	4622      	mov	r2, r4
 8004870:	4621      	mov	r1, r4
 8004872:	2014      	movs	r0, #20
 8004874:	f7fd fe34 	bl	80024e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004878:	2014      	movs	r0, #20
 800487a:	f7fd fe67 	bl	800254c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800487e:	4622      	mov	r2, r4
 8004880:	4621      	mov	r1, r4
 8004882:	2015      	movs	r0, #21
 8004884:	f7fd fe2c 	bl	80024e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004888:	2015      	movs	r0, #21
 800488a:	f7fd fe5f 	bl	800254c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800488e:	4622      	mov	r2, r4
 8004890:	4621      	mov	r1, r4
 8004892:	2016      	movs	r0, #22
 8004894:	f7fd fe24 	bl	80024e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8004898:	2016      	movs	r0, #22
 800489a:	f7fd fe57 	bl	800254c <HAL_NVIC_EnableIRQ>
}
 800489e:	b009      	add	sp, #36	; 0x24
 80048a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048a2:	bf00      	nop
 80048a4:	40006400 	.word	0x40006400
 80048a8:	40020000 	.word	0x40020000

080048ac <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80048ac:	b510      	push	{r4, lr}
 80048ae:	b082      	sub	sp, #8
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80048b0:	2400      	movs	r4, #0
 80048b2:	4b0e      	ldr	r3, [pc, #56]	; (80048ec <MX_DMA_Init+0x40>)
 80048b4:	9401      	str	r4, [sp, #4]
 80048b6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048b8:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80048bc:	631a      	str	r2, [r3, #48]	; 0x30
 80048be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80048c4:	4622      	mov	r2, r4
 80048c6:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80048c8:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80048ca:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 80048cc:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80048ce:	f7fd fe07 	bl	80024e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80048d2:	2010      	movs	r0, #16
 80048d4:	f7fd fe3a 	bl	800254c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80048d8:	4622      	mov	r2, r4
 80048da:	4621      	mov	r1, r4
 80048dc:	2011      	movs	r0, #17
 80048de:	f7fd fdff 	bl	80024e0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80048e2:	2011      	movs	r0, #17
 80048e4:	f7fd fe32 	bl	800254c <HAL_NVIC_EnableIRQ>

}
 80048e8:	b002      	add	sp, #8
 80048ea:	bd10      	pop	{r4, pc}
 80048ec:	40023800 	.word	0x40023800

080048f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80048f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048f4:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048f6:	2400      	movs	r4, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80048f8:	4b3b      	ldr	r3, [pc, #236]	; (80049e8 <MX_GPIO_Init+0xf8>)
 80048fa:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048fc:	9406      	str	r4, [sp, #24]
 80048fe:	9405      	str	r4, [sp, #20]
 8004900:	9407      	str	r4, [sp, #28]
 8004902:	9408      	str	r4, [sp, #32]
 8004904:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004906:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8004908:	4f38      	ldr	r7, [pc, #224]	; (80049ec <MX_GPIO_Init+0xfc>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800490a:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 80049f8 <MX_GPIO_Init+0x108>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 800490e:	4e38      	ldr	r6, [pc, #224]	; (80049f0 <MX_GPIO_Init+0x100>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004910:	f042 0204 	orr.w	r2, r2, #4
 8004914:	631a      	str	r2, [r3, #48]	; 0x30
 8004916:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004918:	f002 0204 	and.w	r2, r2, #4
 800491c:	9201      	str	r2, [sp, #4]
 800491e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004920:	9402      	str	r4, [sp, #8]
 8004922:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004924:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004928:	631a      	str	r2, [r3, #48]	; 0x30
 800492a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800492c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004930:	9202      	str	r2, [sp, #8]
 8004932:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004934:	9403      	str	r4, [sp, #12]
 8004936:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004938:	f042 0201 	orr.w	r2, r2, #1
 800493c:	631a      	str	r2, [r3, #48]	; 0x30
 800493e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004940:	f002 0201 	and.w	r2, r2, #1
 8004944:	9203      	str	r2, [sp, #12]
 8004946:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004948:	9404      	str	r4, [sp, #16]
 800494a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800494c:	f042 0202 	orr.w	r2, r2, #2
 8004950:	631a      	str	r2, [r3, #48]	; 0x30
 8004952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004954:	f003 0302 	and.w	r3, r3, #2
 8004958:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800495a:	4622      	mov	r2, r4
 800495c:	4638      	mov	r0, r7
 800495e:	f240 3103 	movw	r1, #771	; 0x303
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004962:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8004964:	f7fe f88c 	bl	8002a80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 8004968:	4622      	mov	r2, r4
 800496a:	4640      	mov	r0, r8
 800496c:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8004970:	f7fe f886 	bl	8002a80 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8004974:	4622      	mov	r2, r4
 8004976:	4630      	mov	r0, r6
 8004978:	21f0      	movs	r1, #240	; 0xf0
 800497a:	f7fe f881 	bl	8002a80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800497e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004982:	a905      	add	r1, sp, #20
 8004984:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004986:	4b1b      	ldr	r3, [pc, #108]	; (80049f4 <MX_GPIO_Init+0x104>)
  GPIO_InitStruct.Pin = B1_Pin;
 8004988:	9205      	str	r2, [sp, #20]

  /*Configure GPIO pins : PCPin PCPin PC8 PC9 */
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800498a:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800498c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800498e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004990:	f7fd ff6e 	bl	8002870 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004994:	4638      	mov	r0, r7
 8004996:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8004998:	f240 3303 	movw	r3, #771	; 0x303
 800499c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800499e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049a0:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049a2:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049a4:	f7fd ff64 	bl	8002870 <HAL_GPIO_Init>
  /*Configure GPIO pins : PA5 PA7 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049a8:	4640      	mov	r0, r8
 80049aa:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8;
 80049ac:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 80049b0:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049b2:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049b6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049b8:	f7fd ff5a 	bl	8002870 <HAL_GPIO_Init>
  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049bc:	a905      	add	r1, sp, #20
 80049be:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin;
 80049c0:	2370      	movs	r3, #112	; 0x70
 80049c2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049c4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049c6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049c8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049ca:	f7fd ff51 	bl	8002870 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DB7_Pin;
 80049ce:	2280      	movs	r2, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049d0:	2302      	movs	r3, #2
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DB7_GPIO_Port, &GPIO_InitStruct);
 80049d2:	a905      	add	r1, sp, #20
 80049d4:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80049d6:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049d8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = DB7_Pin;
 80049da:	9205      	str	r2, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80049dc:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(DB7_GPIO_Port, &GPIO_InitStruct);
 80049de:	f7fd ff47 	bl	8002870 <HAL_GPIO_Init>

}
 80049e2:	b00a      	add	sp, #40	; 0x28
 80049e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049e8:	40023800 	.word	0x40023800
 80049ec:	40020800 	.word	0x40020800
 80049f0:	40020400 	.word	0x40020400
 80049f4:	10210000 	.word	0x10210000
 80049f8:	40020000 	.word	0x40020000

080049fc <MX_I2C2_Init>:

/* I2C2 init function */
void MX_I2C2_Init(void)
{

  hi2c2.Instance = I2C2;
 80049fc:	4b0c      	ldr	r3, [pc, #48]	; (8004a30 <MX_I2C2_Init+0x34>)
 80049fe:	4a0d      	ldr	r2, [pc, #52]	; (8004a34 <MX_I2C2_Init+0x38>)
{
 8004a00:	b510      	push	{r4, lr}
  hi2c2.Init.ClockSpeed = 100000;
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 8004a06:	4c0c      	ldr	r4, [pc, #48]	; (8004a38 <MX_I2C2_Init+0x3c>)
  hi2c2.Instance = I2C2;
 8004a08:	601a      	str	r2, [r3, #0]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004a0a:	4618      	mov	r0, r3
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004a0c:	2200      	movs	r2, #0
  hi2c2.Init.ClockSpeed = 100000;
 8004a0e:	605c      	str	r4, [r3, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004a10:	6119      	str	r1, [r3, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004a12:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8004a14:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004a16:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8004a18:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004a1a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004a1c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8004a1e:	f7fe f83b 	bl	8002a98 <HAL_I2C_Init>
 8004a22:	b900      	cbnz	r0, 8004a26 <MX_I2C2_Init+0x2a>
 8004a24:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 8004a26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004a2a:	f000 bcfb 	b.w	8005424 <Error_Handler>
 8004a2e:	bf00      	nop
 8004a30:	20000790 	.word	0x20000790
 8004a34:	40005800 	.word	0x40005800
 8004a38:	000186a0 	.word	0x000186a0

08004a3c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004a3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C2)
 8004a40:	6802      	ldr	r2, [r0, #0]
 8004a42:	4b27      	ldr	r3, [pc, #156]	; (8004ae0 <HAL_I2C_MspInit+0xa4>)
{
 8004a44:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a46:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C2)
 8004a48:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a4a:	9404      	str	r4, [sp, #16]
 8004a4c:	9403      	str	r4, [sp, #12]
 8004a4e:	9405      	str	r4, [sp, #20]
 8004a50:	9406      	str	r4, [sp, #24]
 8004a52:	9407      	str	r4, [sp, #28]
  if(i2cHandle->Instance==I2C2)
 8004a54:	d002      	beq.n	8004a5c <HAL_I2C_MspInit+0x20>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8004a56:	b009      	add	sp, #36	; 0x24
 8004a58:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a5c:	4d21      	ldr	r5, [pc, #132]	; (8004ae4 <HAL_I2C_MspInit+0xa8>)
 8004a5e:	9400      	str	r4, [sp, #0]
 8004a60:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a62:	4821      	ldr	r0, [pc, #132]	; (8004ae8 <HAL_I2C_MspInit+0xac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a64:	f043 0302 	orr.w	r3, r3, #2
 8004a68:	632b      	str	r3, [r5, #48]	; 0x30
 8004a6a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a74:	9401      	str	r4, [sp, #4]
 8004a76:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004a78:	f043 0304 	orr.w	r3, r3, #4
 8004a7c:	632b      	str	r3, [r5, #48]	; 0x30
 8004a7e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004a80:	f003 0304 	and.w	r3, r3, #4
 8004a84:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a86:	f04f 0912 	mov.w	r9, #18
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004a8e:	f04f 0801 	mov.w	r8, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a92:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004a94:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a96:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a98:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004a9a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004a9c:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004aa0:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aa4:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004aa6:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004aa8:	f7fd fee2 	bl	8002870 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004aac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ab0:	a903      	add	r1, sp, #12
 8004ab2:	480e      	ldr	r0, [pc, #56]	; (8004aec <HAL_I2C_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004ab4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ab6:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004aba:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004abe:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004ac0:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ac2:	f7fd fed5 	bl	8002870 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004ac6:	9402      	str	r4, [sp, #8]
 8004ac8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8004aca:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ace:	642b      	str	r3, [r5, #64]	; 0x40
 8004ad0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8004ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004ad6:	9302      	str	r3, [sp, #8]
 8004ad8:	9b02      	ldr	r3, [sp, #8]
}
 8004ada:	b009      	add	sp, #36	; 0x24
 8004adc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004ae0:	40005800 	.word	0x40005800
 8004ae4:	40023800 	.word	0x40023800
 8004ae8:	40020400 	.word	0x40020400
 8004aec:	40020800 	.word	0x40020800

08004af0 <_ZN6CanBusC1Emm>:
	int txled=0;

	void SetError();
	void SetmMessege(unsigned long ID,unsigned char DLC,unsigned char *data,uint32_t mailbox_num);
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	461a      	mov	r2, r3
 8004b00:	2300      	movs	r3, #0
 8004b02:	6013      	str	r3, [r2, #0]
 8004b04:	6053      	str	r3, [r2, #4]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	721a      	strb	r2, [r3, #8]
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2200      	movs	r2, #0
 8004b10:	725a      	strb	r2, [r3, #9]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2200      	movs	r2, #0
 8004b16:	729a      	strb	r2, [r3, #10]
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	60da      	str	r2, [r3, #12]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	611a      	str	r2, [r3, #16]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	687a      	ldr	r2, [r7, #4]
 8004b28:	615a      	str	r2, [r3, #20]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	619a      	str	r2, [r3, #24]

	}
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4618      	mov	r0, r3
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr

08004b3e <_ZN7EncoderC1EP6CanBusih>:
	static long countdata[8];
	float dist=0;
	bool TXok=false;
	int tx_led=0;
public:
	Encoder(CanBus *_canbus,int num,unsigned char ID):canbus(_canbus),board_ID(ID),enco_num(num)
 8004b3e:	b480      	push	{r7}
 8004b40:	b085      	sub	sp, #20
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	60f8      	str	r0, [r7, #12]
 8004b46:	60b9      	str	r1, [r7, #8]
 8004b48:	607a      	str	r2, [r7, #4]
 8004b4a:	70fb      	strb	r3, [r7, #3]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	601a      	str	r2, [r3, #0]
 8004b52:	78fb      	ldrb	r3, [r7, #3]
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	809a      	strh	r2, [r3, #4]
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	609a      	str	r2, [r3, #8]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	f04f 0200 	mov.w	r2, #0
 8004b66:	60da      	str	r2, [r3, #12]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	741a      	strb	r2, [r3, #16]
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	615a      	str	r2, [r3, #20]
	{

	}
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4618      	mov	r0, r3
 8004b78:	3714      	adds	r7, #20
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr

08004b82 <_ZN5MotorC1EP6CanBust>:
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
	bool TXok=false;
	int tx_led=0;
public:
	Motor(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 8004b82:	b480      	push	{r7}
 8004b84:	b085      	sub	sp, #20
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	60f8      	str	r0, [r7, #12]
 8004b8a:	60b9      	str	r1, [r7, #8]
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	80fb      	strh	r3, [r7, #6]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	68ba      	ldr	r2, [r7, #8]
 8004b94:	601a      	str	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	3304      	adds	r3, #4
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	605a      	str	r2, [r3, #4]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	88fa      	ldrh	r2, [r7, #6]
 8004ba4:	819a      	strh	r2, [r3, #12]
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	739a      	strb	r2, [r3, #14]
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2200      	movs	r2, #0
 8004bb0:	611a      	str	r2, [r3, #16]
	{

	}
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbe:	4770      	bx	lr

08004bc0 <_ZN11AircylinderC1EP6CanBush>:
	bool TXok=false;
	int tx_led=0;
public:
	 void open();
	 void close();
	Aircylinder(CanBus *can,unsigned char ID):canbus(can),nodeID(ID)
 8004bc0:	b480      	push	{r7}
 8004bc2:	b085      	sub	sp, #20
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	71fb      	strb	r3, [r7, #7]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	79fa      	ldrb	r2, [r7, #7]
 8004bd8:	711a      	strb	r2, [r3, #4]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	2200      	movs	r2, #0
 8004bde:	715a      	strb	r2, [r3, #5]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	609a      	str	r2, [r3, #8]
	{

	}
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	4618      	mov	r0, r3
 8004bea:	3714      	adds	r7, #20
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <_ZN5ServoC1EP6CanBust>:
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
	bool TXok=false;
public:
	Servo(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 8004bf4:	b480      	push	{r7}
 8004bf6:	b085      	sub	sp, #20
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	80fb      	strh	r3, [r7, #6]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	601a      	str	r2, [r3, #0]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	3304      	adds	r3, #4
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	601a      	str	r2, [r3, #0]
 8004c10:	605a      	str	r2, [r3, #4]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	88fa      	ldrh	r2, [r7, #6]
 8004c16:	819a      	strh	r2, [r3, #12]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	739a      	strb	r2, [r3, #14]
	{
	}
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	4618      	mov	r0, r3
 8004c22:	3714      	adds	r7, #20
 8004c24:	46bd      	mov	sp, r7
 8004c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2a:	4770      	bx	lr

08004c2c <_ZN12localizationC1EP6CanBusS1_>:
	float currentY=0;
	float currentyaw=0;
	unsigned long timcount1=0,timcount2=0;
	bool TXok=false;
public:
	 localization(CanBus *_canbus,CanBus *_canbus_r):canbus(_canbus),canbus_r(_canbus_r)
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	68ba      	ldr	r2, [r7, #8]
 8004c3c:	601a      	str	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	605a      	str	r2, [r3, #4]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2200      	movs	r2, #0
 8004c48:	609a      	str	r2, [r3, #8]
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	4a1c      	ldr	r2, [pc, #112]	; (8004cc0 <_ZN12localizationC1EP6CanBusS1_+0x94>)
 8004c4e:	60da      	str	r2, [r3, #12]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c56:	611a      	str	r2, [r3, #16]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	4a1a      	ldr	r2, [pc, #104]	; (8004cc4 <_ZN12localizationC1EP6CanBusS1_+0x98>)
 8004c5c:	615a      	str	r2, [r3, #20]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	4a18      	ldr	r2, [pc, #96]	; (8004cc4 <_ZN12localizationC1EP6CanBusS1_+0x98>)
 8004c62:	619a      	str	r2, [r3, #24]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f04f 0200 	mov.w	r2, #0
 8004c6a:	61da      	str	r2, [r3, #28]
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f04f 0200 	mov.w	r2, #0
 8004c72:	621a      	str	r2, [r3, #32]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2200      	movs	r2, #0
 8004c78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	f04f 0200 	mov.w	r2, #0
 8004c8a:	639a      	str	r2, [r3, #56]	; 0x38
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f04f 0200 	mov.w	r2, #0
 8004c92:	63da      	str	r2, [r3, #60]	; 0x3c
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f04f 0200 	mov.w	r2, #0
 8004c9a:	641a      	str	r2, [r3, #64]	; 0x40
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	645a      	str	r2, [r3, #68]	; 0x44
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	649a      	str	r2, [r3, #72]	; 0x48
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{

	 }
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3714      	adds	r7, #20
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbc:	4770      	bx	lr
 8004cbe:	bf00      	nop
 8004cc0:	3d449ba6 	.word	0x3d449ba6
 8004cc4:	3e851eb8 	.word	0x3e851eb8

08004cc8 <_ZN6SensorC1EP6CanBusi>:
	CanBus *canbus;
	int tx_led=0;
	int num;
	bool TXok=false;
public:
	Sensor(CanBus *_canbus,int _num):canbus(_canbus),num(_num)
 8004cc8:	b480      	push	{r7}
 8004cca:	b085      	sub	sp, #20
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	601a      	str	r2, [r3, #0]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	605a      	str	r2, [r3, #4]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	609a      	str	r2, [r3, #8]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	731a      	strb	r2, [r3, #12]
	{

	}
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4618      	mov	r0, r3
 8004cf0:	3714      	adds	r7, #20
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf8:	4770      	bx	lr

08004cfa <_ZN7MicroSwC1EP6CanBusii>:
	bool TXok=false;
	int conenum=0;
	int boardnum=1;
	int tx_led=0;
public:
	MicroSw(CanBus *_canbus,int _conenum,int brnum):canbus(_canbus),conenum(_conenum),boardnum(brnum)//(CAN handle,connection number,board number)
 8004cfa:	b480      	push	{r7}
 8004cfc:	b085      	sub	sp, #20
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	60f8      	str	r0, [r7, #12]
 8004d02:	60b9      	str	r1, [r7, #8]
 8004d04:	607a      	str	r2, [r7, #4]
 8004d06:	603b      	str	r3, [r7, #0]
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	601a      	str	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2200      	movs	r2, #0
 8004d12:	711a      	strb	r2, [r3, #4]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	609a      	str	r2, [r3, #8]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	683a      	ldr	r2, [r7, #0]
 8004d1e:	60da      	str	r2, [r3, #12]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	611a      	str	r2, [r3, #16]
	{

	}
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	3714      	adds	r7, #20
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <_ZN13PS3controllerC1EP6CanBus>:
	const unsigned long begincmd=0x70;
	unsigned long timecount=0;
	bool beginend=false;
	bool TXok=false;
public:
	PS3controller(CanBus *_canbus):canbus(_canbus)
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	683a      	ldr	r2, [r7, #0]
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	605a      	str	r2, [r3, #4]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	3308      	adds	r3, #8
 8004d4e:	2200      	movs	r2, #0
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	f8c3 2003 	str.w	r2, [r3, #3]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2270      	movs	r2, #112	; 0x70
 8004d5a:	611a      	str	r2, [r3, #16]
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	615a      	str	r2, [r3, #20]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	761a      	strb	r2, [r3, #24]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	765a      	strb	r2, [r3, #25]
	{

	}
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <_ZN6BuzzerC1EP17TIM_HandleTypeDef>:
	long map(float x, long in_min, long in_max, long out_min, long out_max)
			{
				return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
			}
public:
	Buzzer(TIM_HandleTypeDef *_htim):htim(_htim)
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
 8004d84:	6039      	str	r1, [r7, #0]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	601a      	str	r2, [r3, #0]
	{

	}
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4618      	mov	r0, r3
 8004d90:	370c      	adds	r7, #12
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
	...

08004d9c <_ZN21LowlayerHandelTypedef7PowerOnEv>:
	/*************************/
	void EmagenceStop()//vO}~
	{
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);
	}
	void PowerOn()//}~
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
	{
		HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);
 8004da4:	2200      	movs	r2, #0
 8004da6:	2120      	movs	r1, #32
 8004da8:	4803      	ldr	r0, [pc, #12]	; (8004db8 <_ZN21LowlayerHandelTypedef7PowerOnEv+0x1c>)
 8004daa:	f7fd fe69 	bl	8002a80 <HAL_GPIO_WritePin>
	}
 8004dae:	bf00      	nop
 8004db0:	3708      	adds	r7, #8
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	40020000 	.word	0x40020000

08004dbc <_ZN21LowlayerHandelTypedefC1Ev>:
	Encoder encoder1,encoder2,encoder3,encoder4;
	Sensor Ad1,Ad2,Ad3,Ad4,Ad5,Ad6;
	MicroSw Msw1,Msw2,Msw3,Msw4,Msw5,Msw6;
	LCD lcd;//LCD\@\
	Buzzer buzzer;//uU[
	LowlayerHandelTypedef():extcan_d(CAN_ID_EXT,CAN_RTR_DATA),extcan_r(CAN_ID_EXT,CAN_RTR_REMOTE),stdcan_d(CAN_ID_STD,CAN_RTR_DATA)
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
			M5(&extcan_d,5),M6(&extcan_d,6),M7(&extcan_d,7),M8(&extcan_d,8),Air1(&extcan_d,1),Air2(&extcan_d,2),Air3(&extcan_d,3)
	,Air4(&extcan_d,4),Air5(&extcan_d,5),Air6(&extcan_d,6),Air7(&extcan_d,7),Air8(&extcan_d,8),servo1(&extcan_d,1),servo2(&extcan_d,2)
	,servo3(&extcan_d,3),servo4(&extcan_d,4),servo5(&extcan_d,5),servo6(&extcan_d,6),servo7(&extcan_d,7),servo8(&extcan_d,8)
	,loca(&extcan_d,&extcan_r),encoder1(&extcan_r,1,1),encoder2(&extcan_r,2,1),encoder3(&extcan_r,3,1),encoder4(&extcan_r,4,1),PS3(&extcan_r)
	,Ad1(&extcan_r,0),Ad2(&extcan_r,1),Ad3(&extcan_r,2),Ad4(&extcan_r,3),Ad5(&extcan_r,4),Ad6(&extcan_r,5),Msw1(&extcan_d,0,1),Msw2(&extcan_d,1,1),Msw3(&extcan_d,2,1),
	Msw4(&extcan_d,3,1),Msw5(&extcan_d,4,1),Msw6(&extcan_d,5,1),buzzer(&htim3)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	2104      	movs	r1, #4
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7ff fe90 	bl	8004af0 <_ZN6CanBusC1Emm>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	331c      	adds	r3, #28
 8004dd4:	2202      	movs	r2, #2
 8004dd6:	2104      	movs	r1, #4
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f7ff fe89 	bl	8004af0 <_ZN6CanBusC1Emm>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	3338      	adds	r3, #56	; 0x38
 8004de2:	2200      	movs	r2, #0
 8004de4:	2100      	movs	r1, #0
 8004de6:	4618      	mov	r0, r3
 8004de8:	f7ff fe82 	bl	8004af0 <_ZN6CanBusC1Emm>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	3354      	adds	r3, #84	; 0x54
 8004df0:	6879      	ldr	r1, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	4618      	mov	r0, r3
 8004df6:	f7ff fee3 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3360      	adds	r3, #96	; 0x60
 8004dfe:	6879      	ldr	r1, [r7, #4]
 8004e00:	2202      	movs	r2, #2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7ff fedc 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	336c      	adds	r3, #108	; 0x6c
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	2203      	movs	r2, #3
 8004e10:	4618      	mov	r0, r3
 8004e12:	f7ff fed5 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	3378      	adds	r3, #120	; 0x78
 8004e1a:	6879      	ldr	r1, [r7, #4]
 8004e1c:	2204      	movs	r2, #4
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7ff fece 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	3384      	adds	r3, #132	; 0x84
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	2205      	movs	r2, #5
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7ff fec7 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	3390      	adds	r3, #144	; 0x90
 8004e36:	6879      	ldr	r1, [r7, #4]
 8004e38:	2206      	movs	r2, #6
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f7ff fec0 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	339c      	adds	r3, #156	; 0x9c
 8004e44:	6879      	ldr	r1, [r7, #4]
 8004e46:	2207      	movs	r2, #7
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff feb9 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	33a8      	adds	r3, #168	; 0xa8
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	2208      	movs	r2, #8
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7ff feb2 	bl	8004bc0 <_ZN11AircylinderC1EP6CanBush>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	33b4      	adds	r3, #180	; 0xb4
 8004e60:	6879      	ldr	r1, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff fe8c 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	33c8      	adds	r3, #200	; 0xc8
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	4618      	mov	r0, r3
 8004e74:	f7ff fe85 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	33dc      	adds	r3, #220	; 0xdc
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	2203      	movs	r2, #3
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff fe7e 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	33f0      	adds	r3, #240	; 0xf0
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	4618      	mov	r0, r3
 8004e90:	f7ff fe77 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8004e9a:	6879      	ldr	r1, [r7, #4]
 8004e9c:	2205      	movs	r2, #5
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7ff fe6f 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8004eaa:	6879      	ldr	r1, [r7, #4]
 8004eac:	2206      	movs	r2, #6
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f7ff fe67 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	2207      	movs	r2, #7
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f7ff fe5f 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004eca:	6879      	ldr	r1, [r7, #4]
 8004ecc:	2208      	movs	r2, #8
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7ff fe57 	bl	8004b82 <_ZN5MotorC1EP6CanBust>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f7ff fe88 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8004eea:	6879      	ldr	r1, [r7, #4]
 8004eec:	2202      	movs	r2, #2
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff fe80 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 8004efa:	6879      	ldr	r1, [r7, #4]
 8004efc:	2203      	movs	r2, #3
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7ff fe78 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8004f0a:	6879      	ldr	r1, [r7, #4]
 8004f0c:	2204      	movs	r2, #4
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fe70 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 8004f1a:	6879      	ldr	r1, [r7, #4]
 8004f1c:	2205      	movs	r2, #5
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7ff fe68 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	f503 73d2 	add.w	r3, r3, #420	; 0x1a4
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	2206      	movs	r2, #6
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff fe60 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	2207      	movs	r2, #7
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff fe58 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8004f4a:	6879      	ldr	r1, [r7, #4]
 8004f4c:	2208      	movs	r2, #8
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7ff fe50 	bl	8004bf4 <_ZN5ServoC1EP6CanBust>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f503 72ea 	add.w	r2, r3, #468	; 0x1d4
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	331c      	adds	r3, #28
 8004f5e:	4619      	mov	r1, r3
 8004f60:	4610      	mov	r0, r2
 8004f62:	f7ff fee7 	bl	8004d34 <_ZN13PS3controllerC1EP6CanBus>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	f503 70f8 	add.w	r0, r3, #496	; 0x1f0
 8004f6c:	6879      	ldr	r1, [r7, #4]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	331c      	adds	r3, #28
 8004f72:	461a      	mov	r2, r3
 8004f74:	f7ff fe5a 	bl	8004c2c <_ZN12localizationC1EP6CanBusS1_>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f103 011c 	add.w	r1, r3, #28
 8004f84:	2301      	movs	r3, #1
 8004f86:	2201      	movs	r2, #1
 8004f88:	f7ff fdd9 	bl	8004b3e <_ZN7EncoderC1EP6CanBusih>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f503 7016 	add.w	r0, r3, #600	; 0x258
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f103 011c 	add.w	r1, r3, #28
 8004f98:	2301      	movs	r3, #1
 8004f9a:	2202      	movs	r2, #2
 8004f9c:	f7ff fdcf 	bl	8004b3e <_ZN7EncoderC1EP6CanBusih>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f503 701c 	add.w	r0, r3, #624	; 0x270
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f103 011c 	add.w	r1, r3, #28
 8004fac:	2301      	movs	r3, #1
 8004fae:	2203      	movs	r2, #3
 8004fb0:	f7ff fdc5 	bl	8004b3e <_ZN7EncoderC1EP6CanBusih>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f503 7022 	add.w	r0, r3, #648	; 0x288
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f103 011c 	add.w	r1, r3, #28
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	2204      	movs	r2, #4
 8004fc4:	f7ff fdbb 	bl	8004b3e <_ZN7EncoderC1EP6CanBusih>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	331c      	adds	r3, #28
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	f7ff fe77 	bl	8004cc8 <_ZN6SensorC1EP6CanBusi>
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	f503 702c 	add.w	r0, r3, #688	; 0x2b0
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	331c      	adds	r3, #28
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	f7ff fe6e 	bl	8004cc8 <_ZN6SensorC1EP6CanBusi>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f503 7030 	add.w	r0, r3, #704	; 0x2c0
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	331c      	adds	r3, #28
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	f7ff fe65 	bl	8004cc8 <_ZN6SensorC1EP6CanBusi>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f503 7034 	add.w	r0, r3, #720	; 0x2d0
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	331c      	adds	r3, #28
 8005008:	2203      	movs	r2, #3
 800500a:	4619      	mov	r1, r3
 800500c:	f7ff fe5c 	bl	8004cc8 <_ZN6SensorC1EP6CanBusi>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f503 7038 	add.w	r0, r3, #736	; 0x2e0
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	331c      	adds	r3, #28
 800501a:	2204      	movs	r2, #4
 800501c:	4619      	mov	r1, r3
 800501e:	f7ff fe53 	bl	8004cc8 <_ZN6SensorC1EP6CanBusi>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	331c      	adds	r3, #28
 800502c:	2205      	movs	r2, #5
 800502e:	4619      	mov	r1, r3
 8005030:	f7ff fe4a 	bl	8004cc8 <_ZN6SensorC1EP6CanBusi>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	f503 7040 	add.w	r0, r3, #768	; 0x300
 800503a:	6879      	ldr	r1, [r7, #4]
 800503c:	2301      	movs	r3, #1
 800503e:	2200      	movs	r2, #0
 8005040:	f7ff fe5b 	bl	8004cfa <_ZN7MicroSwC1EP6CanBusii>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f503 7045 	add.w	r0, r3, #788	; 0x314
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	2301      	movs	r3, #1
 800504e:	2201      	movs	r2, #1
 8005050:	f7ff fe53 	bl	8004cfa <_ZN7MicroSwC1EP6CanBusii>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f503 704a 	add.w	r0, r3, #808	; 0x328
 800505a:	6879      	ldr	r1, [r7, #4]
 800505c:	2301      	movs	r3, #1
 800505e:	2202      	movs	r2, #2
 8005060:	f7ff fe4b 	bl	8004cfa <_ZN7MicroSwC1EP6CanBusii>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f503 704f 	add.w	r0, r3, #828	; 0x33c
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	2301      	movs	r3, #1
 800506e:	2203      	movs	r2, #3
 8005070:	f7ff fe43 	bl	8004cfa <_ZN7MicroSwC1EP6CanBusii>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f503 7054 	add.w	r0, r3, #848	; 0x350
 800507a:	6879      	ldr	r1, [r7, #4]
 800507c:	2301      	movs	r3, #1
 800507e:	2204      	movs	r2, #4
 8005080:	f7ff fe3b 	bl	8004cfa <_ZN7MicroSwC1EP6CanBusii>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f503 7059 	add.w	r0, r3, #868	; 0x364
 800508a:	6879      	ldr	r1, [r7, #4]
 800508c:	2301      	movs	r3, #1
 800508e:	2205      	movs	r2, #5
 8005090:	f7ff fe33 	bl	8004cfa <_ZN7MicroSwC1EP6CanBusii>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f503 735f 	add.w	r3, r3, #892	; 0x37c
 800509a:	4906      	ldr	r1, [pc, #24]	; (80050b4 <_ZN21LowlayerHandelTypedefC1Ev+0x2f8>)
 800509c:	4618      	mov	r0, r3
 800509e:	f7ff fe6d 	bl	8004d7c <_ZN6BuzzerC1EP17TIM_HandleTypeDef>
	{
		PowerOn();
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7ff fe7a 	bl	8004d9c <_ZN21LowlayerHandelTypedef7PowerOnEv>
	}
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	4618      	mov	r0, r3
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
 80050b2:	bf00      	nop
 80050b4:	200007e4 	.word	0x200007e4

080050b8 <_ZN6Timer1C1EP17TIM_HandleTypeDef>:
	 unsigned short Prescaler;
	 float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle):htim(timhandle),period(0),counterperiod(0),Prescaler(0),ajustperiod(0)
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f04f 0200 	mov.w	r2, #0
 80050c8:	601a      	str	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	809a      	strh	r2, [r3, #4]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	80da      	strh	r2, [r3, #6]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f04f 0200 	mov.w	r2, #0
 80050dc:	609a      	str	r2, [r3, #8]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	683a      	ldr	r2, [r7, #0]
 80050e2:	60da      	str	r2, [r3, #12]
	{

	}
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	4618      	mov	r0, r3
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
	...

080050f4 <_ZN6Timer111SetLoopTimeEf>:
 void SetLoopTime(float p)
 80050f4:	b580      	push	{r7, lr}
 80050f6:	ed2d 8b02 	vpush	{d8}
 80050fa:	b082      	sub	sp, #8
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	ed87 0a00 	vstr	s0, [r7]
	{
	 period=p/1000;
 8005104:	ed97 7a00 	vldr	s14, [r7]
 8005108:	eddf 6a31 	vldr	s13, [pc, #196]	; 80051d0 <_ZN6Timer111SetLoopTimeEf+0xdc>
 800510c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	edc3 7a00 	vstr	s15, [r3]
	 				/**************initialization******************/
	 						while(ajustperiod!=period)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	ed93 7a02 	vldr	s14, [r3, #8]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	edd3 7a00 	vldr	s15, [r3]
 8005122:	eeb4 7a67 	vcmp.f32	s14, s15
 8005126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800512a:	d040      	beq.n	80051ae <_ZN6Timer111SetLoopTimeEf+0xba>
	 						{
	 							Prescaler++;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	88db      	ldrh	r3, [r3, #6]
 8005130:	3301      	adds	r3, #1
 8005132:	b29a      	uxth	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	80da      	strh	r2, [r3, #6]
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2200      	movs	r2, #0
 800513c:	809a      	strh	r2, [r3, #4]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	889b      	ldrh	r3, [r3, #4]
 8005142:	461a      	mov	r2, r3
 8005144:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8005148:	429a      	cmp	r2, r3
 800514a:	dce4      	bgt.n	8005116 <_ZN6Timer111SetLoopTimeEf+0x22>
	 							{
	 							ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	88db      	ldrh	r3, [r3, #6]
 8005150:	ee07 3a90 	vmov	s15, r3
 8005154:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	889b      	ldrh	r3, [r3, #4]
 800515c:	ee07 3a90 	vmov	s15, r3
 8005160:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005164:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800516c:	ee27 8a27 	vmul.f32	s16, s14, s15
 8005170:	f7fd fde4 	bl	8002d3c <HAL_RCC_GetPCLK1Freq>
 8005174:	ee07 0a90 	vmov	s15, r0
 8005178:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800517c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	edc3 7a02 	vstr	s15, [r3, #8]
	 								if(ajustperiod==period)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	ed93 7a02 	vldr	s14, [r3, #8]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	edd3 7a00 	vldr	s15, [r3]
 8005192:	eeb4 7a67 	vcmp.f32	s14, s15
 8005196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800519a:	d006      	beq.n	80051aa <_ZN6Timer111SetLoopTimeEf+0xb6>
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	889b      	ldrh	r3, [r3, #4]
 80051a0:	3301      	adds	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	809a      	strh	r2, [r3, #4]
 80051a8:	e7c9      	b.n	800513e <_ZN6Timer111SetLoopTimeEf+0x4a>
	 								{
	 									break;
 80051aa:	bf00      	nop
	 						while(ajustperiod!=period)
 80051ac:	e7b3      	b.n	8005116 <_ZN6Timer111SetLoopTimeEf+0x22>
	 								}
	 							}
	 						}
	 						htim->Init.Prescaler=(unsigned short)Prescaler-1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	88d2      	ldrh	r2, [r2, #6]
 80051b6:	3a01      	subs	r2, #1
 80051b8:	605a      	str	r2, [r3, #4]
	 						htim->Init.Period=(unsigned short)counterperiod;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	8892      	ldrh	r2, [r2, #4]
 80051c2:	60da      	str	r2, [r3, #12]

				/***********************************************/

	}
 80051c4:	bf00      	nop
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	ecbd 8b02 	vpop	{d8}
 80051ce:	bd80      	pop	{r7, pc}
 80051d0:	447a0000 	.word	0x447a0000

080051d4 <_ZN6Timer15StartEv>:
	void Start()
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b082      	sub	sp, #8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
		{
		HAL_TIM_Base_Init(htim);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	68db      	ldr	r3, [r3, #12]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f7fd fff9 	bl	80031d8 <HAL_TIM_Base_Init>
			HAL_TIM_Base_Start_IT(htim);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	4618      	mov	r0, r3
 80051ec:	f7fe f896 	bl	800331c <HAL_TIM_Base_Start_IT>
		}
 80051f0:	bf00      	nop
 80051f2:	3708      	adds	r7, #8
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80051f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80051fc:	f5ad 7d68 	sub.w	sp, sp, #928	; 0x3a0
 8005200:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8005202:	4b47      	ldr	r3, [pc, #284]	; (8005320 <main+0x128>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	2100      	movs	r1, #0
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fc8e 	bl	8005b2c <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005210:	f7fc fe0e 	bl	8001e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005214:	f000 f890 	bl	8005338 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005218:	f7ff fb6a 	bl	80048f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800521c:	f7ff fb46 	bl	80048ac <MX_DMA_Init>
  MX_CAN1_Init();
 8005220:	f7ff fad0 	bl	80047c4 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8005224:	f000 fb34 	bl	8005890 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005228:	f000 fb4e 	bl	80058c8 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800522c:	f000 fa8e 	bl	800574c <MX_TIM6_Init>
  MX_TIM7_Init();
 8005230:	f000 fab0 	bl	8005794 <MX_TIM7_Init>
  MX_I2C2_Init();
 8005234:	f7ff fbe2 	bl	80049fc <MX_I2C2_Init>
  MX_TIM3_Init();
 8005238:	f000 fa2a 	bl	8005690 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  LowlayerHandelTypedef hlow;
 800523c:	f107 0310 	add.w	r3, r7, #16
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff fdbb 	bl	8004dbc <_ZN21LowlayerHandelTypedefC1Ev>
  plow=&hlow;
 8005246:	4a37      	ldr	r2, [pc, #220]	; (8005324 <main+0x12c>)
 8005248:	f107 0310 	add.w	r3, r7, #16
 800524c:	6013      	str	r3, [r2, #0]
  hlow.lcd.LcdInit();
 800524e:	f107 0310 	add.w	r3, r7, #16
 8005252:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff f83e 	bl	80042d8 <_ZN3LCD7LcdInitEv>
  hlow.lcd.LcdPuts((char *)"CAN OK");
 800525c:	f107 0310 	add.w	r3, r7, #16
 8005260:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8005264:	4930      	ldr	r1, [pc, #192]	; (8005328 <main+0x130>)
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff f895 	bl	8004396 <_ZN3LCD7LcdPutsEPc>
hlow.M6.begin();
hlow.M7.begin();
#endif

/************Loop config here**************/
    Timer1 LoopInt(&htim6);
 800526c:	463b      	mov	r3, r7
 800526e:	492f      	ldr	r1, [pc, #188]	; (800532c <main+0x134>)
 8005270:	4618      	mov	r0, r3
 8005272:	f7ff ff21 	bl	80050b8 <_ZN6Timer1C1EP17TIM_HandleTypeDef>
    LoopInt.SetLoopTime(5);//Loop period set up by ms
 8005276:	463b      	mov	r3, r7
 8005278:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff ff39 	bl	80050f4 <_ZN6Timer111SetLoopTimeEf>
    LoopInt.Start();
 8005282:	463b      	mov	r3, r7
 8005284:	4618      	mov	r0, r3
 8005286:	f7ff ffa5 	bl	80051d4 <_ZN6Timer15StartEv>
    FilterConfig();
 800528a:	f7fe fd8d 	bl	8003da8 <_Z12FilterConfigv>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  if(IntFlag)
 800528e:	4b28      	ldr	r3, [pc, #160]	; (8005330 <main+0x138>)
 8005290:	781b      	ldrb	r3, [r3, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d010      	beq.n	80052b8 <main+0xc0>
	  {
	 hlow.loca.SendReqest();
 8005296:	f107 0310 	add.w	r3, r7, #16
 800529a:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 800529e:	4618      	mov	r0, r3
 80052a0:	f7ff f9c8 	bl	8004634 <_ZN12localization10SendReqestEv>
	 //hlow.Ad1.SendRequest();
	// hlow.encoder1.Sendreqest();
	 hlow.PS3.SendRequest();
 80052a4:	f107 0310 	add.w	r3, r7, #16
 80052a8:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 80052ac:	4618      	mov	r0, r3
 80052ae:	f7ff f8af 	bl	8004410 <_ZN13PS3controller11SendRequestEv>
	// printf("1:%d 2:%d 3:%d 4:%d 5:%d 6:%d\n\r",hlow.Msw1.GetPush(),hlow.Msw2.GetPush(),hlow.Msw3.GetPush(),hlow.Msw4.GetPush(),hlow.Msw5.GetPush(),hlow.Msw6.GetPush());
//printf("data:%x\n\r",hlow.Msw1.Data[0]);

//printf("rightX:%d rightY:%d leftX:%d leftY:%d\n\r",hlow.PS3.ANALOG_RIGHT_X(),hlow.PS3.ANALOG_RIGHT_Y(),hlow.PS3.ANALOG_LEFT_X(),hlow.PS3.ANALOG_LEFT_Y());
	  /***************************/
		  IntFlag=false;
 80052b2:	4b1f      	ldr	r3, [pc, #124]	; (8005330 <main+0x138>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	701a      	strb	r2, [r3, #0]
	  }
	  printf("x:%f y:%f yaw:%f\n\r",hlow.loca.GetX(),hlow.loca.GetY(),hlow.loca.GetYaw());
 80052b8:	f107 0310 	add.w	r3, r7, #16
 80052bc:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7ff fa51 	bl	8004768 <_ZN12localization4GetXEv>
 80052c6:	ee10 3a10 	vmov	r3, s0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fb f95c 	bl	8000588 <__aeabi_f2d>
 80052d0:	4680      	mov	r8, r0
 80052d2:	4689      	mov	r9, r1
 80052d4:	f107 0310 	add.w	r3, r7, #16
 80052d8:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff fa52 	bl	8004786 <_ZN12localization4GetYEv>
 80052e2:	ee10 3a10 	vmov	r3, s0
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fb f94e 	bl	8000588 <__aeabi_f2d>
 80052ec:	4604      	mov	r4, r0
 80052ee:	460d      	mov	r5, r1
 80052f0:	f107 0310 	add.w	r3, r7, #16
 80052f4:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff fa53 	bl	80047a4 <_ZN12localization6GetYawEv>
 80052fe:	ee10 3a10 	vmov	r3, s0
 8005302:	4618      	mov	r0, r3
 8005304:	f7fb f940 	bl	8000588 <__aeabi_f2d>
 8005308:	4602      	mov	r2, r0
 800530a:	460b      	mov	r3, r1
 800530c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005310:	e9cd 4500 	strd	r4, r5, [sp]
 8005314:	4642      	mov	r2, r8
 8005316:	464b      	mov	r3, r9
 8005318:	4806      	ldr	r0, [pc, #24]	; (8005334 <main+0x13c>)
 800531a:	f000 fbef 	bl	8005afc <printf>
	  if(IntFlag)
 800531e:	e7b6      	b.n	800528e <main+0x96>
 8005320:	2000000c 	.word	0x2000000c
 8005324:	20000710 	.word	0x20000710
 8005328:	080097f0 	.word	0x080097f0
 800532c:	20000824 	.word	0x20000824
 8005330:	200006cc 	.word	0x200006cc
 8005334:	080097f8 	.word	0x080097f8

08005338 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b094      	sub	sp, #80	; 0x50
 800533c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800533e:	f107 031c 	add.w	r3, r7, #28
 8005342:	2234      	movs	r2, #52	; 0x34
 8005344:	2100      	movs	r1, #0
 8005346:	4618      	mov	r0, r3
 8005348:	f000 fbd0 	bl	8005aec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800534c:	f107 0308 	add.w	r3, r7, #8
 8005350:	2200      	movs	r2, #0
 8005352:	601a      	str	r2, [r3, #0]
 8005354:	605a      	str	r2, [r3, #4]
 8005356:	609a      	str	r2, [r3, #8]
 8005358:	60da      	str	r2, [r3, #12]
 800535a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800535c:	2300      	movs	r3, #0
 800535e:	607b      	str	r3, [r7, #4]
 8005360:	4a2e      	ldr	r2, [pc, #184]	; (800541c <_Z18SystemClock_Configv+0xe4>)
 8005362:	4b2e      	ldr	r3, [pc, #184]	; (800541c <_Z18SystemClock_Configv+0xe4>)
 8005364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800536a:	6413      	str	r3, [r2, #64]	; 0x40
 800536c:	4b2b      	ldr	r3, [pc, #172]	; (800541c <_Z18SystemClock_Configv+0xe4>)
 800536e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005374:	607b      	str	r3, [r7, #4]
 8005376:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005378:	2300      	movs	r3, #0
 800537a:	603b      	str	r3, [r7, #0]
 800537c:	4a28      	ldr	r2, [pc, #160]	; (8005420 <_Z18SystemClock_Configv+0xe8>)
 800537e:	4b28      	ldr	r3, [pc, #160]	; (8005420 <_Z18SystemClock_Configv+0xe8>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005386:	6013      	str	r3, [r2, #0]
 8005388:	4b25      	ldr	r3, [pc, #148]	; (8005420 <_Z18SystemClock_Configv+0xe8>)
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005390:	603b      	str	r3, [r7, #0]
 8005392:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005394:	2301      	movs	r3, #1
 8005396:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005398:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800539c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800539e:	2302      	movs	r3, #2
 80053a0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80053a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80053a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80053a8:	2304      	movs	r3, #4
 80053aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 80053ac:	23a0      	movs	r3, #160	; 0xa0
 80053ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80053b0:	2302      	movs	r3, #2
 80053b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80053b4:	2302      	movs	r3, #2
 80053b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80053b8:	2302      	movs	r3, #2
 80053ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053bc:	f107 031c 	add.w	r3, r7, #28
 80053c0:	4618      	mov	r0, r3
 80053c2:	f7fd fd33 	bl	8002e2c <HAL_RCC_OscConfig>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	bf14      	ite	ne
 80053cc:	2301      	movne	r3, #1
 80053ce:	2300      	moveq	r3, #0
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80053d6:	f000 f825 	bl	8005424 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053da:	230f      	movs	r3, #15
 80053dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80053de:	2302      	movs	r3, #2
 80053e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80053e2:	2300      	movs	r3, #0
 80053e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80053e6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80053ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80053ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053f0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80053f2:	f107 0308 	add.w	r3, r7, #8
 80053f6:	2105      	movs	r1, #5
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7fd fc05 	bl	8002c08 <HAL_RCC_ClockConfig>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	bf14      	ite	ne
 8005404:	2301      	movne	r3, #1
 8005406:	2300      	moveq	r3, #0
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <_Z18SystemClock_Configv+0xda>
  {
    Error_Handler();
 800540e:	f000 f809 	bl	8005424 <Error_Handler>
  }
}
 8005412:	bf00      	nop
 8005414:	3750      	adds	r7, #80	; 0x50
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	40023800 	.word	0x40023800
 8005420:	40007000 	.word	0x40007000

08005424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	 plow->lcd.LcdPuts((char *)"Now in error handler");
 8005428:	4b04      	ldr	r3, [pc, #16]	; (800543c <Error_Handler+0x18>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f503 735e 	add.w	r3, r3, #888	; 0x378
 8005430:	4903      	ldr	r1, [pc, #12]	; (8005440 <Error_Handler+0x1c>)
 8005432:	4618      	mov	r0, r3
 8005434:	f7fe ffaf 	bl	8004396 <_ZN3LCD7LcdPutsEPc>
  /* USER CODE END Error_Handler_Debug */
}
 8005438:	bf00      	nop
 800543a:	bd80      	pop	{r7, pc}
 800543c:	20000710 	.word	0x20000710
 8005440:	0800980c 	.word	0x0800980c

08005444 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 8005444:	b500      	push	{lr}
 8005446:	b083      	sub	sp, #12
 8005448:	a902      	add	r1, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800544a:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 800544e:	f841 0d04 	str.w	r0, [r1, #-4]!
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8005452:	2201      	movs	r2, #1
 8005454:	4803      	ldr	r0, [pc, #12]	; (8005464 <__io_putchar+0x20>)
 8005456:	f7fe fba1 	bl	8003b9c <HAL_UART_Transmit>

  return ch;
}
 800545a:	9801      	ldr	r0, [sp, #4]
 800545c:	b003      	add	sp, #12
 800545e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005462:	bf00      	nop
 8005464:	200009a4 	.word	0x200009a4

08005468 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8005468:	b500      	push	{lr}
 800546a:	b085      	sub	sp, #20
  uint8_t ch = 0;
 800546c:	a904      	add	r1, sp, #16
 800546e:	2300      	movs	r3, #0
 8005470:	f801 3d09 	strb.w	r3, [r1, #-9]!
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8005474:	2201      	movs	r2, #1
 8005476:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800547a:	4810      	ldr	r0, [pc, #64]	; (80054bc <__io_getchar+0x54>)
 800547c:	f7fe fc12 	bl	8003ca4 <HAL_UART_Receive>

  if (ch == '\r')
 8005480:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8005484:	2a0d      	cmp	r2, #13
 8005486:	d00c      	beq.n	80054a2 <__io_getchar+0x3a>
 8005488:	a904      	add	r1, sp, #16
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800548a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800548e:	f841 2d04 	str.w	r2, [r1, #-4]!
 8005492:	480a      	ldr	r0, [pc, #40]	; (80054bc <__io_getchar+0x54>)
 8005494:	2201      	movs	r2, #1
 8005496:	f7fe fb81 	bl	8003b9c <HAL_UART_Transmit>
      ch = '\n';
  }

  return __io_putchar(ch);
//  return ch;
}
 800549a:	9803      	ldr	r0, [sp, #12]
 800549c:	b005      	add	sp, #20
 800549e:	f85d fb04 	ldr.w	pc, [sp], #4
 80054a2:	a904      	add	r1, sp, #16
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80054a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80054a8:	f841 2d08 	str.w	r2, [r1, #-8]!
 80054ac:	4803      	ldr	r0, [pc, #12]	; (80054bc <__io_getchar+0x54>)
 80054ae:	2201      	movs	r2, #1
 80054b0:	f7fe fb74 	bl	8003b9c <HAL_UART_Transmit>
      ch = '\n';
 80054b4:	220a      	movs	r2, #10
 80054b6:	f88d 2007 	strb.w	r2, [sp, #7]
 80054ba:	e7e5      	b.n	8005488 <__io_getchar+0x20>
 80054bc:	200009a4 	.word	0x200009a4

080054c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054c0:	b500      	push	{lr}
 80054c2:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054c4:	4b0d      	ldr	r3, [pc, #52]	; (80054fc <HAL_MspInit+0x3c>)
 80054c6:	2100      	movs	r1, #0
 80054c8:	9100      	str	r1, [sp, #0]
 80054ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054d0:	645a      	str	r2, [r3, #68]	; 0x44
 80054d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80054d4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80054d8:	9200      	str	r2, [sp, #0]
 80054da:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054dc:	9101      	str	r1, [sp, #4]
 80054de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054e0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80054e4:	641a      	str	r2, [r3, #64]	; 0x40
 80054e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ec:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80054ee:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80054f0:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80054f2:	f7fc ffe3 	bl	80024bc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054f6:	b003      	add	sp, #12
 80054f8:	f85d fb04 	ldr.w	pc, [sp], #4
 80054fc:	40023800 	.word	0x40023800

08005500 <NMI_Handler>:
 8005500:	4770      	bx	lr
 8005502:	bf00      	nop

08005504 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005504:	e7fe      	b.n	8005504 <HardFault_Handler>
 8005506:	bf00      	nop

08005508 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005508:	e7fe      	b.n	8005508 <MemManage_Handler>
 800550a:	bf00      	nop

0800550c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800550c:	e7fe      	b.n	800550c <BusFault_Handler>
 800550e:	bf00      	nop

08005510 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005510:	e7fe      	b.n	8005510 <UsageFault_Handler>
 8005512:	bf00      	nop

08005514 <SVC_Handler>:
 8005514:	4770      	bx	lr
 8005516:	bf00      	nop

08005518 <DebugMon_Handler>:
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop

0800551c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop

08005520 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005520:	f7fc bca0 	b.w	8001e64 <HAL_IncTick>

08005524 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8005524:	4801      	ldr	r0, [pc, #4]	; (800552c <DMA1_Stream5_IRQHandler+0x8>)
 8005526:	f7fd b8d3 	b.w	80026d0 <HAL_DMA_IRQHandler>
 800552a:	bf00      	nop
 800552c:	200008a4 	.word	0x200008a4

08005530 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8005530:	4801      	ldr	r0, [pc, #4]	; (8005538 <DMA1_Stream6_IRQHandler+0x8>)
 8005532:	f7fd b8cd 	b.w	80026d0 <HAL_DMA_IRQHandler>
 8005536:	bf00      	nop
 8005538:	20000904 	.word	0x20000904

0800553c <CAN1_RX0_IRQHandler>:
 800553c:	4801      	ldr	r0, [pc, #4]	; (8005544 <CAN1_RX0_IRQHandler+0x8>)
 800553e:	f7fc be93 	b.w	8002268 <HAL_CAN_IRQHandler>
 8005542:	bf00      	nop
 8005544:	20000768 	.word	0x20000768

08005548 <CAN1_RX1_IRQHandler>:
 8005548:	4801      	ldr	r0, [pc, #4]	; (8005550 <CAN1_RX1_IRQHandler+0x8>)
 800554a:	f7fc be8d 	b.w	8002268 <HAL_CAN_IRQHandler>
 800554e:	bf00      	nop
 8005550:	20000768 	.word	0x20000768

08005554 <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8005554:	4801      	ldr	r0, [pc, #4]	; (800555c <CAN1_SCE_IRQHandler+0x8>)
 8005556:	f7fc be87 	b.w	8002268 <HAL_CAN_IRQHandler>
 800555a:	bf00      	nop
 800555c:	20000768 	.word	0x20000768

08005560 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005560:	4801      	ldr	r0, [pc, #4]	; (8005568 <TIM3_IRQHandler+0x8>)
 8005562:	f7fe b89b 	b.w	800369c <HAL_TIM_IRQHandler>
 8005566:	bf00      	nop
 8005568:	200007e4 	.word	0x200007e4

0800556c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800556c:	4801      	ldr	r0, [pc, #4]	; (8005574 <TIM6_DAC_IRQHandler+0x8>)
 800556e:	f7fe b895 	b.w	800369c <HAL_TIM_IRQHandler>
 8005572:	bf00      	nop
 8005574:	20000824 	.word	0x20000824

08005578 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <TIM7_IRQHandler+0x8>)
 800557a:	f7fe b88f 	b.w	800369c <HAL_TIM_IRQHandler>
 800557e:	bf00      	nop
 8005580:	20000864 	.word	0x20000864

08005584 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8005584:	2001      	movs	r0, #1
 8005586:	4770      	bx	lr

08005588 <_kill>:

int _kill(int pid, int sig)
{
 8005588:	b508      	push	{r3, lr}
	errno = EINVAL;
 800558a:	f000 fa85 	bl	8005a98 <__errno>
 800558e:	2316      	movs	r3, #22
 8005590:	6003      	str	r3, [r0, #0]
	return -1;
}
 8005592:	f04f 30ff 	mov.w	r0, #4294967295
 8005596:	bd08      	pop	{r3, pc}

08005598 <_exit>:

void _exit (int status)
{
 8005598:	b508      	push	{r3, lr}
	errno = EINVAL;
 800559a:	f000 fa7d 	bl	8005a98 <__errno>
 800559e:	2316      	movs	r3, #22
 80055a0:	6003      	str	r3, [r0, #0]
 80055a2:	e7fe      	b.n	80055a2 <_exit+0xa>

080055a4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055a4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055a6:	1e16      	subs	r6, r2, #0
 80055a8:	dd12      	ble.n	80055d0 <_read+0x2c>
 80055aa:	460d      	mov	r5, r1
 80055ac:	2400      	movs	r4, #0
 80055ae:	e002      	b.n	80055b6 <_read+0x12>
 80055b0:	429e      	cmp	r6, r3
 80055b2:	d00b      	beq.n	80055cc <_read+0x28>
 80055b4:	461c      	mov	r4, r3
		 	{

				*ptr = __io_getchar();
 80055b6:	f7ff ff57 	bl	8005468 <__io_getchar>
 80055ba:	b2c0      	uxtb	r0, r0
				if (*ptr++ == '\n') break;
 80055bc:	280a      	cmp	r0, #10
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055be:	f104 0301 	add.w	r3, r4, #1
				*ptr = __io_getchar();
 80055c2:	f805 0b01 	strb.w	r0, [r5], #1
				if (*ptr++ == '\n') break;
 80055c6:	d1f3      	bne.n	80055b0 <_read+0xc>
 80055c8:	4618      	mov	r0, r3
 80055ca:	bd70      	pop	{r4, r5, r6, pc}
 80055cc:	1ca0      	adds	r0, r4, #2
 80055ce:	bd70      	pop	{r4, r5, r6, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055d0:	2001      	movs	r0, #1
		 	}


		    return ++DataIdx;
}
 80055d2:	bd70      	pop	{r4, r5, r6, pc}

080055d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80055d4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055d6:	1e16      	subs	r6, r2, #0
 80055d8:	dd07      	ble.n	80055ea <_write+0x16>
 80055da:	460c      	mov	r4, r1
 80055dc:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80055de:	f814 0b01 	ldrb.w	r0, [r4], #1
 80055e2:	f7ff ff2f 	bl	8005444 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055e6:	42ac      	cmp	r4, r5
 80055e8:	d1f9      	bne.n	80055de <_write+0xa>
	}
	return len;
}
 80055ea:	4630      	mov	r0, r6
 80055ec:	bd70      	pop	{r4, r5, r6, pc}
 80055ee:	bf00      	nop

080055f0 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80055f0:	4a0a      	ldr	r2, [pc, #40]	; (800561c <_sbrk+0x2c>)
{
 80055f2:	b508      	push	{r3, lr}
	if (heap_end == 0)
 80055f4:	6813      	ldr	r3, [r2, #0]
 80055f6:	b173      	cbz	r3, 8005616 <_sbrk+0x26>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80055f8:	4418      	add	r0, r3
 80055fa:	4669      	mov	r1, sp
 80055fc:	4288      	cmp	r0, r1
 80055fe:	d802      	bhi.n	8005606 <_sbrk+0x16>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8005600:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8005602:	4618      	mov	r0, r3
 8005604:	bd08      	pop	{r3, pc}
		errno = ENOMEM;
 8005606:	f000 fa47 	bl	8005a98 <__errno>
 800560a:	230c      	movs	r3, #12
 800560c:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800560e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005612:	4618      	mov	r0, r3
 8005614:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8005616:	4b02      	ldr	r3, [pc, #8]	; (8005620 <_sbrk+0x30>)
 8005618:	6013      	str	r3, [r2, #0]
 800561a:	e7ed      	b.n	80055f8 <_sbrk+0x8>
 800561c:	2000072c 	.word	0x2000072c
 8005620:	200009f4 	.word	0x200009f4

08005624 <_close>:

int _close(int file)
{
	return -1;
}
 8005624:	f04f 30ff 	mov.w	r0, #4294967295
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop

0800562c <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800562c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005630:	604b      	str	r3, [r1, #4]
	return 0;
}
 8005632:	2000      	movs	r0, #0
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop

08005638 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005638:	2001      	movs	r0, #1
 800563a:	4770      	bx	lr

0800563c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800563c:	2000      	movs	r0, #0
 800563e:	4770      	bx	lr

08005640 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005640:	4910      	ldr	r1, [pc, #64]	; (8005684 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005642:	4b11      	ldr	r3, [pc, #68]	; (8005688 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005644:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8005648:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 800564c:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800564e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8005652:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005654:	4c0d      	ldr	r4, [pc, #52]	; (800568c <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 8005656:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8005658:	f042 0201 	orr.w	r2, r2, #1
 800565c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800565e:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005660:	681a      	ldr	r2, [r3, #0]
 8005662:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005666:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800566a:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 800566c:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800566e:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005670:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005674:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005678:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 800567a:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800567c:	608c      	str	r4, [r1, #8]
#endif
}
 800567e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005682:	4770      	bx	lr
 8005684:	e000ed00 	.word	0xe000ed00
 8005688:	40023800 	.word	0x40023800
 800568c:	24003010 	.word	0x24003010

08005690 <MX_TIM3_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005690:	b530      	push	{r4, r5, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};

  htim3.Instance = TIM3;
 8005692:	4c2b      	ldr	r4, [pc, #172]	; (8005740 <MX_TIM3_Init+0xb0>)
 8005694:	4b2b      	ldr	r3, [pc, #172]	; (8005744 <MX_TIM3_Init+0xb4>)
 8005696:	6023      	str	r3, [r4, #0]
{
 8005698:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800569a:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 0;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 0;
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800569c:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 0;
 800569e:	6063      	str	r3, [r4, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056a0:	9302      	str	r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80056a2:	9309      	str	r3, [sp, #36]	; 0x24
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056a4:	60a3      	str	r3, [r4, #8]
  htim3.Init.Period = 0;
 80056a6:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056a8:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056aa:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056ac:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80056ae:	930a      	str	r3, [sp, #40]	; 0x28
 80056b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80056b2:	930c      	str	r3, [sp, #48]	; 0x30
 80056b4:	930d      	str	r3, [sp, #52]	; 0x34
 80056b6:	930e      	str	r3, [sp, #56]	; 0x38
 80056b8:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80056ba:	f7fd fe3f 	bl	800333c <HAL_TIM_PWM_Init>
 80056be:	bb20      	cbnz	r0, 800570a <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056c0:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80056c2:	a902      	add	r1, sp, #8
 80056c4:	481e      	ldr	r0, [pc, #120]	; (8005740 <MX_TIM3_Init+0xb0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056c6:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056c8:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80056ca:	f7fe f891 	bl	80037f0 <HAL_TIMEx_MasterConfigSynchronization>
 80056ce:	b9c8      	cbnz	r0, 8005704 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
 80056d0:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056d2:	2560      	movs	r5, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80056d4:	a909      	add	r1, sp, #36	; 0x24
 80056d6:	461a      	mov	r2, r3
 80056d8:	4819      	ldr	r0, [pc, #100]	; (8005740 <MX_TIM3_Init+0xb0>)
  sConfigOC.Pulse = 0;
 80056da:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80056dc:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80056de:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80056e0:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80056e2:	f7fd fecd 	bl	8003480 <HAL_TIM_PWM_ConfigChannel>
 80056e6:	b108      	cbz	r0, 80056ec <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80056e8:	f7ff fe9c 	bl	8005424 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM3)
 80056ec:	6821      	ldr	r1, [r4, #0]
 80056ee:	4a15      	ldr	r2, [pc, #84]	; (8005744 <MX_TIM3_Init+0xb4>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056f0:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM3)
 80056f2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80056f4:	9305      	str	r3, [sp, #20]
 80056f6:	9304      	str	r3, [sp, #16]
 80056f8:	9306      	str	r3, [sp, #24]
 80056fa:	9307      	str	r3, [sp, #28]
 80056fc:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM3)
 80056fe:	d007      	beq.n	8005710 <MX_TIM3_Init+0x80>
}
 8005700:	b011      	add	sp, #68	; 0x44
 8005702:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8005704:	f7ff fe8e 	bl	8005424 <Error_Handler>
 8005708:	e7e2      	b.n	80056d0 <MX_TIM3_Init+0x40>
    Error_Handler();
 800570a:	f7ff fe8b 	bl	8005424 <Error_Handler>
 800570e:	e7d7      	b.n	80056c0 <MX_TIM3_Init+0x30>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005710:	f502 320d 	add.w	r2, r2, #144384	; 0x23400
 8005714:	9301      	str	r3, [sp, #4]
 8005716:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005718:	480b      	ldr	r0, [pc, #44]	; (8005748 <MX_TIM3_Init+0xb8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800571a:	f043 0301 	orr.w	r3, r3, #1
 800571e:	6313      	str	r3, [r2, #48]	; 0x30
 8005720:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005728:	2240      	movs	r2, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800572a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800572c:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800572e:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005730:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005732:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005734:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005736:	f7fd f89b 	bl	8002870 <HAL_GPIO_Init>
}
 800573a:	b011      	add	sp, #68	; 0x44
 800573c:	bd30      	pop	{r4, r5, pc}
 800573e:	bf00      	nop
 8005740:	200007e4 	.word	0x200007e4
 8005744:	40000400 	.word	0x40000400
 8005748:	40020000 	.word	0x40020000

0800574c <MX_TIM6_Init>:
{
 800574c:	b500      	push	{lr}
  htim6.Instance = TIM6;
 800574e:	4a0f      	ldr	r2, [pc, #60]	; (800578c <MX_TIM6_Init+0x40>)
 8005750:	4b0f      	ldr	r3, [pc, #60]	; (8005790 <MX_TIM6_Init+0x44>)
 8005752:	6013      	str	r3, [r2, #0]
{
 8005754:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005756:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005758:	4610      	mov	r0, r2
  htim6.Init.Prescaler = 0;
 800575a:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800575c:	9300      	str	r3, [sp, #0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800575e:	6093      	str	r3, [r2, #8]
  htim6.Init.Period = 0;
 8005760:	60d3      	str	r3, [r2, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005762:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005764:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005766:	f7fd fd37 	bl	80031d8 <HAL_TIM_Base_Init>
 800576a:	b960      	cbnz	r0, 8005786 <MX_TIM6_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800576c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800576e:	4669      	mov	r1, sp
 8005770:	4806      	ldr	r0, [pc, #24]	; (800578c <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005772:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005774:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005776:	f7fe f83b 	bl	80037f0 <HAL_TIMEx_MasterConfigSynchronization>
 800577a:	b108      	cbz	r0, 8005780 <MX_TIM6_Init+0x34>
    Error_Handler();
 800577c:	f7ff fe52 	bl	8005424 <Error_Handler>
}
 8005780:	b003      	add	sp, #12
 8005782:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8005786:	f7ff fe4d 	bl	8005424 <Error_Handler>
 800578a:	e7ef      	b.n	800576c <MX_TIM6_Init+0x20>
 800578c:	20000824 	.word	0x20000824
 8005790:	40001000 	.word	0x40001000

08005794 <MX_TIM7_Init>:
{
 8005794:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8005796:	4a0f      	ldr	r2, [pc, #60]	; (80057d4 <MX_TIM7_Init+0x40>)
 8005798:	4b0f      	ldr	r3, [pc, #60]	; (80057d8 <MX_TIM7_Init+0x44>)
 800579a:	6013      	str	r3, [r2, #0]
{
 800579c:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800579e:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80057a0:	4610      	mov	r0, r2
  htim7.Init.Prescaler = 0;
 80057a2:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057a4:	9300      	str	r3, [sp, #0]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057a6:	6093      	str	r3, [r2, #8]
  htim7.Init.Period = 0;
 80057a8:	60d3      	str	r3, [r2, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80057aa:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057ac:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80057ae:	f7fd fd13 	bl	80031d8 <HAL_TIM_Base_Init>
 80057b2:	b960      	cbnz	r0, 80057ce <MX_TIM7_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057b4:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80057b6:	4669      	mov	r1, sp
 80057b8:	4806      	ldr	r0, [pc, #24]	; (80057d4 <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80057ba:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80057bc:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80057be:	f7fe f817 	bl	80037f0 <HAL_TIMEx_MasterConfigSynchronization>
 80057c2:	b108      	cbz	r0, 80057c8 <MX_TIM7_Init+0x34>
    Error_Handler();
 80057c4:	f7ff fe2e 	bl	8005424 <Error_Handler>
}
 80057c8:	b003      	add	sp, #12
 80057ca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80057ce:	f7ff fe29 	bl	8005424 <Error_Handler>
 80057d2:	e7ef      	b.n	80057b4 <MX_TIM7_Init+0x20>
 80057d4:	20000864 	.word	0x20000864
 80057d8:	40001400 	.word	0x40001400

080057dc <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM3)
 80057dc:	6802      	ldr	r2, [r0, #0]
 80057de:	4b0e      	ldr	r3, [pc, #56]	; (8005818 <HAL_TIM_PWM_MspInit+0x3c>)
 80057e0:	429a      	cmp	r2, r3
 80057e2:	d000      	beq.n	80057e6 <HAL_TIM_PWM_MspInit+0xa>
 80057e4:	4770      	bx	lr
{
 80057e6:	b500      	push	{lr}
 80057e8:	b083      	sub	sp, #12
    __HAL_RCC_TIM3_CLK_ENABLE();
 80057ea:	2200      	movs	r2, #0
 80057ec:	f503 330d 	add.w	r3, r3, #144384	; 0x23400
 80057f0:	9201      	str	r2, [sp, #4]
 80057f2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80057f4:	f041 0102 	orr.w	r1, r1, #2
 80057f8:	6419      	str	r1, [r3, #64]	; 0x40
 80057fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005802:	4611      	mov	r1, r2
 8005804:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005806:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005808:	f7fc fe6a 	bl	80024e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800580c:	201d      	movs	r0, #29
 800580e:	f7fc fe9d 	bl	800254c <HAL_NVIC_EnableIRQ>
}
 8005812:	b003      	add	sp, #12
 8005814:	f85d fb04 	ldr.w	pc, [sp], #4
 8005818:	40000400 	.word	0x40000400

0800581c <HAL_TIM_Base_MspInit>:
{
 800581c:	b500      	push	{lr}
  if(tim_baseHandle->Instance==TIM6)
 800581e:	6803      	ldr	r3, [r0, #0]
 8005820:	4a18      	ldr	r2, [pc, #96]	; (8005884 <HAL_TIM_Base_MspInit+0x68>)
 8005822:	4293      	cmp	r3, r2
{
 8005824:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM6)
 8005826:	d019      	beq.n	800585c <HAL_TIM_Base_MspInit+0x40>
  else if(tim_baseHandle->Instance==TIM7)
 8005828:	4a17      	ldr	r2, [pc, #92]	; (8005888 <HAL_TIM_Base_MspInit+0x6c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d002      	beq.n	8005834 <HAL_TIM_Base_MspInit+0x18>
}
 800582e:	b003      	add	sp, #12
 8005830:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005834:	2200      	movs	r2, #0
 8005836:	4b15      	ldr	r3, [pc, #84]	; (800588c <HAL_TIM_Base_MspInit+0x70>)
 8005838:	9201      	str	r2, [sp, #4]
 800583a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800583c:	f041 0120 	orr.w	r1, r1, #32
 8005840:	6419      	str	r1, [r3, #64]	; 0x40
 8005842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005844:	f003 0320 	and.w	r3, r3, #32
 8005848:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800584a:	4611      	mov	r1, r2
 800584c:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 800584e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005850:	f7fc fe46 	bl	80024e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005854:	2037      	movs	r0, #55	; 0x37
 8005856:	f7fc fe79 	bl	800254c <HAL_NVIC_EnableIRQ>
}
 800585a:	e7e8      	b.n	800582e <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800585c:	2200      	movs	r2, #0
 800585e:	4b0b      	ldr	r3, [pc, #44]	; (800588c <HAL_TIM_Base_MspInit+0x70>)
 8005860:	9200      	str	r2, [sp, #0]
 8005862:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005864:	f041 0110 	orr.w	r1, r1, #16
 8005868:	6419      	str	r1, [r3, #64]	; 0x40
 800586a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586c:	f003 0310 	and.w	r3, r3, #16
 8005870:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005872:	4611      	mov	r1, r2
 8005874:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005876:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005878:	f7fc fe32 	bl	80024e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800587c:	2036      	movs	r0, #54	; 0x36
 800587e:	f7fc fe65 	bl	800254c <HAL_NVIC_EnableIRQ>
 8005882:	e7d4      	b.n	800582e <HAL_TIM_Base_MspInit+0x12>
 8005884:	40001000 	.word	0x40001000
 8005888:	40001400 	.word	0x40001400
 800588c:	40023800 	.word	0x40023800

08005890 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8005890:	4b0b      	ldr	r3, [pc, #44]	; (80058c0 <MX_USART1_UART_Init+0x30>)
 8005892:	4a0c      	ldr	r2, [pc, #48]	; (80058c4 <MX_USART1_UART_Init+0x34>)
{
 8005894:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005896:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 8005898:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800589a:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800589e:	2200      	movs	r2, #0
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80058a0:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 80058a2:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80058a4:	6159      	str	r1, [r3, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80058a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80058a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80058aa:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80058ac:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80058ae:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80058b0:	f7fe f944 	bl	8003b3c <HAL_UART_Init>
 80058b4:	b900      	cbnz	r0, 80058b8 <MX_USART1_UART_Init+0x28>
 80058b6:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 80058b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80058bc:	f7ff bdb2 	b.w	8005424 <Error_Handler>
 80058c0:	20000964 	.word	0x20000964
 80058c4:	40011000 	.word	0x40011000

080058c8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80058c8:	4b0b      	ldr	r3, [pc, #44]	; (80058f8 <MX_USART2_UART_Init+0x30>)
 80058ca:	4a0c      	ldr	r2, [pc, #48]	; (80058fc <MX_USART2_UART_Init+0x34>)
{
 80058cc:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80058ce:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 80058d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80058d2:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80058d6:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80058d8:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80058da:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80058dc:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80058de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80058e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80058e2:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80058e4:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80058e6:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80058e8:	f7fe f928 	bl	8003b3c <HAL_UART_Init>
 80058ec:	b900      	cbnz	r0, 80058f0 <MX_USART2_UART_Init+0x28>
 80058ee:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 80058f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80058f4:	f7ff bd96 	b.w	8005424 <Error_Handler>
 80058f8:	200009a4 	.word	0x200009a4
 80058fc:	40004400 	.word	0x40004400

08005900 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005900:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 8005902:	6803      	ldr	r3, [r0, #0]
 8005904:	4a47      	ldr	r2, [pc, #284]	; (8005a24 <HAL_UART_MspInit+0x124>)
{
 8005906:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005908:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 800590a:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800590c:	9406      	str	r4, [sp, #24]
 800590e:	9405      	str	r4, [sp, #20]
 8005910:	9407      	str	r4, [sp, #28]
 8005912:	9408      	str	r4, [sp, #32]
 8005914:	9409      	str	r4, [sp, #36]	; 0x24
  if(uartHandle->Instance==USART1)
 8005916:	d059      	beq.n	80059cc <HAL_UART_MspInit+0xcc>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8005918:	4a43      	ldr	r2, [pc, #268]	; (8005a28 <HAL_UART_MspInit+0x128>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d001      	beq.n	8005922 <HAL_UART_MspInit+0x22>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800591e:	b00b      	add	sp, #44	; 0x2c
 8005920:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8005922:	4b42      	ldr	r3, [pc, #264]	; (8005a2c <HAL_UART_MspInit+0x12c>)
 8005924:	9403      	str	r4, [sp, #12]
 8005926:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005928:	4e41      	ldr	r6, [pc, #260]	; (8005a30 <HAL_UART_MspInit+0x130>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800592a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800592e:	641a      	str	r2, [r3, #64]	; 0x40
 8005930:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005932:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005936:	9203      	str	r2, [sp, #12]
 8005938:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800593a:	9404      	str	r4, [sp, #16]
 800593c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800593e:	f042 0201 	orr.w	r2, r2, #1
 8005942:	631a      	str	r2, [r3, #48]	; 0x30
 8005944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800594c:	220c      	movs	r2, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800594e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005950:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005952:	2701      	movs	r7, #1
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005954:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005956:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005958:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800595a:	2307      	movs	r3, #7
 800595c:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800595e:	4835      	ldr	r0, [pc, #212]	; (8005a34 <HAL_UART_MspInit+0x134>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005960:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005962:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005964:	9309      	str	r3, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005966:	f8dd e010 	ldr.w	lr, [sp, #16]
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800596a:	4f33      	ldr	r7, [pc, #204]	; (8005a38 <HAL_UART_MspInit+0x138>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800596c:	f7fc ff80 	bl	8002870 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005970:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005974:	2240      	movs	r2, #64	; 0x40
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005976:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800597a:	4630      	mov	r0, r6
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800597c:	60f4      	str	r4, [r6, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800597e:	6174      	str	r4, [r6, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005980:	61b4      	str	r4, [r6, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005982:	61f4      	str	r4, [r6, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005984:	6234      	str	r4, [r6, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005986:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8005988:	6037      	str	r7, [r6, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800598a:	6071      	str	r1, [r6, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800598c:	60b2      	str	r2, [r6, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800598e:	6133      	str	r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005990:	f7fc fe04 	bl	800259c <HAL_DMA_Init>
 8005994:	2800      	cmp	r0, #0
 8005996:	d141      	bne.n	8005a1c <HAL_UART_MspInit+0x11c>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005998:	4c28      	ldr	r4, [pc, #160]	; (8005a3c <HAL_UART_MspInit+0x13c>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800599a:	632e      	str	r6, [r5, #48]	; 0x30
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800599c:	2300      	movs	r3, #0
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800599e:	4f28      	ldr	r7, [pc, #160]	; (8005a40 <HAL_UART_MspInit+0x140>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80059a0:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80059a2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80059a6:	f44f 6280 	mov.w	r2, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80059aa:	4620      	mov	r0, r4
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80059ac:	6027      	str	r7, [r4, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80059ae:	6061      	str	r1, [r4, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80059b0:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80059b2:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80059b4:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80059b6:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80059b8:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80059ba:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80059bc:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80059be:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80059c0:	f7fc fdec 	bl	800259c <HAL_DMA_Init>
 80059c4:	bb38      	cbnz	r0, 8005a16 <HAL_UART_MspInit+0x116>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80059c6:	636c      	str	r4, [r5, #52]	; 0x34
 80059c8:	63a5      	str	r5, [r4, #56]	; 0x38
}
 80059ca:	e7a8      	b.n	800591e <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART1_CLK_ENABLE();
 80059cc:	4b17      	ldr	r3, [pc, #92]	; (8005a2c <HAL_UART_MspInit+0x12c>)
 80059ce:	9401      	str	r4, [sp, #4]
 80059d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059d2:	4818      	ldr	r0, [pc, #96]	; (8005a34 <HAL_UART_MspInit+0x134>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80059d4:	f042 0210 	orr.w	r2, r2, #16
 80059d8:	645a      	str	r2, [r3, #68]	; 0x44
 80059da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059dc:	f002 0210 	and.w	r2, r2, #16
 80059e0:	9201      	str	r2, [sp, #4]
 80059e2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80059e4:	9402      	str	r4, [sp, #8]
 80059e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80059e8:	f042 0201 	orr.w	r2, r2, #1
 80059ec:	631a      	str	r2, [r3, #48]	; 0x30
 80059ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f0:	f003 0301 	and.w	r3, r3, #1
 80059f4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80059f6:	f44f 66c0 	mov.w	r6, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059fa:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80059fc:	2401      	movs	r4, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059fe:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005a00:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a02:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a04:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005a06:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a08:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005a0a:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005a0c:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005a0e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005a10:	f7fc ff2e 	bl	8002870 <HAL_GPIO_Init>
 8005a14:	e783      	b.n	800591e <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8005a16:	f7ff fd05 	bl	8005424 <Error_Handler>
 8005a1a:	e7d4      	b.n	80059c6 <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8005a1c:	f7ff fd02 	bl	8005424 <Error_Handler>
 8005a20:	e7ba      	b.n	8005998 <HAL_UART_MspInit+0x98>
 8005a22:	bf00      	nop
 8005a24:	40011000 	.word	0x40011000
 8005a28:	40004400 	.word	0x40004400
 8005a2c:	40023800 	.word	0x40023800
 8005a30:	20000904 	.word	0x20000904
 8005a34:	40020000 	.word	0x40020000
 8005a38:	400260a0 	.word	0x400260a0
 8005a3c:	200008a4 	.word	0x200008a4
 8005a40:	40026088 	.word	0x40026088

08005a44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005a44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005a7c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005a48:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005a4a:	e003      	b.n	8005a54 <LoopCopyDataInit>

08005a4c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005a4c:	4b0c      	ldr	r3, [pc, #48]	; (8005a80 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005a4e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005a50:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005a52:	3104      	adds	r1, #4

08005a54 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005a54:	480b      	ldr	r0, [pc, #44]	; (8005a84 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005a56:	4b0c      	ldr	r3, [pc, #48]	; (8005a88 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005a58:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005a5a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005a5c:	d3f6      	bcc.n	8005a4c <CopyDataInit>
  ldr  r2, =_sbss
 8005a5e:	4a0b      	ldr	r2, [pc, #44]	; (8005a8c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005a60:	e002      	b.n	8005a68 <LoopFillZerobss>

08005a62 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005a62:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005a64:	f842 3b04 	str.w	r3, [r2], #4

08005a68 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005a68:	4b09      	ldr	r3, [pc, #36]	; (8005a90 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005a6a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005a6c:	d3f9      	bcc.n	8005a62 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005a6e:	f7ff fde7 	bl	8005640 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005a72:	f000 f817 	bl	8005aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005a76:	f7ff fbbf 	bl	80051f8 <main>
  bx  lr    
 8005a7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005a7c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005a80:	08009db8 	.word	0x08009db8
  ldr  r0, =_sdata
 8005a84:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005a88:	2000067c 	.word	0x2000067c
  ldr  r2, =_sbss
 8005a8c:	2000067c 	.word	0x2000067c
  ldr  r3, = _ebss
 8005a90:	200009f4 	.word	0x200009f4

08005a94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005a94:	e7fe      	b.n	8005a94 <ADC_IRQHandler>
	...

08005a98 <__errno>:
 8005a98:	4b01      	ldr	r3, [pc, #4]	; (8005aa0 <__errno+0x8>)
 8005a9a:	6818      	ldr	r0, [r3, #0]
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	2000000c 	.word	0x2000000c

08005aa4 <__libc_init_array>:
 8005aa4:	b570      	push	{r4, r5, r6, lr}
 8005aa6:	4e0d      	ldr	r6, [pc, #52]	; (8005adc <__libc_init_array+0x38>)
 8005aa8:	4c0d      	ldr	r4, [pc, #52]	; (8005ae0 <__libc_init_array+0x3c>)
 8005aaa:	1ba4      	subs	r4, r4, r6
 8005aac:	10a4      	asrs	r4, r4, #2
 8005aae:	2500      	movs	r5, #0
 8005ab0:	42a5      	cmp	r5, r4
 8005ab2:	d109      	bne.n	8005ac8 <__libc_init_array+0x24>
 8005ab4:	4e0b      	ldr	r6, [pc, #44]	; (8005ae4 <__libc_init_array+0x40>)
 8005ab6:	4c0c      	ldr	r4, [pc, #48]	; (8005ae8 <__libc_init_array+0x44>)
 8005ab8:	f003 fe80 	bl	80097bc <_init>
 8005abc:	1ba4      	subs	r4, r4, r6
 8005abe:	10a4      	asrs	r4, r4, #2
 8005ac0:	2500      	movs	r5, #0
 8005ac2:	42a5      	cmp	r5, r4
 8005ac4:	d105      	bne.n	8005ad2 <__libc_init_array+0x2e>
 8005ac6:	bd70      	pop	{r4, r5, r6, pc}
 8005ac8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005acc:	4798      	blx	r3
 8005ace:	3501      	adds	r5, #1
 8005ad0:	e7ee      	b.n	8005ab0 <__libc_init_array+0xc>
 8005ad2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ad6:	4798      	blx	r3
 8005ad8:	3501      	adds	r5, #1
 8005ada:	e7f2      	b.n	8005ac2 <__libc_init_array+0x1e>
 8005adc:	08009db0 	.word	0x08009db0
 8005ae0:	08009db0 	.word	0x08009db0
 8005ae4:	08009db0 	.word	0x08009db0
 8005ae8:	08009db4 	.word	0x08009db4

08005aec <memset>:
 8005aec:	4402      	add	r2, r0
 8005aee:	4603      	mov	r3, r0
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d100      	bne.n	8005af6 <memset+0xa>
 8005af4:	4770      	bx	lr
 8005af6:	f803 1b01 	strb.w	r1, [r3], #1
 8005afa:	e7f9      	b.n	8005af0 <memset+0x4>

08005afc <printf>:
 8005afc:	b40f      	push	{r0, r1, r2, r3}
 8005afe:	4b0a      	ldr	r3, [pc, #40]	; (8005b28 <printf+0x2c>)
 8005b00:	b513      	push	{r0, r1, r4, lr}
 8005b02:	681c      	ldr	r4, [r3, #0]
 8005b04:	b124      	cbz	r4, 8005b10 <printf+0x14>
 8005b06:	69a3      	ldr	r3, [r4, #24]
 8005b08:	b913      	cbnz	r3, 8005b10 <printf+0x14>
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f002 f950 	bl	8007db0 <__sinit>
 8005b10:	ab05      	add	r3, sp, #20
 8005b12:	9a04      	ldr	r2, [sp, #16]
 8005b14:	68a1      	ldr	r1, [r4, #8]
 8005b16:	9301      	str	r3, [sp, #4]
 8005b18:	4620      	mov	r0, r4
 8005b1a:	f000 f8dd 	bl	8005cd8 <_vfprintf_r>
 8005b1e:	b002      	add	sp, #8
 8005b20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b24:	b004      	add	sp, #16
 8005b26:	4770      	bx	lr
 8005b28:	2000000c 	.word	0x2000000c

08005b2c <setbuf>:
 8005b2c:	2900      	cmp	r1, #0
 8005b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b32:	bf0c      	ite	eq
 8005b34:	2202      	moveq	r2, #2
 8005b36:	2200      	movne	r2, #0
 8005b38:	f000 b800 	b.w	8005b3c <setvbuf>

08005b3c <setvbuf>:
 8005b3c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005b40:	461d      	mov	r5, r3
 8005b42:	4b60      	ldr	r3, [pc, #384]	; (8005cc4 <setvbuf+0x188>)
 8005b44:	681e      	ldr	r6, [r3, #0]
 8005b46:	4604      	mov	r4, r0
 8005b48:	460f      	mov	r7, r1
 8005b4a:	4690      	mov	r8, r2
 8005b4c:	b126      	cbz	r6, 8005b58 <setvbuf+0x1c>
 8005b4e:	69b3      	ldr	r3, [r6, #24]
 8005b50:	b913      	cbnz	r3, 8005b58 <setvbuf+0x1c>
 8005b52:	4630      	mov	r0, r6
 8005b54:	f002 f92c 	bl	8007db0 <__sinit>
 8005b58:	4b5b      	ldr	r3, [pc, #364]	; (8005cc8 <setvbuf+0x18c>)
 8005b5a:	429c      	cmp	r4, r3
 8005b5c:	d166      	bne.n	8005c2c <setvbuf+0xf0>
 8005b5e:	6874      	ldr	r4, [r6, #4]
 8005b60:	f1b8 0f02 	cmp.w	r8, #2
 8005b64:	d006      	beq.n	8005b74 <setvbuf+0x38>
 8005b66:	f1b8 0f01 	cmp.w	r8, #1
 8005b6a:	f200 80a7 	bhi.w	8005cbc <setvbuf+0x180>
 8005b6e:	2d00      	cmp	r5, #0
 8005b70:	f2c0 80a4 	blt.w	8005cbc <setvbuf+0x180>
 8005b74:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b76:	07da      	lsls	r2, r3, #31
 8005b78:	d405      	bmi.n	8005b86 <setvbuf+0x4a>
 8005b7a:	89a3      	ldrh	r3, [r4, #12]
 8005b7c:	059b      	lsls	r3, r3, #22
 8005b7e:	d402      	bmi.n	8005b86 <setvbuf+0x4a>
 8005b80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b82:	f002 fad5 	bl	8008130 <__retarget_lock_acquire_recursive>
 8005b86:	4621      	mov	r1, r4
 8005b88:	4630      	mov	r0, r6
 8005b8a:	f002 f87d 	bl	8007c88 <_fflush_r>
 8005b8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b90:	b141      	cbz	r1, 8005ba4 <setvbuf+0x68>
 8005b92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b96:	4299      	cmp	r1, r3
 8005b98:	d002      	beq.n	8005ba0 <setvbuf+0x64>
 8005b9a:	4630      	mov	r0, r6
 8005b9c:	f002 f9de 	bl	8007f5c <_free_r>
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	6363      	str	r3, [r4, #52]	; 0x34
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	61a3      	str	r3, [r4, #24]
 8005ba8:	6063      	str	r3, [r4, #4]
 8005baa:	89a3      	ldrh	r3, [r4, #12]
 8005bac:	0618      	lsls	r0, r3, #24
 8005bae:	d503      	bpl.n	8005bb8 <setvbuf+0x7c>
 8005bb0:	6921      	ldr	r1, [r4, #16]
 8005bb2:	4630      	mov	r0, r6
 8005bb4:	f002 f9d2 	bl	8007f5c <_free_r>
 8005bb8:	89a3      	ldrh	r3, [r4, #12]
 8005bba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005bbe:	f023 0303 	bic.w	r3, r3, #3
 8005bc2:	f1b8 0f02 	cmp.w	r8, #2
 8005bc6:	81a3      	strh	r3, [r4, #12]
 8005bc8:	d072      	beq.n	8005cb0 <setvbuf+0x174>
 8005bca:	ab01      	add	r3, sp, #4
 8005bcc:	466a      	mov	r2, sp
 8005bce:	4621      	mov	r1, r4
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	f002 faaf 	bl	8008134 <__swhatbuf_r>
 8005bd6:	89a3      	ldrh	r3, [r4, #12]
 8005bd8:	4318      	orrs	r0, r3
 8005bda:	81a0      	strh	r0, [r4, #12]
 8005bdc:	2d00      	cmp	r5, #0
 8005bde:	d12f      	bne.n	8005c40 <setvbuf+0x104>
 8005be0:	9d00      	ldr	r5, [sp, #0]
 8005be2:	4628      	mov	r0, r5
 8005be4:	f002 fb12 	bl	800820c <malloc>
 8005be8:	4607      	mov	r7, r0
 8005bea:	2800      	cmp	r0, #0
 8005bec:	d162      	bne.n	8005cb4 <setvbuf+0x178>
 8005bee:	f8dd 9000 	ldr.w	r9, [sp]
 8005bf2:	45a9      	cmp	r9, r5
 8005bf4:	d150      	bne.n	8005c98 <setvbuf+0x15c>
 8005bf6:	f04f 35ff 	mov.w	r5, #4294967295
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	60a2      	str	r2, [r4, #8]
 8005bfe:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005c02:	6022      	str	r2, [r4, #0]
 8005c04:	6122      	str	r2, [r4, #16]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c0c:	6162      	str	r2, [r4, #20]
 8005c0e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c10:	f043 0302 	orr.w	r3, r3, #2
 8005c14:	07d1      	lsls	r1, r2, #31
 8005c16:	81a3      	strh	r3, [r4, #12]
 8005c18:	d404      	bmi.n	8005c24 <setvbuf+0xe8>
 8005c1a:	059b      	lsls	r3, r3, #22
 8005c1c:	d402      	bmi.n	8005c24 <setvbuf+0xe8>
 8005c1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c20:	f002 fa87 	bl	8008132 <__retarget_lock_release_recursive>
 8005c24:	4628      	mov	r0, r5
 8005c26:	b003      	add	sp, #12
 8005c28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005c2c:	4b27      	ldr	r3, [pc, #156]	; (8005ccc <setvbuf+0x190>)
 8005c2e:	429c      	cmp	r4, r3
 8005c30:	d101      	bne.n	8005c36 <setvbuf+0xfa>
 8005c32:	68b4      	ldr	r4, [r6, #8]
 8005c34:	e794      	b.n	8005b60 <setvbuf+0x24>
 8005c36:	4b26      	ldr	r3, [pc, #152]	; (8005cd0 <setvbuf+0x194>)
 8005c38:	429c      	cmp	r4, r3
 8005c3a:	bf08      	it	eq
 8005c3c:	68f4      	ldreq	r4, [r6, #12]
 8005c3e:	e78f      	b.n	8005b60 <setvbuf+0x24>
 8005c40:	2f00      	cmp	r7, #0
 8005c42:	d0ce      	beq.n	8005be2 <setvbuf+0xa6>
 8005c44:	69b3      	ldr	r3, [r6, #24]
 8005c46:	b913      	cbnz	r3, 8005c4e <setvbuf+0x112>
 8005c48:	4630      	mov	r0, r6
 8005c4a:	f002 f8b1 	bl	8007db0 <__sinit>
 8005c4e:	9b00      	ldr	r3, [sp, #0]
 8005c50:	6127      	str	r7, [r4, #16]
 8005c52:	429d      	cmp	r5, r3
 8005c54:	bf18      	it	ne
 8005c56:	89a3      	ldrhne	r3, [r4, #12]
 8005c58:	6027      	str	r7, [r4, #0]
 8005c5a:	bf1c      	itt	ne
 8005c5c:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005c60:	81a3      	strhne	r3, [r4, #12]
 8005c62:	f1b8 0f01 	cmp.w	r8, #1
 8005c66:	bf08      	it	eq
 8005c68:	89a3      	ldrheq	r3, [r4, #12]
 8005c6a:	6165      	str	r5, [r4, #20]
 8005c6c:	bf04      	itt	eq
 8005c6e:	f043 0301 	orreq.w	r3, r3, #1
 8005c72:	81a3      	strheq	r3, [r4, #12]
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	f013 0208 	ands.w	r2, r3, #8
 8005c7a:	d01d      	beq.n	8005cb8 <setvbuf+0x17c>
 8005c7c:	07da      	lsls	r2, r3, #31
 8005c7e:	bf41      	itttt	mi
 8005c80:	2200      	movmi	r2, #0
 8005c82:	426d      	negmi	r5, r5
 8005c84:	60a2      	strmi	r2, [r4, #8]
 8005c86:	61a5      	strmi	r5, [r4, #24]
 8005c88:	bf58      	it	pl
 8005c8a:	60a5      	strpl	r5, [r4, #8]
 8005c8c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005c8e:	f015 0501 	ands.w	r5, r5, #1
 8005c92:	d0c2      	beq.n	8005c1a <setvbuf+0xde>
 8005c94:	2500      	movs	r5, #0
 8005c96:	e7c5      	b.n	8005c24 <setvbuf+0xe8>
 8005c98:	4648      	mov	r0, r9
 8005c9a:	f002 fab7 	bl	800820c <malloc>
 8005c9e:	4607      	mov	r7, r0
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	d0a8      	beq.n	8005bf6 <setvbuf+0xba>
 8005ca4:	89a3      	ldrh	r3, [r4, #12]
 8005ca6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005caa:	81a3      	strh	r3, [r4, #12]
 8005cac:	464d      	mov	r5, r9
 8005cae:	e7c9      	b.n	8005c44 <setvbuf+0x108>
 8005cb0:	2500      	movs	r5, #0
 8005cb2:	e7a2      	b.n	8005bfa <setvbuf+0xbe>
 8005cb4:	46a9      	mov	r9, r5
 8005cb6:	e7f5      	b.n	8005ca4 <setvbuf+0x168>
 8005cb8:	60a2      	str	r2, [r4, #8]
 8005cba:	e7e7      	b.n	8005c8c <setvbuf+0x150>
 8005cbc:	f04f 35ff 	mov.w	r5, #4294967295
 8005cc0:	e7b0      	b.n	8005c24 <setvbuf+0xe8>
 8005cc2:	bf00      	nop
 8005cc4:	2000000c 	.word	0x2000000c
 8005cc8:	080098cc 	.word	0x080098cc
 8005ccc:	080098ec 	.word	0x080098ec
 8005cd0:	080098ac 	.word	0x080098ac
 8005cd4:	00000000 	.word	0x00000000

08005cd8 <_vfprintf_r>:
 8005cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cdc:	b0bd      	sub	sp, #244	; 0xf4
 8005cde:	4688      	mov	r8, r1
 8005ce0:	4615      	mov	r5, r2
 8005ce2:	461c      	mov	r4, r3
 8005ce4:	461f      	mov	r7, r3
 8005ce6:	4683      	mov	fp, r0
 8005ce8:	f002 fa12 	bl	8008110 <_localeconv_r>
 8005cec:	6803      	ldr	r3, [r0, #0]
 8005cee:	930d      	str	r3, [sp, #52]	; 0x34
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fa fadd 	bl	80002b0 <strlen>
 8005cf6:	9009      	str	r0, [sp, #36]	; 0x24
 8005cf8:	f1bb 0f00 	cmp.w	fp, #0
 8005cfc:	d005      	beq.n	8005d0a <_vfprintf_r+0x32>
 8005cfe:	f8db 3018 	ldr.w	r3, [fp, #24]
 8005d02:	b913      	cbnz	r3, 8005d0a <_vfprintf_r+0x32>
 8005d04:	4658      	mov	r0, fp
 8005d06:	f002 f853 	bl	8007db0 <__sinit>
 8005d0a:	4b99      	ldr	r3, [pc, #612]	; (8005f70 <_vfprintf_r+0x298>)
 8005d0c:	4598      	cmp	r8, r3
 8005d0e:	d137      	bne.n	8005d80 <_vfprintf_r+0xa8>
 8005d10:	f8db 8004 	ldr.w	r8, [fp, #4]
 8005d14:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005d18:	07d8      	lsls	r0, r3, #31
 8005d1a:	d407      	bmi.n	8005d2c <_vfprintf_r+0x54>
 8005d1c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d20:	0599      	lsls	r1, r3, #22
 8005d22:	d403      	bmi.n	8005d2c <_vfprintf_r+0x54>
 8005d24:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005d28:	f002 fa02 	bl	8008130 <__retarget_lock_acquire_recursive>
 8005d2c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8005d30:	049a      	lsls	r2, r3, #18
 8005d32:	d409      	bmi.n	8005d48 <_vfprintf_r+0x70>
 8005d34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005d38:	f8a8 300c 	strh.w	r3, [r8, #12]
 8005d3c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005d40:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005d44:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8005d48:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d4c:	071e      	lsls	r6, r3, #28
 8005d4e:	d502      	bpl.n	8005d56 <_vfprintf_r+0x7e>
 8005d50:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005d54:	bb03      	cbnz	r3, 8005d98 <_vfprintf_r+0xc0>
 8005d56:	4641      	mov	r1, r8
 8005d58:	4658      	mov	r0, fp
 8005d5a:	f001 f839 	bl	8006dd0 <__swsetup_r>
 8005d5e:	b1d8      	cbz	r0, 8005d98 <_vfprintf_r+0xc0>
 8005d60:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005d64:	07dd      	lsls	r5, r3, #31
 8005d66:	d407      	bmi.n	8005d78 <_vfprintf_r+0xa0>
 8005d68:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d6c:	059c      	lsls	r4, r3, #22
 8005d6e:	d403      	bmi.n	8005d78 <_vfprintf_r+0xa0>
 8005d70:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005d74:	f002 f9dd 	bl	8008132 <__retarget_lock_release_recursive>
 8005d78:	f04f 33ff 	mov.w	r3, #4294967295
 8005d7c:	930a      	str	r3, [sp, #40]	; 0x28
 8005d7e:	e026      	b.n	8005dce <_vfprintf_r+0xf6>
 8005d80:	4b7c      	ldr	r3, [pc, #496]	; (8005f74 <_vfprintf_r+0x29c>)
 8005d82:	4598      	cmp	r8, r3
 8005d84:	d102      	bne.n	8005d8c <_vfprintf_r+0xb4>
 8005d86:	f8db 8008 	ldr.w	r8, [fp, #8]
 8005d8a:	e7c3      	b.n	8005d14 <_vfprintf_r+0x3c>
 8005d8c:	4b7a      	ldr	r3, [pc, #488]	; (8005f78 <_vfprintf_r+0x2a0>)
 8005d8e:	4598      	cmp	r8, r3
 8005d90:	bf08      	it	eq
 8005d92:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8005d96:	e7bd      	b.n	8005d14 <_vfprintf_r+0x3c>
 8005d98:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d9c:	f003 021a 	and.w	r2, r3, #26
 8005da0:	2a0a      	cmp	r2, #10
 8005da2:	d118      	bne.n	8005dd6 <_vfprintf_r+0xfe>
 8005da4:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8005da8:	2a00      	cmp	r2, #0
 8005daa:	db14      	blt.n	8005dd6 <_vfprintf_r+0xfe>
 8005dac:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8005db0:	07d0      	lsls	r0, r2, #31
 8005db2:	d405      	bmi.n	8005dc0 <_vfprintf_r+0xe8>
 8005db4:	0599      	lsls	r1, r3, #22
 8005db6:	d403      	bmi.n	8005dc0 <_vfprintf_r+0xe8>
 8005db8:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005dbc:	f002 f9b9 	bl	8008132 <__retarget_lock_release_recursive>
 8005dc0:	4623      	mov	r3, r4
 8005dc2:	462a      	mov	r2, r5
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	4658      	mov	r0, fp
 8005dc8:	f000 ffc2 	bl	8006d50 <__sbprintf>
 8005dcc:	900a      	str	r0, [sp, #40]	; 0x28
 8005dce:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005dd0:	b03d      	add	sp, #244	; 0xf4
 8005dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dd6:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8005f68 <_vfprintf_r+0x290>
 8005dda:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005dde:	2300      	movs	r3, #0
 8005de0:	ac2c      	add	r4, sp, #176	; 0xb0
 8005de2:	941f      	str	r4, [sp, #124]	; 0x7c
 8005de4:	9321      	str	r3, [sp, #132]	; 0x84
 8005de6:	9320      	str	r3, [sp, #128]	; 0x80
 8005de8:	9505      	str	r5, [sp, #20]
 8005dea:	9303      	str	r3, [sp, #12]
 8005dec:	9311      	str	r3, [sp, #68]	; 0x44
 8005dee:	9310      	str	r3, [sp, #64]	; 0x40
 8005df0:	930a      	str	r3, [sp, #40]	; 0x28
 8005df2:	9d05      	ldr	r5, [sp, #20]
 8005df4:	462b      	mov	r3, r5
 8005df6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dfa:	b112      	cbz	r2, 8005e02 <_vfprintf_r+0x12a>
 8005dfc:	2a25      	cmp	r2, #37	; 0x25
 8005dfe:	f040 8083 	bne.w	8005f08 <_vfprintf_r+0x230>
 8005e02:	9b05      	ldr	r3, [sp, #20]
 8005e04:	1aee      	subs	r6, r5, r3
 8005e06:	d00d      	beq.n	8005e24 <_vfprintf_r+0x14c>
 8005e08:	e884 0048 	stmia.w	r4, {r3, r6}
 8005e0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e0e:	4433      	add	r3, r6
 8005e10:	9321      	str	r3, [sp, #132]	; 0x84
 8005e12:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e14:	3301      	adds	r3, #1
 8005e16:	2b07      	cmp	r3, #7
 8005e18:	9320      	str	r3, [sp, #128]	; 0x80
 8005e1a:	dc77      	bgt.n	8005f0c <_vfprintf_r+0x234>
 8005e1c:	3408      	adds	r4, #8
 8005e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e20:	4433      	add	r3, r6
 8005e22:	930a      	str	r3, [sp, #40]	; 0x28
 8005e24:	782b      	ldrb	r3, [r5, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	f000 8739 	beq.w	8006c9e <_vfprintf_r+0xfc6>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	1c69      	adds	r1, r5, #1
 8005e30:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005e34:	461a      	mov	r2, r3
 8005e36:	f04f 3aff 	mov.w	sl, #4294967295
 8005e3a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005e3c:	461d      	mov	r5, r3
 8005e3e:	200a      	movs	r0, #10
 8005e40:	1c4e      	adds	r6, r1, #1
 8005e42:	7809      	ldrb	r1, [r1, #0]
 8005e44:	9605      	str	r6, [sp, #20]
 8005e46:	9102      	str	r1, [sp, #8]
 8005e48:	9902      	ldr	r1, [sp, #8]
 8005e4a:	3920      	subs	r1, #32
 8005e4c:	2958      	cmp	r1, #88	; 0x58
 8005e4e:	f200 841d 	bhi.w	800668c <_vfprintf_r+0x9b4>
 8005e52:	e8df f011 	tbh	[pc, r1, lsl #1]
 8005e56:	00b3      	.short	0x00b3
 8005e58:	041b041b 	.word	0x041b041b
 8005e5c:	041b00b8 	.word	0x041b00b8
 8005e60:	041b041b 	.word	0x041b041b
 8005e64:	041b041b 	.word	0x041b041b
 8005e68:	00bb041b 	.word	0x00bb041b
 8005e6c:	041b0065 	.word	0x041b0065
 8005e70:	00c700c4 	.word	0x00c700c4
 8005e74:	00e4041b 	.word	0x00e4041b
 8005e78:	00e700e7 	.word	0x00e700e7
 8005e7c:	00e700e7 	.word	0x00e700e7
 8005e80:	00e700e7 	.word	0x00e700e7
 8005e84:	00e700e7 	.word	0x00e700e7
 8005e88:	041b00e7 	.word	0x041b00e7
 8005e8c:	041b041b 	.word	0x041b041b
 8005e90:	041b041b 	.word	0x041b041b
 8005e94:	041b041b 	.word	0x041b041b
 8005e98:	041b041b 	.word	0x041b041b
 8005e9c:	011b041b 	.word	0x011b041b
 8005ea0:	041b0131 	.word	0x041b0131
 8005ea4:	041b0131 	.word	0x041b0131
 8005ea8:	041b041b 	.word	0x041b041b
 8005eac:	00fa041b 	.word	0x00fa041b
 8005eb0:	041b041b 	.word	0x041b041b
 8005eb4:	041b0346 	.word	0x041b0346
 8005eb8:	041b041b 	.word	0x041b041b
 8005ebc:	041b041b 	.word	0x041b041b
 8005ec0:	041b03ad 	.word	0x041b03ad
 8005ec4:	0093041b 	.word	0x0093041b
 8005ec8:	041b041b 	.word	0x041b041b
 8005ecc:	041b041b 	.word	0x041b041b
 8005ed0:	041b041b 	.word	0x041b041b
 8005ed4:	041b041b 	.word	0x041b041b
 8005ed8:	041b041b 	.word	0x041b041b
 8005edc:	006b010d 	.word	0x006b010d
 8005ee0:	01310131 	.word	0x01310131
 8005ee4:	00fd0131 	.word	0x00fd0131
 8005ee8:	041b006b 	.word	0x041b006b
 8005eec:	0100041b 	.word	0x0100041b
 8005ef0:	0328041b 	.word	0x0328041b
 8005ef4:	037c0348 	.word	0x037c0348
 8005ef8:	041b0107 	.word	0x041b0107
 8005efc:	041b038d 	.word	0x041b038d
 8005f00:	041b03af 	.word	0x041b03af
 8005f04:	03c7041b 	.word	0x03c7041b
 8005f08:	461d      	mov	r5, r3
 8005f0a:	e773      	b.n	8005df4 <_vfprintf_r+0x11c>
 8005f0c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f0e:	4641      	mov	r1, r8
 8005f10:	4658      	mov	r0, fp
 8005f12:	f002 fecc 	bl	8008cae <__sprint_r>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	f040 8699 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8005f1c:	ac2c      	add	r4, sp, #176	; 0xb0
 8005f1e:	e77e      	b.n	8005e1e <_vfprintf_r+0x146>
 8005f20:	2301      	movs	r3, #1
 8005f22:	222b      	movs	r2, #43	; 0x2b
 8005f24:	9905      	ldr	r1, [sp, #20]
 8005f26:	e78b      	b.n	8005e40 <_vfprintf_r+0x168>
 8005f28:	460f      	mov	r7, r1
 8005f2a:	e7fb      	b.n	8005f24 <_vfprintf_r+0x24c>
 8005f2c:	b10b      	cbz	r3, 8005f32 <_vfprintf_r+0x25a>
 8005f2e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005f32:	06aa      	lsls	r2, r5, #26
 8005f34:	f140 80b0 	bpl.w	8006098 <_vfprintf_r+0x3c0>
 8005f38:	3707      	adds	r7, #7
 8005f3a:	f027 0707 	bic.w	r7, r7, #7
 8005f3e:	f107 0308 	add.w	r3, r7, #8
 8005f42:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005f46:	9304      	str	r3, [sp, #16]
 8005f48:	2e00      	cmp	r6, #0
 8005f4a:	f177 0300 	sbcs.w	r3, r7, #0
 8005f4e:	da06      	bge.n	8005f5e <_vfprintf_r+0x286>
 8005f50:	4276      	negs	r6, r6
 8005f52:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8005f56:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005f5a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e2d0      	b.n	8006504 <_vfprintf_r+0x82c>
 8005f62:	bf00      	nop
 8005f64:	f3af 8000 	nop.w
	...
 8005f70:	080098cc 	.word	0x080098cc
 8005f74:	080098ec 	.word	0x080098ec
 8005f78:	080098ac 	.word	0x080098ac
 8005f7c:	b10b      	cbz	r3, 8005f82 <_vfprintf_r+0x2aa>
 8005f7e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005f82:	4ba2      	ldr	r3, [pc, #648]	; (800620c <_vfprintf_r+0x534>)
 8005f84:	9311      	str	r3, [sp, #68]	; 0x44
 8005f86:	06a9      	lsls	r1, r5, #26
 8005f88:	f140 8331 	bpl.w	80065ee <_vfprintf_r+0x916>
 8005f8c:	3707      	adds	r7, #7
 8005f8e:	f027 0707 	bic.w	r7, r7, #7
 8005f92:	f107 0308 	add.w	r3, r7, #8
 8005f96:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005f9a:	9304      	str	r3, [sp, #16]
 8005f9c:	07eb      	lsls	r3, r5, #31
 8005f9e:	d50b      	bpl.n	8005fb8 <_vfprintf_r+0x2e0>
 8005fa0:	ea56 0307 	orrs.w	r3, r6, r7
 8005fa4:	d008      	beq.n	8005fb8 <_vfprintf_r+0x2e0>
 8005fa6:	2330      	movs	r3, #48	; 0x30
 8005fa8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005fac:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005fb0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8005fb4:	f045 0502 	orr.w	r5, r5, #2
 8005fb8:	2302      	movs	r3, #2
 8005fba:	e2a0      	b.n	80064fe <_vfprintf_r+0x826>
 8005fbc:	2a00      	cmp	r2, #0
 8005fbe:	d1b1      	bne.n	8005f24 <_vfprintf_r+0x24c>
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	e7ae      	b.n	8005f24 <_vfprintf_r+0x24c>
 8005fc6:	f045 0501 	orr.w	r5, r5, #1
 8005fca:	e7ab      	b.n	8005f24 <_vfprintf_r+0x24c>
 8005fcc:	683e      	ldr	r6, [r7, #0]
 8005fce:	960b      	str	r6, [sp, #44]	; 0x2c
 8005fd0:	2e00      	cmp	r6, #0
 8005fd2:	f107 0104 	add.w	r1, r7, #4
 8005fd6:	daa7      	bge.n	8005f28 <_vfprintf_r+0x250>
 8005fd8:	4276      	negs	r6, r6
 8005fda:	960b      	str	r6, [sp, #44]	; 0x2c
 8005fdc:	460f      	mov	r7, r1
 8005fde:	f045 0504 	orr.w	r5, r5, #4
 8005fe2:	e79f      	b.n	8005f24 <_vfprintf_r+0x24c>
 8005fe4:	9905      	ldr	r1, [sp, #20]
 8005fe6:	1c4e      	adds	r6, r1, #1
 8005fe8:	7809      	ldrb	r1, [r1, #0]
 8005fea:	9102      	str	r1, [sp, #8]
 8005fec:	292a      	cmp	r1, #42	; 0x2a
 8005fee:	d010      	beq.n	8006012 <_vfprintf_r+0x33a>
 8005ff0:	f04f 0a00 	mov.w	sl, #0
 8005ff4:	9605      	str	r6, [sp, #20]
 8005ff6:	9902      	ldr	r1, [sp, #8]
 8005ff8:	3930      	subs	r1, #48	; 0x30
 8005ffa:	2909      	cmp	r1, #9
 8005ffc:	f63f af24 	bhi.w	8005e48 <_vfprintf_r+0x170>
 8006000:	fb00 1a0a 	mla	sl, r0, sl, r1
 8006004:	9905      	ldr	r1, [sp, #20]
 8006006:	460e      	mov	r6, r1
 8006008:	f816 1b01 	ldrb.w	r1, [r6], #1
 800600c:	9102      	str	r1, [sp, #8]
 800600e:	9605      	str	r6, [sp, #20]
 8006010:	e7f1      	b.n	8005ff6 <_vfprintf_r+0x31e>
 8006012:	6839      	ldr	r1, [r7, #0]
 8006014:	9605      	str	r6, [sp, #20]
 8006016:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 800601a:	3704      	adds	r7, #4
 800601c:	e782      	b.n	8005f24 <_vfprintf_r+0x24c>
 800601e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8006022:	e77f      	b.n	8005f24 <_vfprintf_r+0x24c>
 8006024:	2100      	movs	r1, #0
 8006026:	910b      	str	r1, [sp, #44]	; 0x2c
 8006028:	9902      	ldr	r1, [sp, #8]
 800602a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800602c:	3930      	subs	r1, #48	; 0x30
 800602e:	fb00 1106 	mla	r1, r0, r6, r1
 8006032:	910b      	str	r1, [sp, #44]	; 0x2c
 8006034:	9905      	ldr	r1, [sp, #20]
 8006036:	460e      	mov	r6, r1
 8006038:	f816 1b01 	ldrb.w	r1, [r6], #1
 800603c:	9102      	str	r1, [sp, #8]
 800603e:	9902      	ldr	r1, [sp, #8]
 8006040:	9605      	str	r6, [sp, #20]
 8006042:	3930      	subs	r1, #48	; 0x30
 8006044:	2909      	cmp	r1, #9
 8006046:	d9ef      	bls.n	8006028 <_vfprintf_r+0x350>
 8006048:	e6fe      	b.n	8005e48 <_vfprintf_r+0x170>
 800604a:	f045 0508 	orr.w	r5, r5, #8
 800604e:	e769      	b.n	8005f24 <_vfprintf_r+0x24c>
 8006050:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8006054:	e766      	b.n	8005f24 <_vfprintf_r+0x24c>
 8006056:	9905      	ldr	r1, [sp, #20]
 8006058:	7809      	ldrb	r1, [r1, #0]
 800605a:	296c      	cmp	r1, #108	; 0x6c
 800605c:	d105      	bne.n	800606a <_vfprintf_r+0x392>
 800605e:	9905      	ldr	r1, [sp, #20]
 8006060:	3101      	adds	r1, #1
 8006062:	9105      	str	r1, [sp, #20]
 8006064:	f045 0520 	orr.w	r5, r5, #32
 8006068:	e75c      	b.n	8005f24 <_vfprintf_r+0x24c>
 800606a:	f045 0510 	orr.w	r5, r5, #16
 800606e:	e759      	b.n	8005f24 <_vfprintf_r+0x24c>
 8006070:	1d3b      	adds	r3, r7, #4
 8006072:	9304      	str	r3, [sp, #16]
 8006074:	2600      	movs	r6, #0
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800607c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006080:	f04f 0a01 	mov.w	sl, #1
 8006084:	9608      	str	r6, [sp, #32]
 8006086:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 800608a:	e11e      	b.n	80062ca <_vfprintf_r+0x5f2>
 800608c:	b10b      	cbz	r3, 8006092 <_vfprintf_r+0x3ba>
 800608e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006092:	f045 0510 	orr.w	r5, r5, #16
 8006096:	e74c      	b.n	8005f32 <_vfprintf_r+0x25a>
 8006098:	f015 0f10 	tst.w	r5, #16
 800609c:	f107 0304 	add.w	r3, r7, #4
 80060a0:	d003      	beq.n	80060aa <_vfprintf_r+0x3d2>
 80060a2:	683e      	ldr	r6, [r7, #0]
 80060a4:	9304      	str	r3, [sp, #16]
 80060a6:	17f7      	asrs	r7, r6, #31
 80060a8:	e74e      	b.n	8005f48 <_vfprintf_r+0x270>
 80060aa:	683e      	ldr	r6, [r7, #0]
 80060ac:	9304      	str	r3, [sp, #16]
 80060ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80060b2:	bf18      	it	ne
 80060b4:	b236      	sxthne	r6, r6
 80060b6:	e7f6      	b.n	80060a6 <_vfprintf_r+0x3ce>
 80060b8:	b10b      	cbz	r3, 80060be <_vfprintf_r+0x3e6>
 80060ba:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80060be:	3707      	adds	r7, #7
 80060c0:	f027 0707 	bic.w	r7, r7, #7
 80060c4:	f107 0308 	add.w	r3, r7, #8
 80060c8:	9304      	str	r3, [sp, #16]
 80060ca:	ed97 7b00 	vldr	d7, [r7]
 80060ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80060d2:	9b06      	ldr	r3, [sp, #24]
 80060d4:	9312      	str	r3, [sp, #72]	; 0x48
 80060d6:	9b07      	ldr	r3, [sp, #28]
 80060d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80060de:	f04f 32ff 	mov.w	r2, #4294967295
 80060e2:	4b4b      	ldr	r3, [pc, #300]	; (8006210 <_vfprintf_r+0x538>)
 80060e4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80060e8:	f7fa fd3c 	bl	8000b64 <__aeabi_dcmpun>
 80060ec:	2800      	cmp	r0, #0
 80060ee:	f040 85e3 	bne.w	8006cb8 <_vfprintf_r+0xfe0>
 80060f2:	f04f 32ff 	mov.w	r2, #4294967295
 80060f6:	4b46      	ldr	r3, [pc, #280]	; (8006210 <_vfprintf_r+0x538>)
 80060f8:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80060fc:	f7fa fd14 	bl	8000b28 <__aeabi_dcmple>
 8006100:	2800      	cmp	r0, #0
 8006102:	f040 85d9 	bne.w	8006cb8 <_vfprintf_r+0xfe0>
 8006106:	2200      	movs	r2, #0
 8006108:	2300      	movs	r3, #0
 800610a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800610e:	f7fa fd01 	bl	8000b14 <__aeabi_dcmplt>
 8006112:	b110      	cbz	r0, 800611a <_vfprintf_r+0x442>
 8006114:	232d      	movs	r3, #45	; 0x2d
 8006116:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800611a:	4b3e      	ldr	r3, [pc, #248]	; (8006214 <_vfprintf_r+0x53c>)
 800611c:	4a3e      	ldr	r2, [pc, #248]	; (8006218 <_vfprintf_r+0x540>)
 800611e:	9902      	ldr	r1, [sp, #8]
 8006120:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8006124:	2947      	cmp	r1, #71	; 0x47
 8006126:	bfcc      	ite	gt
 8006128:	4691      	movgt	r9, r2
 800612a:	4699      	movle	r9, r3
 800612c:	f04f 0a03 	mov.w	sl, #3
 8006130:	2600      	movs	r6, #0
 8006132:	9608      	str	r6, [sp, #32]
 8006134:	e0c9      	b.n	80062ca <_vfprintf_r+0x5f2>
 8006136:	f1ba 3fff 	cmp.w	sl, #4294967295
 800613a:	d022      	beq.n	8006182 <_vfprintf_r+0x4aa>
 800613c:	9b02      	ldr	r3, [sp, #8]
 800613e:	f023 0320 	bic.w	r3, r3, #32
 8006142:	2b47      	cmp	r3, #71	; 0x47
 8006144:	d104      	bne.n	8006150 <_vfprintf_r+0x478>
 8006146:	f1ba 0f00 	cmp.w	sl, #0
 800614a:	bf08      	it	eq
 800614c:	f04f 0a01 	moveq.w	sl, #1
 8006150:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006154:	9314      	str	r3, [sp, #80]	; 0x50
 8006156:	9b07      	ldr	r3, [sp, #28]
 8006158:	2b00      	cmp	r3, #0
 800615a:	da15      	bge.n	8006188 <_vfprintf_r+0x4b0>
 800615c:	9b06      	ldr	r3, [sp, #24]
 800615e:	930e      	str	r3, [sp, #56]	; 0x38
 8006160:	9b07      	ldr	r3, [sp, #28]
 8006162:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006166:	930f      	str	r3, [sp, #60]	; 0x3c
 8006168:	232d      	movs	r3, #45	; 0x2d
 800616a:	930c      	str	r3, [sp, #48]	; 0x30
 800616c:	9b02      	ldr	r3, [sp, #8]
 800616e:	f023 0720 	bic.w	r7, r3, #32
 8006172:	2f46      	cmp	r7, #70	; 0x46
 8006174:	d00e      	beq.n	8006194 <_vfprintf_r+0x4bc>
 8006176:	2f45      	cmp	r7, #69	; 0x45
 8006178:	d146      	bne.n	8006208 <_vfprintf_r+0x530>
 800617a:	f10a 0601 	add.w	r6, sl, #1
 800617e:	2102      	movs	r1, #2
 8006180:	e00a      	b.n	8006198 <_vfprintf_r+0x4c0>
 8006182:	f04f 0a06 	mov.w	sl, #6
 8006186:	e7e3      	b.n	8006150 <_vfprintf_r+0x478>
 8006188:	ed9d 7b06 	vldr	d7, [sp, #24]
 800618c:	2300      	movs	r3, #0
 800618e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006192:	e7ea      	b.n	800616a <_vfprintf_r+0x492>
 8006194:	4656      	mov	r6, sl
 8006196:	2103      	movs	r1, #3
 8006198:	ab1d      	add	r3, sp, #116	; 0x74
 800619a:	9301      	str	r3, [sp, #4]
 800619c:	ab1a      	add	r3, sp, #104	; 0x68
 800619e:	9300      	str	r3, [sp, #0]
 80061a0:	4632      	mov	r2, r6
 80061a2:	ab19      	add	r3, sp, #100	; 0x64
 80061a4:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80061a8:	4658      	mov	r0, fp
 80061aa:	f000 ff0d 	bl	8006fc8 <_dtoa_r>
 80061ae:	2f47      	cmp	r7, #71	; 0x47
 80061b0:	4681      	mov	r9, r0
 80061b2:	d102      	bne.n	80061ba <_vfprintf_r+0x4e2>
 80061b4:	07eb      	lsls	r3, r5, #31
 80061b6:	f140 858c 	bpl.w	8006cd2 <_vfprintf_r+0xffa>
 80061ba:	eb09 0306 	add.w	r3, r9, r6
 80061be:	2f46      	cmp	r7, #70	; 0x46
 80061c0:	9303      	str	r3, [sp, #12]
 80061c2:	d111      	bne.n	80061e8 <_vfprintf_r+0x510>
 80061c4:	f899 3000 	ldrb.w	r3, [r9]
 80061c8:	2b30      	cmp	r3, #48	; 0x30
 80061ca:	d109      	bne.n	80061e0 <_vfprintf_r+0x508>
 80061cc:	2200      	movs	r2, #0
 80061ce:	2300      	movs	r3, #0
 80061d0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80061d4:	f7fa fc94 	bl	8000b00 <__aeabi_dcmpeq>
 80061d8:	b910      	cbnz	r0, 80061e0 <_vfprintf_r+0x508>
 80061da:	f1c6 0601 	rsb	r6, r6, #1
 80061de:	9619      	str	r6, [sp, #100]	; 0x64
 80061e0:	9a03      	ldr	r2, [sp, #12]
 80061e2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80061e4:	441a      	add	r2, r3
 80061e6:	9203      	str	r2, [sp, #12]
 80061e8:	2200      	movs	r2, #0
 80061ea:	2300      	movs	r3, #0
 80061ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80061f0:	f7fa fc86 	bl	8000b00 <__aeabi_dcmpeq>
 80061f4:	b990      	cbnz	r0, 800621c <_vfprintf_r+0x544>
 80061f6:	2230      	movs	r2, #48	; 0x30
 80061f8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80061fa:	9903      	ldr	r1, [sp, #12]
 80061fc:	4299      	cmp	r1, r3
 80061fe:	d90f      	bls.n	8006220 <_vfprintf_r+0x548>
 8006200:	1c59      	adds	r1, r3, #1
 8006202:	911d      	str	r1, [sp, #116]	; 0x74
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	e7f7      	b.n	80061f8 <_vfprintf_r+0x520>
 8006208:	4656      	mov	r6, sl
 800620a:	e7b8      	b.n	800617e <_vfprintf_r+0x4a6>
 800620c:	08009858 	.word	0x08009858
 8006210:	7fefffff 	.word	0x7fefffff
 8006214:	08009848 	.word	0x08009848
 8006218:	0800984c 	.word	0x0800984c
 800621c:	9b03      	ldr	r3, [sp, #12]
 800621e:	931d      	str	r3, [sp, #116]	; 0x74
 8006220:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006222:	2f47      	cmp	r7, #71	; 0x47
 8006224:	eba3 0309 	sub.w	r3, r3, r9
 8006228:	9303      	str	r3, [sp, #12]
 800622a:	f040 80f8 	bne.w	800641e <_vfprintf_r+0x746>
 800622e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006230:	1cdf      	adds	r7, r3, #3
 8006232:	db02      	blt.n	800623a <_vfprintf_r+0x562>
 8006234:	459a      	cmp	sl, r3
 8006236:	f280 811f 	bge.w	8006478 <_vfprintf_r+0x7a0>
 800623a:	9b02      	ldr	r3, [sp, #8]
 800623c:	3b02      	subs	r3, #2
 800623e:	9302      	str	r3, [sp, #8]
 8006240:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006242:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8006246:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800624a:	1e53      	subs	r3, r2, #1
 800624c:	2b00      	cmp	r3, #0
 800624e:	9319      	str	r3, [sp, #100]	; 0x64
 8006250:	bfb6      	itet	lt
 8006252:	f1c2 0301 	rsblt	r3, r2, #1
 8006256:	222b      	movge	r2, #43	; 0x2b
 8006258:	222d      	movlt	r2, #45	; 0x2d
 800625a:	2b09      	cmp	r3, #9
 800625c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006260:	f340 80fa 	ble.w	8006458 <_vfprintf_r+0x780>
 8006264:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006268:	260a      	movs	r6, #10
 800626a:	fb93 f0f6 	sdiv	r0, r3, r6
 800626e:	fb06 3310 	mls	r3, r6, r0, r3
 8006272:	3330      	adds	r3, #48	; 0x30
 8006274:	2809      	cmp	r0, #9
 8006276:	f802 3c01 	strb.w	r3, [r2, #-1]
 800627a:	f102 31ff 	add.w	r1, r2, #4294967295
 800627e:	4603      	mov	r3, r0
 8006280:	f300 80e3 	bgt.w	800644a <_vfprintf_r+0x772>
 8006284:	3330      	adds	r3, #48	; 0x30
 8006286:	f801 3c01 	strb.w	r3, [r1, #-1]
 800628a:	3a02      	subs	r2, #2
 800628c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006290:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8006294:	4282      	cmp	r2, r0
 8006296:	4619      	mov	r1, r3
 8006298:	f0c0 80d9 	bcc.w	800644e <_vfprintf_r+0x776>
 800629c:	9a03      	ldr	r2, [sp, #12]
 800629e:	ab1b      	add	r3, sp, #108	; 0x6c
 80062a0:	1acb      	subs	r3, r1, r3
 80062a2:	2a01      	cmp	r2, #1
 80062a4:	9310      	str	r3, [sp, #64]	; 0x40
 80062a6:	eb03 0a02 	add.w	sl, r3, r2
 80062aa:	dc03      	bgt.n	80062b4 <_vfprintf_r+0x5dc>
 80062ac:	f015 0301 	ands.w	r3, r5, #1
 80062b0:	9308      	str	r3, [sp, #32]
 80062b2:	d003      	beq.n	80062bc <_vfprintf_r+0x5e4>
 80062b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b6:	449a      	add	sl, r3
 80062b8:	2300      	movs	r3, #0
 80062ba:	9308      	str	r3, [sp, #32]
 80062bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062be:	b113      	cbz	r3, 80062c6 <_vfprintf_r+0x5ee>
 80062c0:	232d      	movs	r3, #45	; 0x2d
 80062c2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80062c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80062c8:	2600      	movs	r6, #0
 80062ca:	4556      	cmp	r6, sl
 80062cc:	4633      	mov	r3, r6
 80062ce:	bfb8      	it	lt
 80062d0:	4653      	movlt	r3, sl
 80062d2:	930c      	str	r3, [sp, #48]	; 0x30
 80062d4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80062d8:	b113      	cbz	r3, 80062e0 <_vfprintf_r+0x608>
 80062da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062dc:	3301      	adds	r3, #1
 80062de:	930c      	str	r3, [sp, #48]	; 0x30
 80062e0:	f015 0302 	ands.w	r3, r5, #2
 80062e4:	9314      	str	r3, [sp, #80]	; 0x50
 80062e6:	bf1e      	ittt	ne
 80062e8:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 80062ea:	3302      	addne	r3, #2
 80062ec:	930c      	strne	r3, [sp, #48]	; 0x30
 80062ee:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80062f2:	9315      	str	r3, [sp, #84]	; 0x54
 80062f4:	d114      	bne.n	8006320 <_vfprintf_r+0x648>
 80062f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062fa:	1a9f      	subs	r7, r3, r2
 80062fc:	2f00      	cmp	r7, #0
 80062fe:	dd0f      	ble.n	8006320 <_vfprintf_r+0x648>
 8006300:	4ba8      	ldr	r3, [pc, #672]	; (80065a4 <_vfprintf_r+0x8cc>)
 8006302:	6023      	str	r3, [r4, #0]
 8006304:	2f10      	cmp	r7, #16
 8006306:	f300 81d3 	bgt.w	80066b0 <_vfprintf_r+0x9d8>
 800630a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800630c:	6067      	str	r7, [r4, #4]
 800630e:	441f      	add	r7, r3
 8006310:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006312:	9721      	str	r7, [sp, #132]	; 0x84
 8006314:	3301      	adds	r3, #1
 8006316:	2b07      	cmp	r3, #7
 8006318:	9320      	str	r3, [sp, #128]	; 0x80
 800631a:	f300 81e0 	bgt.w	80066de <_vfprintf_r+0xa06>
 800631e:	3408      	adds	r4, #8
 8006320:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8006324:	b173      	cbz	r3, 8006344 <_vfprintf_r+0x66c>
 8006326:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800632a:	6023      	str	r3, [r4, #0]
 800632c:	2301      	movs	r3, #1
 800632e:	6063      	str	r3, [r4, #4]
 8006330:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006332:	3301      	adds	r3, #1
 8006334:	9321      	str	r3, [sp, #132]	; 0x84
 8006336:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006338:	3301      	adds	r3, #1
 800633a:	2b07      	cmp	r3, #7
 800633c:	9320      	str	r3, [sp, #128]	; 0x80
 800633e:	f300 81d8 	bgt.w	80066f2 <_vfprintf_r+0xa1a>
 8006342:	3408      	adds	r4, #8
 8006344:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006346:	b16b      	cbz	r3, 8006364 <_vfprintf_r+0x68c>
 8006348:	ab18      	add	r3, sp, #96	; 0x60
 800634a:	6023      	str	r3, [r4, #0]
 800634c:	2302      	movs	r3, #2
 800634e:	6063      	str	r3, [r4, #4]
 8006350:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006352:	3302      	adds	r3, #2
 8006354:	9321      	str	r3, [sp, #132]	; 0x84
 8006356:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006358:	3301      	adds	r3, #1
 800635a:	2b07      	cmp	r3, #7
 800635c:	9320      	str	r3, [sp, #128]	; 0x80
 800635e:	f300 81d2 	bgt.w	8006706 <_vfprintf_r+0xa2e>
 8006362:	3408      	adds	r4, #8
 8006364:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006366:	2b80      	cmp	r3, #128	; 0x80
 8006368:	d114      	bne.n	8006394 <_vfprintf_r+0x6bc>
 800636a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800636c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800636e:	1a9f      	subs	r7, r3, r2
 8006370:	2f00      	cmp	r7, #0
 8006372:	dd0f      	ble.n	8006394 <_vfprintf_r+0x6bc>
 8006374:	4b8c      	ldr	r3, [pc, #560]	; (80065a8 <_vfprintf_r+0x8d0>)
 8006376:	6023      	str	r3, [r4, #0]
 8006378:	2f10      	cmp	r7, #16
 800637a:	f300 81ce 	bgt.w	800671a <_vfprintf_r+0xa42>
 800637e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006380:	6067      	str	r7, [r4, #4]
 8006382:	441f      	add	r7, r3
 8006384:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006386:	9721      	str	r7, [sp, #132]	; 0x84
 8006388:	3301      	adds	r3, #1
 800638a:	2b07      	cmp	r3, #7
 800638c:	9320      	str	r3, [sp, #128]	; 0x80
 800638e:	f300 81dd 	bgt.w	800674c <_vfprintf_r+0xa74>
 8006392:	3408      	adds	r4, #8
 8006394:	eba6 060a 	sub.w	r6, r6, sl
 8006398:	2e00      	cmp	r6, #0
 800639a:	dd0f      	ble.n	80063bc <_vfprintf_r+0x6e4>
 800639c:	4f82      	ldr	r7, [pc, #520]	; (80065a8 <_vfprintf_r+0x8d0>)
 800639e:	6027      	str	r7, [r4, #0]
 80063a0:	2e10      	cmp	r6, #16
 80063a2:	f300 81dd 	bgt.w	8006760 <_vfprintf_r+0xa88>
 80063a6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063a8:	9821      	ldr	r0, [sp, #132]	; 0x84
 80063aa:	6066      	str	r6, [r4, #4]
 80063ac:	3301      	adds	r3, #1
 80063ae:	4406      	add	r6, r0
 80063b0:	2b07      	cmp	r3, #7
 80063b2:	9621      	str	r6, [sp, #132]	; 0x84
 80063b4:	9320      	str	r3, [sp, #128]	; 0x80
 80063b6:	f300 81ea 	bgt.w	800678e <_vfprintf_r+0xab6>
 80063ba:	3408      	adds	r4, #8
 80063bc:	05e9      	lsls	r1, r5, #23
 80063be:	f100 81f0 	bmi.w	80067a2 <_vfprintf_r+0xaca>
 80063c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063c4:	e884 0600 	stmia.w	r4, {r9, sl}
 80063c8:	4453      	add	r3, sl
 80063ca:	9321      	str	r3, [sp, #132]	; 0x84
 80063cc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80063ce:	3301      	adds	r3, #1
 80063d0:	2b07      	cmp	r3, #7
 80063d2:	9320      	str	r3, [sp, #128]	; 0x80
 80063d4:	f340 841b 	ble.w	8006c0e <_vfprintf_r+0xf36>
 80063d8:	aa1f      	add	r2, sp, #124	; 0x7c
 80063da:	4641      	mov	r1, r8
 80063dc:	4658      	mov	r0, fp
 80063de:	f002 fc66 	bl	8008cae <__sprint_r>
 80063e2:	2800      	cmp	r0, #0
 80063e4:	f040 8433 	bne.w	8006c4e <_vfprintf_r+0xf76>
 80063e8:	ac2c      	add	r4, sp, #176	; 0xb0
 80063ea:	0768      	lsls	r0, r5, #29
 80063ec:	f100 8412 	bmi.w	8006c14 <_vfprintf_r+0xf3c>
 80063f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80063f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80063f6:	428a      	cmp	r2, r1
 80063f8:	bfac      	ite	ge
 80063fa:	189b      	addge	r3, r3, r2
 80063fc:	185b      	addlt	r3, r3, r1
 80063fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006400:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006402:	b13b      	cbz	r3, 8006414 <_vfprintf_r+0x73c>
 8006404:	aa1f      	add	r2, sp, #124	; 0x7c
 8006406:	4641      	mov	r1, r8
 8006408:	4658      	mov	r0, fp
 800640a:	f002 fc50 	bl	8008cae <__sprint_r>
 800640e:	2800      	cmp	r0, #0
 8006410:	f040 841d 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006414:	2300      	movs	r3, #0
 8006416:	9320      	str	r3, [sp, #128]	; 0x80
 8006418:	9f04      	ldr	r7, [sp, #16]
 800641a:	ac2c      	add	r4, sp, #176	; 0xb0
 800641c:	e4e9      	b.n	8005df2 <_vfprintf_r+0x11a>
 800641e:	9b02      	ldr	r3, [sp, #8]
 8006420:	2b65      	cmp	r3, #101	; 0x65
 8006422:	f77f af0d 	ble.w	8006240 <_vfprintf_r+0x568>
 8006426:	9b02      	ldr	r3, [sp, #8]
 8006428:	2b66      	cmp	r3, #102	; 0x66
 800642a:	d125      	bne.n	8006478 <_vfprintf_r+0x7a0>
 800642c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800642e:	2b00      	cmp	r3, #0
 8006430:	dd1a      	ble.n	8006468 <_vfprintf_r+0x790>
 8006432:	f1ba 0f00 	cmp.w	sl, #0
 8006436:	d101      	bne.n	800643c <_vfprintf_r+0x764>
 8006438:	07ee      	lsls	r6, r5, #31
 800643a:	d502      	bpl.n	8006442 <_vfprintf_r+0x76a>
 800643c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800643e:	4413      	add	r3, r2
 8006440:	4453      	add	r3, sl
 8006442:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006444:	9208      	str	r2, [sp, #32]
 8006446:	469a      	mov	sl, r3
 8006448:	e738      	b.n	80062bc <_vfprintf_r+0x5e4>
 800644a:	460a      	mov	r2, r1
 800644c:	e70d      	b.n	800626a <_vfprintf_r+0x592>
 800644e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006452:	f803 1b01 	strb.w	r1, [r3], #1
 8006456:	e71d      	b.n	8006294 <_vfprintf_r+0x5bc>
 8006458:	2230      	movs	r2, #48	; 0x30
 800645a:	4413      	add	r3, r2
 800645c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006460:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006464:	a91c      	add	r1, sp, #112	; 0x70
 8006466:	e719      	b.n	800629c <_vfprintf_r+0x5c4>
 8006468:	f1ba 0f00 	cmp.w	sl, #0
 800646c:	d101      	bne.n	8006472 <_vfprintf_r+0x79a>
 800646e:	07ed      	lsls	r5, r5, #31
 8006470:	d515      	bpl.n	800649e <_vfprintf_r+0x7c6>
 8006472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006474:	3301      	adds	r3, #1
 8006476:	e7e3      	b.n	8006440 <_vfprintf_r+0x768>
 8006478:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800647a:	9b03      	ldr	r3, [sp, #12]
 800647c:	429a      	cmp	r2, r3
 800647e:	db06      	blt.n	800648e <_vfprintf_r+0x7b6>
 8006480:	07e8      	lsls	r0, r5, #31
 8006482:	d50e      	bpl.n	80064a2 <_vfprintf_r+0x7ca>
 8006484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006486:	4413      	add	r3, r2
 8006488:	2267      	movs	r2, #103	; 0x67
 800648a:	9202      	str	r2, [sp, #8]
 800648c:	e7d9      	b.n	8006442 <_vfprintf_r+0x76a>
 800648e:	9b03      	ldr	r3, [sp, #12]
 8006490:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006492:	2a00      	cmp	r2, #0
 8006494:	440b      	add	r3, r1
 8006496:	dcf7      	bgt.n	8006488 <_vfprintf_r+0x7b0>
 8006498:	f1c2 0201 	rsb	r2, r2, #1
 800649c:	e7f3      	b.n	8006486 <_vfprintf_r+0x7ae>
 800649e:	2301      	movs	r3, #1
 80064a0:	e7cf      	b.n	8006442 <_vfprintf_r+0x76a>
 80064a2:	4613      	mov	r3, r2
 80064a4:	e7f0      	b.n	8006488 <_vfprintf_r+0x7b0>
 80064a6:	b10b      	cbz	r3, 80064ac <_vfprintf_r+0x7d4>
 80064a8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80064ac:	f015 0f20 	tst.w	r5, #32
 80064b0:	f107 0304 	add.w	r3, r7, #4
 80064b4:	d008      	beq.n	80064c8 <_vfprintf_r+0x7f0>
 80064b6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80064b8:	683a      	ldr	r2, [r7, #0]
 80064ba:	17ce      	asrs	r6, r1, #31
 80064bc:	4608      	mov	r0, r1
 80064be:	4631      	mov	r1, r6
 80064c0:	e9c2 0100 	strd	r0, r1, [r2]
 80064c4:	461f      	mov	r7, r3
 80064c6:	e494      	b.n	8005df2 <_vfprintf_r+0x11a>
 80064c8:	06e9      	lsls	r1, r5, #27
 80064ca:	d503      	bpl.n	80064d4 <_vfprintf_r+0x7fc>
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 80064d0:	6011      	str	r1, [r2, #0]
 80064d2:	e7f7      	b.n	80064c4 <_vfprintf_r+0x7ec>
 80064d4:	066a      	lsls	r2, r5, #25
 80064d6:	d5f9      	bpl.n	80064cc <_vfprintf_r+0x7f4>
 80064d8:	683a      	ldr	r2, [r7, #0]
 80064da:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80064de:	8011      	strh	r1, [r2, #0]
 80064e0:	e7f0      	b.n	80064c4 <_vfprintf_r+0x7ec>
 80064e2:	f045 0510 	orr.w	r5, r5, #16
 80064e6:	f015 0320 	ands.w	r3, r5, #32
 80064ea:	d022      	beq.n	8006532 <_vfprintf_r+0x85a>
 80064ec:	3707      	adds	r7, #7
 80064ee:	f027 0707 	bic.w	r7, r7, #7
 80064f2:	f107 0308 	add.w	r3, r7, #8
 80064f6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80064fa:	9304      	str	r3, [sp, #16]
 80064fc:	2300      	movs	r3, #0
 80064fe:	2200      	movs	r2, #0
 8006500:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006504:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006508:	f000 83e8 	beq.w	8006cdc <_vfprintf_r+0x1004>
 800650c:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8006510:	9208      	str	r2, [sp, #32]
 8006512:	ea56 0207 	orrs.w	r2, r6, r7
 8006516:	f040 83e6 	bne.w	8006ce6 <_vfprintf_r+0x100e>
 800651a:	f1ba 0f00 	cmp.w	sl, #0
 800651e:	f000 80a9 	beq.w	8006674 <_vfprintf_r+0x99c>
 8006522:	2b01      	cmp	r3, #1
 8006524:	d075      	beq.n	8006612 <_vfprintf_r+0x93a>
 8006526:	2b02      	cmp	r3, #2
 8006528:	f000 8090 	beq.w	800664c <_vfprintf_r+0x974>
 800652c:	2600      	movs	r6, #0
 800652e:	2700      	movs	r7, #0
 8006530:	e3df      	b.n	8006cf2 <_vfprintf_r+0x101a>
 8006532:	1d3a      	adds	r2, r7, #4
 8006534:	f015 0110 	ands.w	r1, r5, #16
 8006538:	9204      	str	r2, [sp, #16]
 800653a:	d002      	beq.n	8006542 <_vfprintf_r+0x86a>
 800653c:	683e      	ldr	r6, [r7, #0]
 800653e:	2700      	movs	r7, #0
 8006540:	e7dd      	b.n	80064fe <_vfprintf_r+0x826>
 8006542:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8006546:	d0f9      	beq.n	800653c <_vfprintf_r+0x864>
 8006548:	883e      	ldrh	r6, [r7, #0]
 800654a:	2700      	movs	r7, #0
 800654c:	e7d6      	b.n	80064fc <_vfprintf_r+0x824>
 800654e:	1d3b      	adds	r3, r7, #4
 8006550:	9304      	str	r3, [sp, #16]
 8006552:	2330      	movs	r3, #48	; 0x30
 8006554:	2278      	movs	r2, #120	; 0x78
 8006556:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800655a:	4b14      	ldr	r3, [pc, #80]	; (80065ac <_vfprintf_r+0x8d4>)
 800655c:	683e      	ldr	r6, [r7, #0]
 800655e:	9311      	str	r3, [sp, #68]	; 0x44
 8006560:	2700      	movs	r7, #0
 8006562:	f045 0502 	orr.w	r5, r5, #2
 8006566:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800656a:	2302      	movs	r3, #2
 800656c:	9202      	str	r2, [sp, #8]
 800656e:	e7c6      	b.n	80064fe <_vfprintf_r+0x826>
 8006570:	1d3b      	adds	r3, r7, #4
 8006572:	2600      	movs	r6, #0
 8006574:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006578:	9304      	str	r3, [sp, #16]
 800657a:	f8d7 9000 	ldr.w	r9, [r7]
 800657e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006582:	d00a      	beq.n	800659a <_vfprintf_r+0x8c2>
 8006584:	4652      	mov	r2, sl
 8006586:	4631      	mov	r1, r6
 8006588:	4648      	mov	r0, r9
 800658a:	f7f9 fe41 	bl	8000210 <memchr>
 800658e:	2800      	cmp	r0, #0
 8006590:	f000 808c 	beq.w	80066ac <_vfprintf_r+0x9d4>
 8006594:	eba0 0a09 	sub.w	sl, r0, r9
 8006598:	e5cb      	b.n	8006132 <_vfprintf_r+0x45a>
 800659a:	4648      	mov	r0, r9
 800659c:	f7f9 fe88 	bl	80002b0 <strlen>
 80065a0:	4682      	mov	sl, r0
 80065a2:	e5c6      	b.n	8006132 <_vfprintf_r+0x45a>
 80065a4:	0800987c 	.word	0x0800987c
 80065a8:	0800988c 	.word	0x0800988c
 80065ac:	08009869 	.word	0x08009869
 80065b0:	f045 0510 	orr.w	r5, r5, #16
 80065b4:	06ae      	lsls	r6, r5, #26
 80065b6:	d509      	bpl.n	80065cc <_vfprintf_r+0x8f4>
 80065b8:	3707      	adds	r7, #7
 80065ba:	f027 0707 	bic.w	r7, r7, #7
 80065be:	f107 0308 	add.w	r3, r7, #8
 80065c2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80065c6:	9304      	str	r3, [sp, #16]
 80065c8:	2301      	movs	r3, #1
 80065ca:	e798      	b.n	80064fe <_vfprintf_r+0x826>
 80065cc:	1d3b      	adds	r3, r7, #4
 80065ce:	f015 0f10 	tst.w	r5, #16
 80065d2:	9304      	str	r3, [sp, #16]
 80065d4:	d001      	beq.n	80065da <_vfprintf_r+0x902>
 80065d6:	683e      	ldr	r6, [r7, #0]
 80065d8:	e002      	b.n	80065e0 <_vfprintf_r+0x908>
 80065da:	0668      	lsls	r0, r5, #25
 80065dc:	d5fb      	bpl.n	80065d6 <_vfprintf_r+0x8fe>
 80065de:	883e      	ldrh	r6, [r7, #0]
 80065e0:	2700      	movs	r7, #0
 80065e2:	e7f1      	b.n	80065c8 <_vfprintf_r+0x8f0>
 80065e4:	b10b      	cbz	r3, 80065ea <_vfprintf_r+0x912>
 80065e6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80065ea:	4ba2      	ldr	r3, [pc, #648]	; (8006874 <_vfprintf_r+0xb9c>)
 80065ec:	e4ca      	b.n	8005f84 <_vfprintf_r+0x2ac>
 80065ee:	1d3b      	adds	r3, r7, #4
 80065f0:	f015 0f10 	tst.w	r5, #16
 80065f4:	9304      	str	r3, [sp, #16]
 80065f6:	d001      	beq.n	80065fc <_vfprintf_r+0x924>
 80065f8:	683e      	ldr	r6, [r7, #0]
 80065fa:	e002      	b.n	8006602 <_vfprintf_r+0x92a>
 80065fc:	066a      	lsls	r2, r5, #25
 80065fe:	d5fb      	bpl.n	80065f8 <_vfprintf_r+0x920>
 8006600:	883e      	ldrh	r6, [r7, #0]
 8006602:	2700      	movs	r7, #0
 8006604:	e4ca      	b.n	8005f9c <_vfprintf_r+0x2c4>
 8006606:	464b      	mov	r3, r9
 8006608:	e374      	b.n	8006cf4 <_vfprintf_r+0x101c>
 800660a:	2f00      	cmp	r7, #0
 800660c:	bf08      	it	eq
 800660e:	2e0a      	cmpeq	r6, #10
 8006610:	d205      	bcs.n	800661e <_vfprintf_r+0x946>
 8006612:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8006616:	3630      	adds	r6, #48	; 0x30
 8006618:	f809 6d41 	strb.w	r6, [r9, #-65]!
 800661c:	e385      	b.n	8006d2a <_vfprintf_r+0x1052>
 800661e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006622:	4630      	mov	r0, r6
 8006624:	4639      	mov	r1, r7
 8006626:	220a      	movs	r2, #10
 8006628:	2300      	movs	r3, #0
 800662a:	f7fa fad9 	bl	8000be0 <__aeabi_uldivmod>
 800662e:	3230      	adds	r2, #48	; 0x30
 8006630:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8006634:	2300      	movs	r3, #0
 8006636:	4630      	mov	r0, r6
 8006638:	4639      	mov	r1, r7
 800663a:	220a      	movs	r2, #10
 800663c:	f7fa fad0 	bl	8000be0 <__aeabi_uldivmod>
 8006640:	4606      	mov	r6, r0
 8006642:	460f      	mov	r7, r1
 8006644:	ea56 0307 	orrs.w	r3, r6, r7
 8006648:	d1eb      	bne.n	8006622 <_vfprintf_r+0x94a>
 800664a:	e36e      	b.n	8006d2a <_vfprintf_r+0x1052>
 800664c:	2600      	movs	r6, #0
 800664e:	2700      	movs	r7, #0
 8006650:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006654:	f006 030f 	and.w	r3, r6, #15
 8006658:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800665a:	5cd3      	ldrb	r3, [r2, r3]
 800665c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8006660:	0933      	lsrs	r3, r6, #4
 8006662:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006666:	093a      	lsrs	r2, r7, #4
 8006668:	461e      	mov	r6, r3
 800666a:	4617      	mov	r7, r2
 800666c:	ea56 0307 	orrs.w	r3, r6, r7
 8006670:	d1f0      	bne.n	8006654 <_vfprintf_r+0x97c>
 8006672:	e35a      	b.n	8006d2a <_vfprintf_r+0x1052>
 8006674:	b93b      	cbnz	r3, 8006686 <_vfprintf_r+0x9ae>
 8006676:	07e8      	lsls	r0, r5, #31
 8006678:	d505      	bpl.n	8006686 <_vfprintf_r+0x9ae>
 800667a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800667e:	2330      	movs	r3, #48	; 0x30
 8006680:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8006684:	e351      	b.n	8006d2a <_vfprintf_r+0x1052>
 8006686:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800668a:	e34e      	b.n	8006d2a <_vfprintf_r+0x1052>
 800668c:	b10b      	cbz	r3, 8006692 <_vfprintf_r+0x9ba>
 800668e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8006692:	9b02      	ldr	r3, [sp, #8]
 8006694:	2b00      	cmp	r3, #0
 8006696:	f000 8302 	beq.w	8006c9e <_vfprintf_r+0xfc6>
 800669a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800669e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80066a2:	2600      	movs	r6, #0
 80066a4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80066a8:	9704      	str	r7, [sp, #16]
 80066aa:	e4e9      	b.n	8006080 <_vfprintf_r+0x3a8>
 80066ac:	4606      	mov	r6, r0
 80066ae:	e540      	b.n	8006132 <_vfprintf_r+0x45a>
 80066b0:	2310      	movs	r3, #16
 80066b2:	6063      	str	r3, [r4, #4]
 80066b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066b6:	3310      	adds	r3, #16
 80066b8:	9321      	str	r3, [sp, #132]	; 0x84
 80066ba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066bc:	3301      	adds	r3, #1
 80066be:	2b07      	cmp	r3, #7
 80066c0:	9320      	str	r3, [sp, #128]	; 0x80
 80066c2:	dc02      	bgt.n	80066ca <_vfprintf_r+0x9f2>
 80066c4:	3408      	adds	r4, #8
 80066c6:	3f10      	subs	r7, #16
 80066c8:	e61a      	b.n	8006300 <_vfprintf_r+0x628>
 80066ca:	aa1f      	add	r2, sp, #124	; 0x7c
 80066cc:	4641      	mov	r1, r8
 80066ce:	4658      	mov	r0, fp
 80066d0:	f002 faed 	bl	8008cae <__sprint_r>
 80066d4:	2800      	cmp	r0, #0
 80066d6:	f040 82ba 	bne.w	8006c4e <_vfprintf_r+0xf76>
 80066da:	ac2c      	add	r4, sp, #176	; 0xb0
 80066dc:	e7f3      	b.n	80066c6 <_vfprintf_r+0x9ee>
 80066de:	aa1f      	add	r2, sp, #124	; 0x7c
 80066e0:	4641      	mov	r1, r8
 80066e2:	4658      	mov	r0, fp
 80066e4:	f002 fae3 	bl	8008cae <__sprint_r>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	f040 82b0 	bne.w	8006c4e <_vfprintf_r+0xf76>
 80066ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80066f0:	e616      	b.n	8006320 <_vfprintf_r+0x648>
 80066f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80066f4:	4641      	mov	r1, r8
 80066f6:	4658      	mov	r0, fp
 80066f8:	f002 fad9 	bl	8008cae <__sprint_r>
 80066fc:	2800      	cmp	r0, #0
 80066fe:	f040 82a6 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006702:	ac2c      	add	r4, sp, #176	; 0xb0
 8006704:	e61e      	b.n	8006344 <_vfprintf_r+0x66c>
 8006706:	aa1f      	add	r2, sp, #124	; 0x7c
 8006708:	4641      	mov	r1, r8
 800670a:	4658      	mov	r0, fp
 800670c:	f002 facf 	bl	8008cae <__sprint_r>
 8006710:	2800      	cmp	r0, #0
 8006712:	f040 829c 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006716:	ac2c      	add	r4, sp, #176	; 0xb0
 8006718:	e624      	b.n	8006364 <_vfprintf_r+0x68c>
 800671a:	2210      	movs	r2, #16
 800671c:	6062      	str	r2, [r4, #4]
 800671e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006720:	3210      	adds	r2, #16
 8006722:	9221      	str	r2, [sp, #132]	; 0x84
 8006724:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006726:	3201      	adds	r2, #1
 8006728:	2a07      	cmp	r2, #7
 800672a:	9220      	str	r2, [sp, #128]	; 0x80
 800672c:	dc02      	bgt.n	8006734 <_vfprintf_r+0xa5c>
 800672e:	3408      	adds	r4, #8
 8006730:	3f10      	subs	r7, #16
 8006732:	e620      	b.n	8006376 <_vfprintf_r+0x69e>
 8006734:	aa1f      	add	r2, sp, #124	; 0x7c
 8006736:	4641      	mov	r1, r8
 8006738:	4658      	mov	r0, fp
 800673a:	9314      	str	r3, [sp, #80]	; 0x50
 800673c:	f002 fab7 	bl	8008cae <__sprint_r>
 8006740:	2800      	cmp	r0, #0
 8006742:	f040 8284 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006746:	ac2c      	add	r4, sp, #176	; 0xb0
 8006748:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800674a:	e7f1      	b.n	8006730 <_vfprintf_r+0xa58>
 800674c:	aa1f      	add	r2, sp, #124	; 0x7c
 800674e:	4641      	mov	r1, r8
 8006750:	4658      	mov	r0, fp
 8006752:	f002 faac 	bl	8008cae <__sprint_r>
 8006756:	2800      	cmp	r0, #0
 8006758:	f040 8279 	bne.w	8006c4e <_vfprintf_r+0xf76>
 800675c:	ac2c      	add	r4, sp, #176	; 0xb0
 800675e:	e619      	b.n	8006394 <_vfprintf_r+0x6bc>
 8006760:	2310      	movs	r3, #16
 8006762:	6063      	str	r3, [r4, #4]
 8006764:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006766:	3310      	adds	r3, #16
 8006768:	9321      	str	r3, [sp, #132]	; 0x84
 800676a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800676c:	3301      	adds	r3, #1
 800676e:	2b07      	cmp	r3, #7
 8006770:	9320      	str	r3, [sp, #128]	; 0x80
 8006772:	dc02      	bgt.n	800677a <_vfprintf_r+0xaa2>
 8006774:	3408      	adds	r4, #8
 8006776:	3e10      	subs	r6, #16
 8006778:	e611      	b.n	800639e <_vfprintf_r+0x6c6>
 800677a:	aa1f      	add	r2, sp, #124	; 0x7c
 800677c:	4641      	mov	r1, r8
 800677e:	4658      	mov	r0, fp
 8006780:	f002 fa95 	bl	8008cae <__sprint_r>
 8006784:	2800      	cmp	r0, #0
 8006786:	f040 8262 	bne.w	8006c4e <_vfprintf_r+0xf76>
 800678a:	ac2c      	add	r4, sp, #176	; 0xb0
 800678c:	e7f3      	b.n	8006776 <_vfprintf_r+0xa9e>
 800678e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006790:	4641      	mov	r1, r8
 8006792:	4658      	mov	r0, fp
 8006794:	f002 fa8b 	bl	8008cae <__sprint_r>
 8006798:	2800      	cmp	r0, #0
 800679a:	f040 8258 	bne.w	8006c4e <_vfprintf_r+0xf76>
 800679e:	ac2c      	add	r4, sp, #176	; 0xb0
 80067a0:	e60c      	b.n	80063bc <_vfprintf_r+0x6e4>
 80067a2:	9b02      	ldr	r3, [sp, #8]
 80067a4:	2b65      	cmp	r3, #101	; 0x65
 80067a6:	f340 81ad 	ble.w	8006b04 <_vfprintf_r+0xe2c>
 80067aa:	2200      	movs	r2, #0
 80067ac:	2300      	movs	r3, #0
 80067ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067b2:	f7fa f9a5 	bl	8000b00 <__aeabi_dcmpeq>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d062      	beq.n	8006880 <_vfprintf_r+0xba8>
 80067ba:	4b2f      	ldr	r3, [pc, #188]	; (8006878 <_vfprintf_r+0xba0>)
 80067bc:	6023      	str	r3, [r4, #0]
 80067be:	2301      	movs	r3, #1
 80067c0:	6063      	str	r3, [r4, #4]
 80067c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067c4:	3301      	adds	r3, #1
 80067c6:	9321      	str	r3, [sp, #132]	; 0x84
 80067c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067ca:	3301      	adds	r3, #1
 80067cc:	2b07      	cmp	r3, #7
 80067ce:	9320      	str	r3, [sp, #128]	; 0x80
 80067d0:	dc25      	bgt.n	800681e <_vfprintf_r+0xb46>
 80067d2:	3408      	adds	r4, #8
 80067d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80067d6:	9a03      	ldr	r2, [sp, #12]
 80067d8:	4293      	cmp	r3, r2
 80067da:	db02      	blt.n	80067e2 <_vfprintf_r+0xb0a>
 80067dc:	07ea      	lsls	r2, r5, #31
 80067de:	f57f ae04 	bpl.w	80063ea <_vfprintf_r+0x712>
 80067e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067e8:	6063      	str	r3, [r4, #4]
 80067ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067ee:	4413      	add	r3, r2
 80067f0:	9321      	str	r3, [sp, #132]	; 0x84
 80067f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067f4:	3301      	adds	r3, #1
 80067f6:	2b07      	cmp	r3, #7
 80067f8:	9320      	str	r3, [sp, #128]	; 0x80
 80067fa:	dc1a      	bgt.n	8006832 <_vfprintf_r+0xb5a>
 80067fc:	3408      	adds	r4, #8
 80067fe:	9b03      	ldr	r3, [sp, #12]
 8006800:	1e5e      	subs	r6, r3, #1
 8006802:	2e00      	cmp	r6, #0
 8006804:	f77f adf1 	ble.w	80063ea <_vfprintf_r+0x712>
 8006808:	4f1c      	ldr	r7, [pc, #112]	; (800687c <_vfprintf_r+0xba4>)
 800680a:	f04f 0910 	mov.w	r9, #16
 800680e:	2e10      	cmp	r6, #16
 8006810:	6027      	str	r7, [r4, #0]
 8006812:	dc18      	bgt.n	8006846 <_vfprintf_r+0xb6e>
 8006814:	6066      	str	r6, [r4, #4]
 8006816:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006818:	441e      	add	r6, r3
 800681a:	9621      	str	r6, [sp, #132]	; 0x84
 800681c:	e5d6      	b.n	80063cc <_vfprintf_r+0x6f4>
 800681e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006820:	4641      	mov	r1, r8
 8006822:	4658      	mov	r0, fp
 8006824:	f002 fa43 	bl	8008cae <__sprint_r>
 8006828:	2800      	cmp	r0, #0
 800682a:	f040 8210 	bne.w	8006c4e <_vfprintf_r+0xf76>
 800682e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006830:	e7d0      	b.n	80067d4 <_vfprintf_r+0xafc>
 8006832:	aa1f      	add	r2, sp, #124	; 0x7c
 8006834:	4641      	mov	r1, r8
 8006836:	4658      	mov	r0, fp
 8006838:	f002 fa39 	bl	8008cae <__sprint_r>
 800683c:	2800      	cmp	r0, #0
 800683e:	f040 8206 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006842:	ac2c      	add	r4, sp, #176	; 0xb0
 8006844:	e7db      	b.n	80067fe <_vfprintf_r+0xb26>
 8006846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006848:	f8c4 9004 	str.w	r9, [r4, #4]
 800684c:	3310      	adds	r3, #16
 800684e:	9321      	str	r3, [sp, #132]	; 0x84
 8006850:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006852:	3301      	adds	r3, #1
 8006854:	2b07      	cmp	r3, #7
 8006856:	9320      	str	r3, [sp, #128]	; 0x80
 8006858:	dc02      	bgt.n	8006860 <_vfprintf_r+0xb88>
 800685a:	3408      	adds	r4, #8
 800685c:	3e10      	subs	r6, #16
 800685e:	e7d6      	b.n	800680e <_vfprintf_r+0xb36>
 8006860:	aa1f      	add	r2, sp, #124	; 0x7c
 8006862:	4641      	mov	r1, r8
 8006864:	4658      	mov	r0, fp
 8006866:	f002 fa22 	bl	8008cae <__sprint_r>
 800686a:	2800      	cmp	r0, #0
 800686c:	f040 81ef 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006870:	ac2c      	add	r4, sp, #176	; 0xb0
 8006872:	e7f3      	b.n	800685c <_vfprintf_r+0xb84>
 8006874:	08009869 	.word	0x08009869
 8006878:	0800987a 	.word	0x0800987a
 800687c:	0800988c 	.word	0x0800988c
 8006880:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006882:	2b00      	cmp	r3, #0
 8006884:	dc7a      	bgt.n	800697c <_vfprintf_r+0xca4>
 8006886:	4b9d      	ldr	r3, [pc, #628]	; (8006afc <_vfprintf_r+0xe24>)
 8006888:	6023      	str	r3, [r4, #0]
 800688a:	2301      	movs	r3, #1
 800688c:	6063      	str	r3, [r4, #4]
 800688e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006890:	3301      	adds	r3, #1
 8006892:	9321      	str	r3, [sp, #132]	; 0x84
 8006894:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006896:	3301      	adds	r3, #1
 8006898:	2b07      	cmp	r3, #7
 800689a:	9320      	str	r3, [sp, #128]	; 0x80
 800689c:	dc44      	bgt.n	8006928 <_vfprintf_r+0xc50>
 800689e:	3408      	adds	r4, #8
 80068a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068a2:	b923      	cbnz	r3, 80068ae <_vfprintf_r+0xbd6>
 80068a4:	9b03      	ldr	r3, [sp, #12]
 80068a6:	b913      	cbnz	r3, 80068ae <_vfprintf_r+0xbd6>
 80068a8:	07eb      	lsls	r3, r5, #31
 80068aa:	f57f ad9e 	bpl.w	80063ea <_vfprintf_r+0x712>
 80068ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068b0:	6023      	str	r3, [r4, #0]
 80068b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b4:	6063      	str	r3, [r4, #4]
 80068b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80068b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068ba:	4413      	add	r3, r2
 80068bc:	9321      	str	r3, [sp, #132]	; 0x84
 80068be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068c0:	3301      	adds	r3, #1
 80068c2:	2b07      	cmp	r3, #7
 80068c4:	9320      	str	r3, [sp, #128]	; 0x80
 80068c6:	dc39      	bgt.n	800693c <_vfprintf_r+0xc64>
 80068c8:	f104 0308 	add.w	r3, r4, #8
 80068cc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80068ce:	2e00      	cmp	r6, #0
 80068d0:	da19      	bge.n	8006906 <_vfprintf_r+0xc2e>
 80068d2:	4f8b      	ldr	r7, [pc, #556]	; (8006b00 <_vfprintf_r+0xe28>)
 80068d4:	4276      	negs	r6, r6
 80068d6:	2410      	movs	r4, #16
 80068d8:	2e10      	cmp	r6, #16
 80068da:	601f      	str	r7, [r3, #0]
 80068dc:	dc38      	bgt.n	8006950 <_vfprintf_r+0xc78>
 80068de:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80068e0:	605e      	str	r6, [r3, #4]
 80068e2:	4416      	add	r6, r2
 80068e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80068e6:	9621      	str	r6, [sp, #132]	; 0x84
 80068e8:	3201      	adds	r2, #1
 80068ea:	2a07      	cmp	r2, #7
 80068ec:	f103 0308 	add.w	r3, r3, #8
 80068f0:	9220      	str	r2, [sp, #128]	; 0x80
 80068f2:	dd08      	ble.n	8006906 <_vfprintf_r+0xc2e>
 80068f4:	aa1f      	add	r2, sp, #124	; 0x7c
 80068f6:	4641      	mov	r1, r8
 80068f8:	4658      	mov	r0, fp
 80068fa:	f002 f9d8 	bl	8008cae <__sprint_r>
 80068fe:	2800      	cmp	r0, #0
 8006900:	f040 81a5 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006904:	ab2c      	add	r3, sp, #176	; 0xb0
 8006906:	9a03      	ldr	r2, [sp, #12]
 8006908:	605a      	str	r2, [r3, #4]
 800690a:	9903      	ldr	r1, [sp, #12]
 800690c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800690e:	f8c3 9000 	str.w	r9, [r3]
 8006912:	440a      	add	r2, r1
 8006914:	9221      	str	r2, [sp, #132]	; 0x84
 8006916:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006918:	3201      	adds	r2, #1
 800691a:	2a07      	cmp	r2, #7
 800691c:	9220      	str	r2, [sp, #128]	; 0x80
 800691e:	f73f ad5b 	bgt.w	80063d8 <_vfprintf_r+0x700>
 8006922:	f103 0408 	add.w	r4, r3, #8
 8006926:	e560      	b.n	80063ea <_vfprintf_r+0x712>
 8006928:	aa1f      	add	r2, sp, #124	; 0x7c
 800692a:	4641      	mov	r1, r8
 800692c:	4658      	mov	r0, fp
 800692e:	f002 f9be 	bl	8008cae <__sprint_r>
 8006932:	2800      	cmp	r0, #0
 8006934:	f040 818b 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006938:	ac2c      	add	r4, sp, #176	; 0xb0
 800693a:	e7b1      	b.n	80068a0 <_vfprintf_r+0xbc8>
 800693c:	aa1f      	add	r2, sp, #124	; 0x7c
 800693e:	4641      	mov	r1, r8
 8006940:	4658      	mov	r0, fp
 8006942:	f002 f9b4 	bl	8008cae <__sprint_r>
 8006946:	2800      	cmp	r0, #0
 8006948:	f040 8181 	bne.w	8006c4e <_vfprintf_r+0xf76>
 800694c:	ab2c      	add	r3, sp, #176	; 0xb0
 800694e:	e7bd      	b.n	80068cc <_vfprintf_r+0xbf4>
 8006950:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006952:	605c      	str	r4, [r3, #4]
 8006954:	3210      	adds	r2, #16
 8006956:	9221      	str	r2, [sp, #132]	; 0x84
 8006958:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800695a:	3201      	adds	r2, #1
 800695c:	2a07      	cmp	r2, #7
 800695e:	9220      	str	r2, [sp, #128]	; 0x80
 8006960:	dc02      	bgt.n	8006968 <_vfprintf_r+0xc90>
 8006962:	3308      	adds	r3, #8
 8006964:	3e10      	subs	r6, #16
 8006966:	e7b7      	b.n	80068d8 <_vfprintf_r+0xc00>
 8006968:	aa1f      	add	r2, sp, #124	; 0x7c
 800696a:	4641      	mov	r1, r8
 800696c:	4658      	mov	r0, fp
 800696e:	f002 f99e 	bl	8008cae <__sprint_r>
 8006972:	2800      	cmp	r0, #0
 8006974:	f040 816b 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006978:	ab2c      	add	r3, sp, #176	; 0xb0
 800697a:	e7f3      	b.n	8006964 <_vfprintf_r+0xc8c>
 800697c:	9b08      	ldr	r3, [sp, #32]
 800697e:	9a03      	ldr	r2, [sp, #12]
 8006980:	4293      	cmp	r3, r2
 8006982:	bfa8      	it	ge
 8006984:	4613      	movge	r3, r2
 8006986:	2b00      	cmp	r3, #0
 8006988:	461e      	mov	r6, r3
 800698a:	dd0b      	ble.n	80069a4 <_vfprintf_r+0xccc>
 800698c:	6063      	str	r3, [r4, #4]
 800698e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006990:	f8c4 9000 	str.w	r9, [r4]
 8006994:	4433      	add	r3, r6
 8006996:	9321      	str	r3, [sp, #132]	; 0x84
 8006998:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800699a:	3301      	adds	r3, #1
 800699c:	2b07      	cmp	r3, #7
 800699e:	9320      	str	r3, [sp, #128]	; 0x80
 80069a0:	dc62      	bgt.n	8006a68 <_vfprintf_r+0xd90>
 80069a2:	3408      	adds	r4, #8
 80069a4:	9b08      	ldr	r3, [sp, #32]
 80069a6:	2e00      	cmp	r6, #0
 80069a8:	bfa8      	it	ge
 80069aa:	1b9b      	subge	r3, r3, r6
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	461e      	mov	r6, r3
 80069b0:	dd0f      	ble.n	80069d2 <_vfprintf_r+0xcfa>
 80069b2:	4f53      	ldr	r7, [pc, #332]	; (8006b00 <_vfprintf_r+0xe28>)
 80069b4:	f04f 0a10 	mov.w	sl, #16
 80069b8:	2e10      	cmp	r6, #16
 80069ba:	6027      	str	r7, [r4, #0]
 80069bc:	dc5e      	bgt.n	8006a7c <_vfprintf_r+0xda4>
 80069be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069c0:	6066      	str	r6, [r4, #4]
 80069c2:	441e      	add	r6, r3
 80069c4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069c6:	9621      	str	r6, [sp, #132]	; 0x84
 80069c8:	3301      	adds	r3, #1
 80069ca:	2b07      	cmp	r3, #7
 80069cc:	9320      	str	r3, [sp, #128]	; 0x80
 80069ce:	dc6c      	bgt.n	8006aaa <_vfprintf_r+0xdd2>
 80069d0:	3408      	adds	r4, #8
 80069d2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80069d4:	9a03      	ldr	r2, [sp, #12]
 80069d6:	4293      	cmp	r3, r2
 80069d8:	db01      	blt.n	80069de <_vfprintf_r+0xd06>
 80069da:	07ef      	lsls	r7, r5, #31
 80069dc:	d50d      	bpl.n	80069fa <_vfprintf_r+0xd22>
 80069de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069e0:	6023      	str	r3, [r4, #0]
 80069e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069e4:	6063      	str	r3, [r4, #4]
 80069e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069ea:	4413      	add	r3, r2
 80069ec:	9321      	str	r3, [sp, #132]	; 0x84
 80069ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069f0:	3301      	adds	r3, #1
 80069f2:	2b07      	cmp	r3, #7
 80069f4:	9320      	str	r3, [sp, #128]	; 0x80
 80069f6:	dc62      	bgt.n	8006abe <_vfprintf_r+0xde6>
 80069f8:	3408      	adds	r4, #8
 80069fa:	9b03      	ldr	r3, [sp, #12]
 80069fc:	9a08      	ldr	r2, [sp, #32]
 80069fe:	1a9e      	subs	r6, r3, r2
 8006a00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a02:	9a03      	ldr	r2, [sp, #12]
 8006a04:	1ad3      	subs	r3, r2, r3
 8006a06:	429e      	cmp	r6, r3
 8006a08:	bfa8      	it	ge
 8006a0a:	461e      	movge	r6, r3
 8006a0c:	2e00      	cmp	r6, #0
 8006a0e:	dd0c      	ble.n	8006a2a <_vfprintf_r+0xd52>
 8006a10:	9b08      	ldr	r3, [sp, #32]
 8006a12:	444b      	add	r3, r9
 8006a14:	e884 0048 	stmia.w	r4, {r3, r6}
 8006a18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a1a:	4433      	add	r3, r6
 8006a1c:	9321      	str	r3, [sp, #132]	; 0x84
 8006a1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a20:	3301      	adds	r3, #1
 8006a22:	2b07      	cmp	r3, #7
 8006a24:	9320      	str	r3, [sp, #128]	; 0x80
 8006a26:	dc54      	bgt.n	8006ad2 <_vfprintf_r+0xdfa>
 8006a28:	3408      	adds	r4, #8
 8006a2a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006a2c:	9a03      	ldr	r2, [sp, #12]
 8006a2e:	2e00      	cmp	r6, #0
 8006a30:	eba2 0303 	sub.w	r3, r2, r3
 8006a34:	bfac      	ite	ge
 8006a36:	1b9e      	subge	r6, r3, r6
 8006a38:	461e      	movlt	r6, r3
 8006a3a:	2e00      	cmp	r6, #0
 8006a3c:	f77f acd5 	ble.w	80063ea <_vfprintf_r+0x712>
 8006a40:	4f2f      	ldr	r7, [pc, #188]	; (8006b00 <_vfprintf_r+0xe28>)
 8006a42:	f04f 0910 	mov.w	r9, #16
 8006a46:	2e10      	cmp	r6, #16
 8006a48:	6027      	str	r7, [r4, #0]
 8006a4a:	f77f aee3 	ble.w	8006814 <_vfprintf_r+0xb3c>
 8006a4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a50:	f8c4 9004 	str.w	r9, [r4, #4]
 8006a54:	3310      	adds	r3, #16
 8006a56:	9321      	str	r3, [sp, #132]	; 0x84
 8006a58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	2b07      	cmp	r3, #7
 8006a5e:	9320      	str	r3, [sp, #128]	; 0x80
 8006a60:	dc41      	bgt.n	8006ae6 <_vfprintf_r+0xe0e>
 8006a62:	3408      	adds	r4, #8
 8006a64:	3e10      	subs	r6, #16
 8006a66:	e7ee      	b.n	8006a46 <_vfprintf_r+0xd6e>
 8006a68:	aa1f      	add	r2, sp, #124	; 0x7c
 8006a6a:	4641      	mov	r1, r8
 8006a6c:	4658      	mov	r0, fp
 8006a6e:	f002 f91e 	bl	8008cae <__sprint_r>
 8006a72:	2800      	cmp	r0, #0
 8006a74:	f040 80eb 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006a78:	ac2c      	add	r4, sp, #176	; 0xb0
 8006a7a:	e793      	b.n	80069a4 <_vfprintf_r+0xccc>
 8006a7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a7e:	f8c4 a004 	str.w	sl, [r4, #4]
 8006a82:	3310      	adds	r3, #16
 8006a84:	9321      	str	r3, [sp, #132]	; 0x84
 8006a86:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a88:	3301      	adds	r3, #1
 8006a8a:	2b07      	cmp	r3, #7
 8006a8c:	9320      	str	r3, [sp, #128]	; 0x80
 8006a8e:	dc02      	bgt.n	8006a96 <_vfprintf_r+0xdbe>
 8006a90:	3408      	adds	r4, #8
 8006a92:	3e10      	subs	r6, #16
 8006a94:	e790      	b.n	80069b8 <_vfprintf_r+0xce0>
 8006a96:	aa1f      	add	r2, sp, #124	; 0x7c
 8006a98:	4641      	mov	r1, r8
 8006a9a:	4658      	mov	r0, fp
 8006a9c:	f002 f907 	bl	8008cae <__sprint_r>
 8006aa0:	2800      	cmp	r0, #0
 8006aa2:	f040 80d4 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006aa6:	ac2c      	add	r4, sp, #176	; 0xb0
 8006aa8:	e7f3      	b.n	8006a92 <_vfprintf_r+0xdba>
 8006aaa:	aa1f      	add	r2, sp, #124	; 0x7c
 8006aac:	4641      	mov	r1, r8
 8006aae:	4658      	mov	r0, fp
 8006ab0:	f002 f8fd 	bl	8008cae <__sprint_r>
 8006ab4:	2800      	cmp	r0, #0
 8006ab6:	f040 80ca 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006aba:	ac2c      	add	r4, sp, #176	; 0xb0
 8006abc:	e789      	b.n	80069d2 <_vfprintf_r+0xcfa>
 8006abe:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ac0:	4641      	mov	r1, r8
 8006ac2:	4658      	mov	r0, fp
 8006ac4:	f002 f8f3 	bl	8008cae <__sprint_r>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	f040 80c0 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006ace:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ad0:	e793      	b.n	80069fa <_vfprintf_r+0xd22>
 8006ad2:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ad4:	4641      	mov	r1, r8
 8006ad6:	4658      	mov	r0, fp
 8006ad8:	f002 f8e9 	bl	8008cae <__sprint_r>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	f040 80b6 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006ae2:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ae4:	e7a1      	b.n	8006a2a <_vfprintf_r+0xd52>
 8006ae6:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ae8:	4641      	mov	r1, r8
 8006aea:	4658      	mov	r0, fp
 8006aec:	f002 f8df 	bl	8008cae <__sprint_r>
 8006af0:	2800      	cmp	r0, #0
 8006af2:	f040 80ac 	bne.w	8006c4e <_vfprintf_r+0xf76>
 8006af6:	ac2c      	add	r4, sp, #176	; 0xb0
 8006af8:	e7b4      	b.n	8006a64 <_vfprintf_r+0xd8c>
 8006afa:	bf00      	nop
 8006afc:	0800987a 	.word	0x0800987a
 8006b00:	0800988c 	.word	0x0800988c
 8006b04:	9b03      	ldr	r3, [sp, #12]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	dc01      	bgt.n	8006b0e <_vfprintf_r+0xe36>
 8006b0a:	07ee      	lsls	r6, r5, #31
 8006b0c:	d576      	bpl.n	8006bfc <_vfprintf_r+0xf24>
 8006b0e:	2301      	movs	r3, #1
 8006b10:	6063      	str	r3, [r4, #4]
 8006b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b14:	f8c4 9000 	str.w	r9, [r4]
 8006b18:	3301      	adds	r3, #1
 8006b1a:	9321      	str	r3, [sp, #132]	; 0x84
 8006b1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b1e:	3301      	adds	r3, #1
 8006b20:	2b07      	cmp	r3, #7
 8006b22:	9320      	str	r3, [sp, #128]	; 0x80
 8006b24:	dc36      	bgt.n	8006b94 <_vfprintf_r+0xebc>
 8006b26:	3408      	adds	r4, #8
 8006b28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b2a:	6023      	str	r3, [r4, #0]
 8006b2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b2e:	6063      	str	r3, [r4, #4]
 8006b30:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b34:	4413      	add	r3, r2
 8006b36:	9321      	str	r3, [sp, #132]	; 0x84
 8006b38:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b3a:	3301      	adds	r3, #1
 8006b3c:	2b07      	cmp	r3, #7
 8006b3e:	9320      	str	r3, [sp, #128]	; 0x80
 8006b40:	dc31      	bgt.n	8006ba6 <_vfprintf_r+0xece>
 8006b42:	3408      	adds	r4, #8
 8006b44:	2300      	movs	r3, #0
 8006b46:	2200      	movs	r2, #0
 8006b48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b4c:	f7f9 ffd8 	bl	8000b00 <__aeabi_dcmpeq>
 8006b50:	9b03      	ldr	r3, [sp, #12]
 8006b52:	1e5e      	subs	r6, r3, #1
 8006b54:	2800      	cmp	r0, #0
 8006b56:	d12f      	bne.n	8006bb8 <_vfprintf_r+0xee0>
 8006b58:	f109 0301 	add.w	r3, r9, #1
 8006b5c:	e884 0048 	stmia.w	r4, {r3, r6}
 8006b60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b62:	9a03      	ldr	r2, [sp, #12]
 8006b64:	3b01      	subs	r3, #1
 8006b66:	4413      	add	r3, r2
 8006b68:	9321      	str	r3, [sp, #132]	; 0x84
 8006b6a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	2b07      	cmp	r3, #7
 8006b70:	9320      	str	r3, [sp, #128]	; 0x80
 8006b72:	dd4a      	ble.n	8006c0a <_vfprintf_r+0xf32>
 8006b74:	aa1f      	add	r2, sp, #124	; 0x7c
 8006b76:	4641      	mov	r1, r8
 8006b78:	4658      	mov	r0, fp
 8006b7a:	f002 f898 	bl	8008cae <__sprint_r>
 8006b7e:	2800      	cmp	r0, #0
 8006b80:	d165      	bne.n	8006c4e <_vfprintf_r+0xf76>
 8006b82:	ac2c      	add	r4, sp, #176	; 0xb0
 8006b84:	ab1b      	add	r3, sp, #108	; 0x6c
 8006b86:	6023      	str	r3, [r4, #0]
 8006b88:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b8a:	6063      	str	r3, [r4, #4]
 8006b8c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006b8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b90:	4413      	add	r3, r2
 8006b92:	e41a      	b.n	80063ca <_vfprintf_r+0x6f2>
 8006b94:	aa1f      	add	r2, sp, #124	; 0x7c
 8006b96:	4641      	mov	r1, r8
 8006b98:	4658      	mov	r0, fp
 8006b9a:	f002 f888 	bl	8008cae <__sprint_r>
 8006b9e:	2800      	cmp	r0, #0
 8006ba0:	d155      	bne.n	8006c4e <_vfprintf_r+0xf76>
 8006ba2:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ba4:	e7c0      	b.n	8006b28 <_vfprintf_r+0xe50>
 8006ba6:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ba8:	4641      	mov	r1, r8
 8006baa:	4658      	mov	r0, fp
 8006bac:	f002 f87f 	bl	8008cae <__sprint_r>
 8006bb0:	2800      	cmp	r0, #0
 8006bb2:	d14c      	bne.n	8006c4e <_vfprintf_r+0xf76>
 8006bb4:	ac2c      	add	r4, sp, #176	; 0xb0
 8006bb6:	e7c5      	b.n	8006b44 <_vfprintf_r+0xe6c>
 8006bb8:	2e00      	cmp	r6, #0
 8006bba:	dde3      	ble.n	8006b84 <_vfprintf_r+0xeac>
 8006bbc:	4f60      	ldr	r7, [pc, #384]	; (8006d40 <_vfprintf_r+0x1068>)
 8006bbe:	f04f 0910 	mov.w	r9, #16
 8006bc2:	2e10      	cmp	r6, #16
 8006bc4:	6027      	str	r7, [r4, #0]
 8006bc6:	dc04      	bgt.n	8006bd2 <_vfprintf_r+0xefa>
 8006bc8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bca:	6066      	str	r6, [r4, #4]
 8006bcc:	441e      	add	r6, r3
 8006bce:	9621      	str	r6, [sp, #132]	; 0x84
 8006bd0:	e7cb      	b.n	8006b6a <_vfprintf_r+0xe92>
 8006bd2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bd4:	f8c4 9004 	str.w	r9, [r4, #4]
 8006bd8:	3310      	adds	r3, #16
 8006bda:	9321      	str	r3, [sp, #132]	; 0x84
 8006bdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006bde:	3301      	adds	r3, #1
 8006be0:	2b07      	cmp	r3, #7
 8006be2:	9320      	str	r3, [sp, #128]	; 0x80
 8006be4:	dc02      	bgt.n	8006bec <_vfprintf_r+0xf14>
 8006be6:	3408      	adds	r4, #8
 8006be8:	3e10      	subs	r6, #16
 8006bea:	e7ea      	b.n	8006bc2 <_vfprintf_r+0xeea>
 8006bec:	aa1f      	add	r2, sp, #124	; 0x7c
 8006bee:	4641      	mov	r1, r8
 8006bf0:	4658      	mov	r0, fp
 8006bf2:	f002 f85c 	bl	8008cae <__sprint_r>
 8006bf6:	bb50      	cbnz	r0, 8006c4e <_vfprintf_r+0xf76>
 8006bf8:	ac2c      	add	r4, sp, #176	; 0xb0
 8006bfa:	e7f5      	b.n	8006be8 <_vfprintf_r+0xf10>
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c02:	f8c4 9000 	str.w	r9, [r4]
 8006c06:	3301      	adds	r3, #1
 8006c08:	e7ae      	b.n	8006b68 <_vfprintf_r+0xe90>
 8006c0a:	3408      	adds	r4, #8
 8006c0c:	e7ba      	b.n	8006b84 <_vfprintf_r+0xeac>
 8006c0e:	3408      	adds	r4, #8
 8006c10:	f7ff bbeb 	b.w	80063ea <_vfprintf_r+0x712>
 8006c14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c18:	1a9d      	subs	r5, r3, r2
 8006c1a:	2d00      	cmp	r5, #0
 8006c1c:	f77f abe8 	ble.w	80063f0 <_vfprintf_r+0x718>
 8006c20:	2610      	movs	r6, #16
 8006c22:	4b48      	ldr	r3, [pc, #288]	; (8006d44 <_vfprintf_r+0x106c>)
 8006c24:	6023      	str	r3, [r4, #0]
 8006c26:	2d10      	cmp	r5, #16
 8006c28:	dc24      	bgt.n	8006c74 <_vfprintf_r+0xf9c>
 8006c2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c2c:	6065      	str	r5, [r4, #4]
 8006c2e:	441d      	add	r5, r3
 8006c30:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c32:	9521      	str	r5, [sp, #132]	; 0x84
 8006c34:	3301      	adds	r3, #1
 8006c36:	2b07      	cmp	r3, #7
 8006c38:	9320      	str	r3, [sp, #128]	; 0x80
 8006c3a:	f77f abd9 	ble.w	80063f0 <_vfprintf_r+0x718>
 8006c3e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006c40:	4641      	mov	r1, r8
 8006c42:	4658      	mov	r0, fp
 8006c44:	f002 f833 	bl	8008cae <__sprint_r>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	f43f abd1 	beq.w	80063f0 <_vfprintf_r+0x718>
 8006c4e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8006c52:	07d9      	lsls	r1, r3, #31
 8006c54:	d407      	bmi.n	8006c66 <_vfprintf_r+0xf8e>
 8006c56:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006c5a:	059a      	lsls	r2, r3, #22
 8006c5c:	d403      	bmi.n	8006c66 <_vfprintf_r+0xf8e>
 8006c5e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8006c62:	f001 fa66 	bl	8008132 <__retarget_lock_release_recursive>
 8006c66:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006c6a:	065b      	lsls	r3, r3, #25
 8006c6c:	f57f a8af 	bpl.w	8005dce <_vfprintf_r+0xf6>
 8006c70:	f7ff b882 	b.w	8005d78 <_vfprintf_r+0xa0>
 8006c74:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c76:	6066      	str	r6, [r4, #4]
 8006c78:	3310      	adds	r3, #16
 8006c7a:	9321      	str	r3, [sp, #132]	; 0x84
 8006c7c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006c7e:	3301      	adds	r3, #1
 8006c80:	2b07      	cmp	r3, #7
 8006c82:	9320      	str	r3, [sp, #128]	; 0x80
 8006c84:	dc02      	bgt.n	8006c8c <_vfprintf_r+0xfb4>
 8006c86:	3408      	adds	r4, #8
 8006c88:	3d10      	subs	r5, #16
 8006c8a:	e7ca      	b.n	8006c22 <_vfprintf_r+0xf4a>
 8006c8c:	aa1f      	add	r2, sp, #124	; 0x7c
 8006c8e:	4641      	mov	r1, r8
 8006c90:	4658      	mov	r0, fp
 8006c92:	f002 f80c 	bl	8008cae <__sprint_r>
 8006c96:	2800      	cmp	r0, #0
 8006c98:	d1d9      	bne.n	8006c4e <_vfprintf_r+0xf76>
 8006c9a:	ac2c      	add	r4, sp, #176	; 0xb0
 8006c9c:	e7f4      	b.n	8006c88 <_vfprintf_r+0xfb0>
 8006c9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ca0:	b913      	cbnz	r3, 8006ca8 <_vfprintf_r+0xfd0>
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	9320      	str	r3, [sp, #128]	; 0x80
 8006ca6:	e7d2      	b.n	8006c4e <_vfprintf_r+0xf76>
 8006ca8:	aa1f      	add	r2, sp, #124	; 0x7c
 8006caa:	4641      	mov	r1, r8
 8006cac:	4658      	mov	r0, fp
 8006cae:	f001 fffe 	bl	8008cae <__sprint_r>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d0f5      	beq.n	8006ca2 <_vfprintf_r+0xfca>
 8006cb6:	e7ca      	b.n	8006c4e <_vfprintf_r+0xf76>
 8006cb8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	f7f9 ff50 	bl	8000b64 <__aeabi_dcmpun>
 8006cc4:	2800      	cmp	r0, #0
 8006cc6:	f43f aa36 	beq.w	8006136 <_vfprintf_r+0x45e>
 8006cca:	4b1f      	ldr	r3, [pc, #124]	; (8006d48 <_vfprintf_r+0x1070>)
 8006ccc:	4a1f      	ldr	r2, [pc, #124]	; (8006d4c <_vfprintf_r+0x1074>)
 8006cce:	f7ff ba26 	b.w	800611e <_vfprintf_r+0x446>
 8006cd2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cd4:	1a1b      	subs	r3, r3, r0
 8006cd6:	9303      	str	r3, [sp, #12]
 8006cd8:	f7ff baa9 	b.w	800622e <_vfprintf_r+0x556>
 8006cdc:	ea56 0207 	orrs.w	r2, r6, r7
 8006ce0:	9508      	str	r5, [sp, #32]
 8006ce2:	f43f ac1e 	beq.w	8006522 <_vfprintf_r+0x84a>
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	f43f ac8f 	beq.w	800660a <_vfprintf_r+0x932>
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	f43f acaf 	beq.w	8006650 <_vfprintf_r+0x978>
 8006cf2:	ab2c      	add	r3, sp, #176	; 0xb0
 8006cf4:	08f1      	lsrs	r1, r6, #3
 8006cf6:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8006cfa:	08f8      	lsrs	r0, r7, #3
 8006cfc:	f006 0207 	and.w	r2, r6, #7
 8006d00:	4607      	mov	r7, r0
 8006d02:	460e      	mov	r6, r1
 8006d04:	3230      	adds	r2, #48	; 0x30
 8006d06:	ea56 0107 	orrs.w	r1, r6, r7
 8006d0a:	f103 39ff 	add.w	r9, r3, #4294967295
 8006d0e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8006d12:	f47f ac78 	bne.w	8006606 <_vfprintf_r+0x92e>
 8006d16:	9908      	ldr	r1, [sp, #32]
 8006d18:	07cd      	lsls	r5, r1, #31
 8006d1a:	d506      	bpl.n	8006d2a <_vfprintf_r+0x1052>
 8006d1c:	2a30      	cmp	r2, #48	; 0x30
 8006d1e:	d004      	beq.n	8006d2a <_vfprintf_r+0x1052>
 8006d20:	2230      	movs	r2, #48	; 0x30
 8006d22:	f809 2c01 	strb.w	r2, [r9, #-1]
 8006d26:	f1a3 0902 	sub.w	r9, r3, #2
 8006d2a:	4656      	mov	r6, sl
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8006d32:	9d08      	ldr	r5, [sp, #32]
 8006d34:	9308      	str	r3, [sp, #32]
 8006d36:	ebaa 0a09 	sub.w	sl, sl, r9
 8006d3a:	f7ff bac6 	b.w	80062ca <_vfprintf_r+0x5f2>
 8006d3e:	bf00      	nop
 8006d40:	0800988c 	.word	0x0800988c
 8006d44:	0800987c 	.word	0x0800987c
 8006d48:	08009850 	.word	0x08009850
 8006d4c:	08009854 	.word	0x08009854

08006d50 <__sbprintf>:
 8006d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d52:	460c      	mov	r4, r1
 8006d54:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8006d58:	461f      	mov	r7, r3
 8006d5a:	8989      	ldrh	r1, [r1, #12]
 8006d5c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d5e:	9319      	str	r3, [sp, #100]	; 0x64
 8006d60:	89e3      	ldrh	r3, [r4, #14]
 8006d62:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006d66:	f021 0102 	bic.w	r1, r1, #2
 8006d6a:	6a23      	ldr	r3, [r4, #32]
 8006d6c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8006d70:	9308      	str	r3, [sp, #32]
 8006d72:	a91a      	add	r1, sp, #104	; 0x68
 8006d74:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8006d76:	930a      	str	r3, [sp, #40]	; 0x28
 8006d78:	4615      	mov	r5, r2
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	4606      	mov	r6, r0
 8006d7e:	9100      	str	r1, [sp, #0]
 8006d80:	9104      	str	r1, [sp, #16]
 8006d82:	a816      	add	r0, sp, #88	; 0x58
 8006d84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d88:	9102      	str	r1, [sp, #8]
 8006d8a:	9105      	str	r1, [sp, #20]
 8006d8c:	9306      	str	r3, [sp, #24]
 8006d8e:	f001 f9cd 	bl	800812c <__retarget_lock_init_recursive>
 8006d92:	462a      	mov	r2, r5
 8006d94:	463b      	mov	r3, r7
 8006d96:	4669      	mov	r1, sp
 8006d98:	4630      	mov	r0, r6
 8006d9a:	f7fe ff9d 	bl	8005cd8 <_vfprintf_r>
 8006d9e:	1e05      	subs	r5, r0, #0
 8006da0:	db07      	blt.n	8006db2 <__sbprintf+0x62>
 8006da2:	4669      	mov	r1, sp
 8006da4:	4630      	mov	r0, r6
 8006da6:	f000 ff6f 	bl	8007c88 <_fflush_r>
 8006daa:	2800      	cmp	r0, #0
 8006dac:	bf18      	it	ne
 8006dae:	f04f 35ff 	movne.w	r5, #4294967295
 8006db2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006db6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006db8:	065b      	lsls	r3, r3, #25
 8006dba:	bf42      	ittt	mi
 8006dbc:	89a3      	ldrhmi	r3, [r4, #12]
 8006dbe:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006dc2:	81a3      	strhmi	r3, [r4, #12]
 8006dc4:	f001 f9b3 	bl	800812e <__retarget_lock_close_recursive>
 8006dc8:	4628      	mov	r0, r5
 8006dca:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8006dce:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006dd0 <__swsetup_r>:
 8006dd0:	4b32      	ldr	r3, [pc, #200]	; (8006e9c <__swsetup_r+0xcc>)
 8006dd2:	b570      	push	{r4, r5, r6, lr}
 8006dd4:	681d      	ldr	r5, [r3, #0]
 8006dd6:	4606      	mov	r6, r0
 8006dd8:	460c      	mov	r4, r1
 8006dda:	b125      	cbz	r5, 8006de6 <__swsetup_r+0x16>
 8006ddc:	69ab      	ldr	r3, [r5, #24]
 8006dde:	b913      	cbnz	r3, 8006de6 <__swsetup_r+0x16>
 8006de0:	4628      	mov	r0, r5
 8006de2:	f000 ffe5 	bl	8007db0 <__sinit>
 8006de6:	4b2e      	ldr	r3, [pc, #184]	; (8006ea0 <__swsetup_r+0xd0>)
 8006de8:	429c      	cmp	r4, r3
 8006dea:	d10f      	bne.n	8006e0c <__swsetup_r+0x3c>
 8006dec:	686c      	ldr	r4, [r5, #4]
 8006dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	0715      	lsls	r5, r2, #28
 8006df6:	d42c      	bmi.n	8006e52 <__swsetup_r+0x82>
 8006df8:	06d0      	lsls	r0, r2, #27
 8006dfa:	d411      	bmi.n	8006e20 <__swsetup_r+0x50>
 8006dfc:	2209      	movs	r2, #9
 8006dfe:	6032      	str	r2, [r6, #0]
 8006e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e04:	81a3      	strh	r3, [r4, #12]
 8006e06:	f04f 30ff 	mov.w	r0, #4294967295
 8006e0a:	bd70      	pop	{r4, r5, r6, pc}
 8006e0c:	4b25      	ldr	r3, [pc, #148]	; (8006ea4 <__swsetup_r+0xd4>)
 8006e0e:	429c      	cmp	r4, r3
 8006e10:	d101      	bne.n	8006e16 <__swsetup_r+0x46>
 8006e12:	68ac      	ldr	r4, [r5, #8]
 8006e14:	e7eb      	b.n	8006dee <__swsetup_r+0x1e>
 8006e16:	4b24      	ldr	r3, [pc, #144]	; (8006ea8 <__swsetup_r+0xd8>)
 8006e18:	429c      	cmp	r4, r3
 8006e1a:	bf08      	it	eq
 8006e1c:	68ec      	ldreq	r4, [r5, #12]
 8006e1e:	e7e6      	b.n	8006dee <__swsetup_r+0x1e>
 8006e20:	0751      	lsls	r1, r2, #29
 8006e22:	d512      	bpl.n	8006e4a <__swsetup_r+0x7a>
 8006e24:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e26:	b141      	cbz	r1, 8006e3a <__swsetup_r+0x6a>
 8006e28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e2c:	4299      	cmp	r1, r3
 8006e2e:	d002      	beq.n	8006e36 <__swsetup_r+0x66>
 8006e30:	4630      	mov	r0, r6
 8006e32:	f001 f893 	bl	8007f5c <_free_r>
 8006e36:	2300      	movs	r3, #0
 8006e38:	6363      	str	r3, [r4, #52]	; 0x34
 8006e3a:	89a3      	ldrh	r3, [r4, #12]
 8006e3c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e40:	81a3      	strh	r3, [r4, #12]
 8006e42:	2300      	movs	r3, #0
 8006e44:	6063      	str	r3, [r4, #4]
 8006e46:	6923      	ldr	r3, [r4, #16]
 8006e48:	6023      	str	r3, [r4, #0]
 8006e4a:	89a3      	ldrh	r3, [r4, #12]
 8006e4c:	f043 0308 	orr.w	r3, r3, #8
 8006e50:	81a3      	strh	r3, [r4, #12]
 8006e52:	6923      	ldr	r3, [r4, #16]
 8006e54:	b94b      	cbnz	r3, 8006e6a <__swsetup_r+0x9a>
 8006e56:	89a3      	ldrh	r3, [r4, #12]
 8006e58:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e60:	d003      	beq.n	8006e6a <__swsetup_r+0x9a>
 8006e62:	4621      	mov	r1, r4
 8006e64:	4630      	mov	r0, r6
 8006e66:	f001 f991 	bl	800818c <__smakebuf_r>
 8006e6a:	89a2      	ldrh	r2, [r4, #12]
 8006e6c:	f012 0301 	ands.w	r3, r2, #1
 8006e70:	d00c      	beq.n	8006e8c <__swsetup_r+0xbc>
 8006e72:	2300      	movs	r3, #0
 8006e74:	60a3      	str	r3, [r4, #8]
 8006e76:	6963      	ldr	r3, [r4, #20]
 8006e78:	425b      	negs	r3, r3
 8006e7a:	61a3      	str	r3, [r4, #24]
 8006e7c:	6923      	ldr	r3, [r4, #16]
 8006e7e:	b953      	cbnz	r3, 8006e96 <__swsetup_r+0xc6>
 8006e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e84:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006e88:	d1ba      	bne.n	8006e00 <__swsetup_r+0x30>
 8006e8a:	bd70      	pop	{r4, r5, r6, pc}
 8006e8c:	0792      	lsls	r2, r2, #30
 8006e8e:	bf58      	it	pl
 8006e90:	6963      	ldrpl	r3, [r4, #20]
 8006e92:	60a3      	str	r3, [r4, #8]
 8006e94:	e7f2      	b.n	8006e7c <__swsetup_r+0xac>
 8006e96:	2000      	movs	r0, #0
 8006e98:	e7f7      	b.n	8006e8a <__swsetup_r+0xba>
 8006e9a:	bf00      	nop
 8006e9c:	2000000c 	.word	0x2000000c
 8006ea0:	080098cc 	.word	0x080098cc
 8006ea4:	080098ec 	.word	0x080098ec
 8006ea8:	080098ac 	.word	0x080098ac

08006eac <quorem>:
 8006eac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	6903      	ldr	r3, [r0, #16]
 8006eb2:	690c      	ldr	r4, [r1, #16]
 8006eb4:	429c      	cmp	r4, r3
 8006eb6:	4680      	mov	r8, r0
 8006eb8:	f300 8082 	bgt.w	8006fc0 <quorem+0x114>
 8006ebc:	3c01      	subs	r4, #1
 8006ebe:	f101 0714 	add.w	r7, r1, #20
 8006ec2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006ec6:	f100 0614 	add.w	r6, r0, #20
 8006eca:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006ece:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006ed2:	eb06 030e 	add.w	r3, r6, lr
 8006ed6:	3501      	adds	r5, #1
 8006ed8:	eb07 090e 	add.w	r9, r7, lr
 8006edc:	9301      	str	r3, [sp, #4]
 8006ede:	fbb0 f5f5 	udiv	r5, r0, r5
 8006ee2:	b395      	cbz	r5, 8006f4a <quorem+0x9e>
 8006ee4:	f04f 0a00 	mov.w	sl, #0
 8006ee8:	4638      	mov	r0, r7
 8006eea:	46b4      	mov	ip, r6
 8006eec:	46d3      	mov	fp, sl
 8006eee:	f850 2b04 	ldr.w	r2, [r0], #4
 8006ef2:	b293      	uxth	r3, r2
 8006ef4:	fb05 a303 	mla	r3, r5, r3, sl
 8006ef8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006efc:	b29b      	uxth	r3, r3
 8006efe:	ebab 0303 	sub.w	r3, fp, r3
 8006f02:	0c12      	lsrs	r2, r2, #16
 8006f04:	f8bc b000 	ldrh.w	fp, [ip]
 8006f08:	fb05 a202 	mla	r2, r5, r2, sl
 8006f0c:	fa13 f38b 	uxtah	r3, r3, fp
 8006f10:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006f14:	fa1f fb82 	uxth.w	fp, r2
 8006f18:	f8dc 2000 	ldr.w	r2, [ip]
 8006f1c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006f20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f2a:	4581      	cmp	r9, r0
 8006f2c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006f30:	f84c 3b04 	str.w	r3, [ip], #4
 8006f34:	d2db      	bcs.n	8006eee <quorem+0x42>
 8006f36:	f856 300e 	ldr.w	r3, [r6, lr]
 8006f3a:	b933      	cbnz	r3, 8006f4a <quorem+0x9e>
 8006f3c:	9b01      	ldr	r3, [sp, #4]
 8006f3e:	3b04      	subs	r3, #4
 8006f40:	429e      	cmp	r6, r3
 8006f42:	461a      	mov	r2, r3
 8006f44:	d330      	bcc.n	8006fa8 <quorem+0xfc>
 8006f46:	f8c8 4010 	str.w	r4, [r8, #16]
 8006f4a:	4640      	mov	r0, r8
 8006f4c:	f001 fd95 	bl	8008a7a <__mcmp>
 8006f50:	2800      	cmp	r0, #0
 8006f52:	db25      	blt.n	8006fa0 <quorem+0xf4>
 8006f54:	3501      	adds	r5, #1
 8006f56:	4630      	mov	r0, r6
 8006f58:	f04f 0e00 	mov.w	lr, #0
 8006f5c:	f857 2b04 	ldr.w	r2, [r7], #4
 8006f60:	f8d0 c000 	ldr.w	ip, [r0]
 8006f64:	b293      	uxth	r3, r2
 8006f66:	ebae 0303 	sub.w	r3, lr, r3
 8006f6a:	0c12      	lsrs	r2, r2, #16
 8006f6c:	fa13 f38c 	uxtah	r3, r3, ip
 8006f70:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006f74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f7e:	45b9      	cmp	r9, r7
 8006f80:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006f84:	f840 3b04 	str.w	r3, [r0], #4
 8006f88:	d2e8      	bcs.n	8006f5c <quorem+0xb0>
 8006f8a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006f8e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006f92:	b92a      	cbnz	r2, 8006fa0 <quorem+0xf4>
 8006f94:	3b04      	subs	r3, #4
 8006f96:	429e      	cmp	r6, r3
 8006f98:	461a      	mov	r2, r3
 8006f9a:	d30b      	bcc.n	8006fb4 <quorem+0x108>
 8006f9c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006fa0:	4628      	mov	r0, r5
 8006fa2:	b003      	add	sp, #12
 8006fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fa8:	6812      	ldr	r2, [r2, #0]
 8006faa:	3b04      	subs	r3, #4
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d1ca      	bne.n	8006f46 <quorem+0x9a>
 8006fb0:	3c01      	subs	r4, #1
 8006fb2:	e7c5      	b.n	8006f40 <quorem+0x94>
 8006fb4:	6812      	ldr	r2, [r2, #0]
 8006fb6:	3b04      	subs	r3, #4
 8006fb8:	2a00      	cmp	r2, #0
 8006fba:	d1ef      	bne.n	8006f9c <quorem+0xf0>
 8006fbc:	3c01      	subs	r4, #1
 8006fbe:	e7ea      	b.n	8006f96 <quorem+0xea>
 8006fc0:	2000      	movs	r0, #0
 8006fc2:	e7ee      	b.n	8006fa2 <quorem+0xf6>
 8006fc4:	0000      	movs	r0, r0
	...

08006fc8 <_dtoa_r>:
 8006fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fcc:	ec57 6b10 	vmov	r6, r7, d0
 8006fd0:	b097      	sub	sp, #92	; 0x5c
 8006fd2:	e9cd 6700 	strd	r6, r7, [sp]
 8006fd6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006fd8:	9107      	str	r1, [sp, #28]
 8006fda:	4604      	mov	r4, r0
 8006fdc:	920a      	str	r2, [sp, #40]	; 0x28
 8006fde:	930f      	str	r3, [sp, #60]	; 0x3c
 8006fe0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006fe2:	b93e      	cbnz	r6, 8006ff4 <_dtoa_r+0x2c>
 8006fe4:	2010      	movs	r0, #16
 8006fe6:	f001 f911 	bl	800820c <malloc>
 8006fea:	6260      	str	r0, [r4, #36]	; 0x24
 8006fec:	6046      	str	r6, [r0, #4]
 8006fee:	6086      	str	r6, [r0, #8]
 8006ff0:	6006      	str	r6, [r0, #0]
 8006ff2:	60c6      	str	r6, [r0, #12]
 8006ff4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ff6:	6819      	ldr	r1, [r3, #0]
 8006ff8:	b151      	cbz	r1, 8007010 <_dtoa_r+0x48>
 8006ffa:	685a      	ldr	r2, [r3, #4]
 8006ffc:	604a      	str	r2, [r1, #4]
 8006ffe:	2301      	movs	r3, #1
 8007000:	4093      	lsls	r3, r2
 8007002:	608b      	str	r3, [r1, #8]
 8007004:	4620      	mov	r0, r4
 8007006:	f001 fb63 	bl	80086d0 <_Bfree>
 800700a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800700c:	2200      	movs	r2, #0
 800700e:	601a      	str	r2, [r3, #0]
 8007010:	9b01      	ldr	r3, [sp, #4]
 8007012:	2b00      	cmp	r3, #0
 8007014:	bfbf      	itttt	lt
 8007016:	2301      	movlt	r3, #1
 8007018:	602b      	strlt	r3, [r5, #0]
 800701a:	9b01      	ldrlt	r3, [sp, #4]
 800701c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007020:	bfb2      	itee	lt
 8007022:	9301      	strlt	r3, [sp, #4]
 8007024:	2300      	movge	r3, #0
 8007026:	602b      	strge	r3, [r5, #0]
 8007028:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800702c:	4ba8      	ldr	r3, [pc, #672]	; (80072d0 <_dtoa_r+0x308>)
 800702e:	ea33 0308 	bics.w	r3, r3, r8
 8007032:	d11b      	bne.n	800706c <_dtoa_r+0xa4>
 8007034:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007036:	f242 730f 	movw	r3, #9999	; 0x270f
 800703a:	6013      	str	r3, [r2, #0]
 800703c:	9b00      	ldr	r3, [sp, #0]
 800703e:	b923      	cbnz	r3, 800704a <_dtoa_r+0x82>
 8007040:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007044:	2800      	cmp	r0, #0
 8007046:	f000 8578 	beq.w	8007b3a <_dtoa_r+0xb72>
 800704a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800704c:	b953      	cbnz	r3, 8007064 <_dtoa_r+0x9c>
 800704e:	4ba1      	ldr	r3, [pc, #644]	; (80072d4 <_dtoa_r+0x30c>)
 8007050:	e021      	b.n	8007096 <_dtoa_r+0xce>
 8007052:	4ba1      	ldr	r3, [pc, #644]	; (80072d8 <_dtoa_r+0x310>)
 8007054:	9302      	str	r3, [sp, #8]
 8007056:	3308      	adds	r3, #8
 8007058:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	9802      	ldr	r0, [sp, #8]
 800705e:	b017      	add	sp, #92	; 0x5c
 8007060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007064:	4b9b      	ldr	r3, [pc, #620]	; (80072d4 <_dtoa_r+0x30c>)
 8007066:	9302      	str	r3, [sp, #8]
 8007068:	3303      	adds	r3, #3
 800706a:	e7f5      	b.n	8007058 <_dtoa_r+0x90>
 800706c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007070:	2200      	movs	r2, #0
 8007072:	2300      	movs	r3, #0
 8007074:	4630      	mov	r0, r6
 8007076:	4639      	mov	r1, r7
 8007078:	f7f9 fd42 	bl	8000b00 <__aeabi_dcmpeq>
 800707c:	4681      	mov	r9, r0
 800707e:	b160      	cbz	r0, 800709a <_dtoa_r+0xd2>
 8007080:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007082:	2301      	movs	r3, #1
 8007084:	6013      	str	r3, [r2, #0]
 8007086:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007088:	2b00      	cmp	r3, #0
 800708a:	f000 8553 	beq.w	8007b34 <_dtoa_r+0xb6c>
 800708e:	4b93      	ldr	r3, [pc, #588]	; (80072dc <_dtoa_r+0x314>)
 8007090:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007092:	6013      	str	r3, [r2, #0]
 8007094:	3b01      	subs	r3, #1
 8007096:	9302      	str	r3, [sp, #8]
 8007098:	e7e0      	b.n	800705c <_dtoa_r+0x94>
 800709a:	aa14      	add	r2, sp, #80	; 0x50
 800709c:	a915      	add	r1, sp, #84	; 0x54
 800709e:	ec47 6b10 	vmov	d0, r6, r7
 80070a2:	4620      	mov	r0, r4
 80070a4:	f001 fd61 	bl	8008b6a <__d2b>
 80070a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80070ac:	4682      	mov	sl, r0
 80070ae:	2d00      	cmp	r5, #0
 80070b0:	d07e      	beq.n	80071b0 <_dtoa_r+0x1e8>
 80070b2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80070b6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80070ba:	4630      	mov	r0, r6
 80070bc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80070c0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80070c4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80070c8:	2200      	movs	r2, #0
 80070ca:	4b85      	ldr	r3, [pc, #532]	; (80072e0 <_dtoa_r+0x318>)
 80070cc:	f7f9 f8fc 	bl	80002c8 <__aeabi_dsub>
 80070d0:	a379      	add	r3, pc, #484	; (adr r3, 80072b8 <_dtoa_r+0x2f0>)
 80070d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d6:	f7f9 faab 	bl	8000630 <__aeabi_dmul>
 80070da:	a379      	add	r3, pc, #484	; (adr r3, 80072c0 <_dtoa_r+0x2f8>)
 80070dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e0:	f7f9 f8f4 	bl	80002cc <__adddf3>
 80070e4:	4606      	mov	r6, r0
 80070e6:	4628      	mov	r0, r5
 80070e8:	460f      	mov	r7, r1
 80070ea:	f7f9 fa3b 	bl	8000564 <__aeabi_i2d>
 80070ee:	a376      	add	r3, pc, #472	; (adr r3, 80072c8 <_dtoa_r+0x300>)
 80070f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f4:	f7f9 fa9c 	bl	8000630 <__aeabi_dmul>
 80070f8:	4602      	mov	r2, r0
 80070fa:	460b      	mov	r3, r1
 80070fc:	4630      	mov	r0, r6
 80070fe:	4639      	mov	r1, r7
 8007100:	f7f9 f8e4 	bl	80002cc <__adddf3>
 8007104:	4606      	mov	r6, r0
 8007106:	460f      	mov	r7, r1
 8007108:	f7f9 fd42 	bl	8000b90 <__aeabi_d2iz>
 800710c:	2200      	movs	r2, #0
 800710e:	4683      	mov	fp, r0
 8007110:	2300      	movs	r3, #0
 8007112:	4630      	mov	r0, r6
 8007114:	4639      	mov	r1, r7
 8007116:	f7f9 fcfd 	bl	8000b14 <__aeabi_dcmplt>
 800711a:	b158      	cbz	r0, 8007134 <_dtoa_r+0x16c>
 800711c:	4658      	mov	r0, fp
 800711e:	f7f9 fa21 	bl	8000564 <__aeabi_i2d>
 8007122:	4602      	mov	r2, r0
 8007124:	460b      	mov	r3, r1
 8007126:	4630      	mov	r0, r6
 8007128:	4639      	mov	r1, r7
 800712a:	f7f9 fce9 	bl	8000b00 <__aeabi_dcmpeq>
 800712e:	b908      	cbnz	r0, 8007134 <_dtoa_r+0x16c>
 8007130:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007134:	f1bb 0f16 	cmp.w	fp, #22
 8007138:	d859      	bhi.n	80071ee <_dtoa_r+0x226>
 800713a:	496a      	ldr	r1, [pc, #424]	; (80072e4 <_dtoa_r+0x31c>)
 800713c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007140:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007144:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007148:	f7f9 fd02 	bl	8000b50 <__aeabi_dcmpgt>
 800714c:	2800      	cmp	r0, #0
 800714e:	d050      	beq.n	80071f2 <_dtoa_r+0x22a>
 8007150:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007154:	2300      	movs	r3, #0
 8007156:	930e      	str	r3, [sp, #56]	; 0x38
 8007158:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800715a:	1b5d      	subs	r5, r3, r5
 800715c:	1e6b      	subs	r3, r5, #1
 800715e:	9306      	str	r3, [sp, #24]
 8007160:	bf45      	ittet	mi
 8007162:	f1c5 0301 	rsbmi	r3, r5, #1
 8007166:	9305      	strmi	r3, [sp, #20]
 8007168:	2300      	movpl	r3, #0
 800716a:	2300      	movmi	r3, #0
 800716c:	bf4c      	ite	mi
 800716e:	9306      	strmi	r3, [sp, #24]
 8007170:	9305      	strpl	r3, [sp, #20]
 8007172:	f1bb 0f00 	cmp.w	fp, #0
 8007176:	db3e      	blt.n	80071f6 <_dtoa_r+0x22e>
 8007178:	9b06      	ldr	r3, [sp, #24]
 800717a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800717e:	445b      	add	r3, fp
 8007180:	9306      	str	r3, [sp, #24]
 8007182:	2300      	movs	r3, #0
 8007184:	9308      	str	r3, [sp, #32]
 8007186:	9b07      	ldr	r3, [sp, #28]
 8007188:	2b09      	cmp	r3, #9
 800718a:	f200 80af 	bhi.w	80072ec <_dtoa_r+0x324>
 800718e:	2b05      	cmp	r3, #5
 8007190:	bfc4      	itt	gt
 8007192:	3b04      	subgt	r3, #4
 8007194:	9307      	strgt	r3, [sp, #28]
 8007196:	9b07      	ldr	r3, [sp, #28]
 8007198:	f1a3 0302 	sub.w	r3, r3, #2
 800719c:	bfcc      	ite	gt
 800719e:	2600      	movgt	r6, #0
 80071a0:	2601      	movle	r6, #1
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	f200 80ae 	bhi.w	8007304 <_dtoa_r+0x33c>
 80071a8:	e8df f003 	tbb	[pc, r3]
 80071ac:	772f8482 	.word	0x772f8482
 80071b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071b2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80071b4:	441d      	add	r5, r3
 80071b6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80071ba:	2b20      	cmp	r3, #32
 80071bc:	dd11      	ble.n	80071e2 <_dtoa_r+0x21a>
 80071be:	9a00      	ldr	r2, [sp, #0]
 80071c0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80071c4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80071c8:	fa22 f000 	lsr.w	r0, r2, r0
 80071cc:	fa08 f303 	lsl.w	r3, r8, r3
 80071d0:	4318      	orrs	r0, r3
 80071d2:	f7f9 f9b7 	bl	8000544 <__aeabi_ui2d>
 80071d6:	2301      	movs	r3, #1
 80071d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80071dc:	3d01      	subs	r5, #1
 80071de:	9312      	str	r3, [sp, #72]	; 0x48
 80071e0:	e772      	b.n	80070c8 <_dtoa_r+0x100>
 80071e2:	f1c3 0020 	rsb	r0, r3, #32
 80071e6:	9b00      	ldr	r3, [sp, #0]
 80071e8:	fa03 f000 	lsl.w	r0, r3, r0
 80071ec:	e7f1      	b.n	80071d2 <_dtoa_r+0x20a>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e7b1      	b.n	8007156 <_dtoa_r+0x18e>
 80071f2:	900e      	str	r0, [sp, #56]	; 0x38
 80071f4:	e7b0      	b.n	8007158 <_dtoa_r+0x190>
 80071f6:	9b05      	ldr	r3, [sp, #20]
 80071f8:	eba3 030b 	sub.w	r3, r3, fp
 80071fc:	9305      	str	r3, [sp, #20]
 80071fe:	f1cb 0300 	rsb	r3, fp, #0
 8007202:	9308      	str	r3, [sp, #32]
 8007204:	2300      	movs	r3, #0
 8007206:	930b      	str	r3, [sp, #44]	; 0x2c
 8007208:	e7bd      	b.n	8007186 <_dtoa_r+0x1be>
 800720a:	2301      	movs	r3, #1
 800720c:	9309      	str	r3, [sp, #36]	; 0x24
 800720e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007210:	2b00      	cmp	r3, #0
 8007212:	dd7a      	ble.n	800730a <_dtoa_r+0x342>
 8007214:	9304      	str	r3, [sp, #16]
 8007216:	9303      	str	r3, [sp, #12]
 8007218:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800721a:	2200      	movs	r2, #0
 800721c:	606a      	str	r2, [r5, #4]
 800721e:	2104      	movs	r1, #4
 8007220:	f101 0214 	add.w	r2, r1, #20
 8007224:	429a      	cmp	r2, r3
 8007226:	d975      	bls.n	8007314 <_dtoa_r+0x34c>
 8007228:	6869      	ldr	r1, [r5, #4]
 800722a:	4620      	mov	r0, r4
 800722c:	f001 fa1c 	bl	8008668 <_Balloc>
 8007230:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007232:	6028      	str	r0, [r5, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	9302      	str	r3, [sp, #8]
 8007238:	9b03      	ldr	r3, [sp, #12]
 800723a:	2b0e      	cmp	r3, #14
 800723c:	f200 80e5 	bhi.w	800740a <_dtoa_r+0x442>
 8007240:	2e00      	cmp	r6, #0
 8007242:	f000 80e2 	beq.w	800740a <_dtoa_r+0x442>
 8007246:	ed9d 7b00 	vldr	d7, [sp]
 800724a:	f1bb 0f00 	cmp.w	fp, #0
 800724e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8007252:	dd74      	ble.n	800733e <_dtoa_r+0x376>
 8007254:	4a23      	ldr	r2, [pc, #140]	; (80072e4 <_dtoa_r+0x31c>)
 8007256:	f00b 030f 	and.w	r3, fp, #15
 800725a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800725e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007262:	06f0      	lsls	r0, r6, #27
 8007264:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007268:	d559      	bpl.n	800731e <_dtoa_r+0x356>
 800726a:	4b1f      	ldr	r3, [pc, #124]	; (80072e8 <_dtoa_r+0x320>)
 800726c:	ec51 0b17 	vmov	r0, r1, d7
 8007270:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007274:	f7f9 fb06 	bl	8000884 <__aeabi_ddiv>
 8007278:	e9cd 0100 	strd	r0, r1, [sp]
 800727c:	f006 060f 	and.w	r6, r6, #15
 8007280:	2503      	movs	r5, #3
 8007282:	4f19      	ldr	r7, [pc, #100]	; (80072e8 <_dtoa_r+0x320>)
 8007284:	2e00      	cmp	r6, #0
 8007286:	d14c      	bne.n	8007322 <_dtoa_r+0x35a>
 8007288:	4642      	mov	r2, r8
 800728a:	464b      	mov	r3, r9
 800728c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007290:	f7f9 faf8 	bl	8000884 <__aeabi_ddiv>
 8007294:	e9cd 0100 	strd	r0, r1, [sp]
 8007298:	e06a      	b.n	8007370 <_dtoa_r+0x3a8>
 800729a:	2301      	movs	r3, #1
 800729c:	9309      	str	r3, [sp, #36]	; 0x24
 800729e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072a0:	445b      	add	r3, fp
 80072a2:	9304      	str	r3, [sp, #16]
 80072a4:	3301      	adds	r3, #1
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	9303      	str	r3, [sp, #12]
 80072aa:	bfb8      	it	lt
 80072ac:	2301      	movlt	r3, #1
 80072ae:	e7b3      	b.n	8007218 <_dtoa_r+0x250>
 80072b0:	2300      	movs	r3, #0
 80072b2:	e7ab      	b.n	800720c <_dtoa_r+0x244>
 80072b4:	2300      	movs	r3, #0
 80072b6:	e7f1      	b.n	800729c <_dtoa_r+0x2d4>
 80072b8:	636f4361 	.word	0x636f4361
 80072bc:	3fd287a7 	.word	0x3fd287a7
 80072c0:	8b60c8b3 	.word	0x8b60c8b3
 80072c4:	3fc68a28 	.word	0x3fc68a28
 80072c8:	509f79fb 	.word	0x509f79fb
 80072cc:	3fd34413 	.word	0x3fd34413
 80072d0:	7ff00000 	.word	0x7ff00000
 80072d4:	080098a5 	.word	0x080098a5
 80072d8:	0800989c 	.word	0x0800989c
 80072dc:	0800987b 	.word	0x0800987b
 80072e0:	3ff80000 	.word	0x3ff80000
 80072e4:	08009938 	.word	0x08009938
 80072e8:	08009910 	.word	0x08009910
 80072ec:	2601      	movs	r6, #1
 80072ee:	2300      	movs	r3, #0
 80072f0:	9307      	str	r3, [sp, #28]
 80072f2:	9609      	str	r6, [sp, #36]	; 0x24
 80072f4:	f04f 33ff 	mov.w	r3, #4294967295
 80072f8:	9304      	str	r3, [sp, #16]
 80072fa:	9303      	str	r3, [sp, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	2312      	movs	r3, #18
 8007300:	920a      	str	r2, [sp, #40]	; 0x28
 8007302:	e789      	b.n	8007218 <_dtoa_r+0x250>
 8007304:	2301      	movs	r3, #1
 8007306:	9309      	str	r3, [sp, #36]	; 0x24
 8007308:	e7f4      	b.n	80072f4 <_dtoa_r+0x32c>
 800730a:	2301      	movs	r3, #1
 800730c:	9304      	str	r3, [sp, #16]
 800730e:	9303      	str	r3, [sp, #12]
 8007310:	461a      	mov	r2, r3
 8007312:	e7f5      	b.n	8007300 <_dtoa_r+0x338>
 8007314:	686a      	ldr	r2, [r5, #4]
 8007316:	3201      	adds	r2, #1
 8007318:	606a      	str	r2, [r5, #4]
 800731a:	0049      	lsls	r1, r1, #1
 800731c:	e780      	b.n	8007220 <_dtoa_r+0x258>
 800731e:	2502      	movs	r5, #2
 8007320:	e7af      	b.n	8007282 <_dtoa_r+0x2ba>
 8007322:	07f1      	lsls	r1, r6, #31
 8007324:	d508      	bpl.n	8007338 <_dtoa_r+0x370>
 8007326:	4640      	mov	r0, r8
 8007328:	4649      	mov	r1, r9
 800732a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800732e:	f7f9 f97f 	bl	8000630 <__aeabi_dmul>
 8007332:	3501      	adds	r5, #1
 8007334:	4680      	mov	r8, r0
 8007336:	4689      	mov	r9, r1
 8007338:	1076      	asrs	r6, r6, #1
 800733a:	3708      	adds	r7, #8
 800733c:	e7a2      	b.n	8007284 <_dtoa_r+0x2bc>
 800733e:	f000 809d 	beq.w	800747c <_dtoa_r+0x4b4>
 8007342:	f1cb 0600 	rsb	r6, fp, #0
 8007346:	4b9f      	ldr	r3, [pc, #636]	; (80075c4 <_dtoa_r+0x5fc>)
 8007348:	4f9f      	ldr	r7, [pc, #636]	; (80075c8 <_dtoa_r+0x600>)
 800734a:	f006 020f 	and.w	r2, r6, #15
 800734e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007356:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800735a:	f7f9 f969 	bl	8000630 <__aeabi_dmul>
 800735e:	e9cd 0100 	strd	r0, r1, [sp]
 8007362:	1136      	asrs	r6, r6, #4
 8007364:	2300      	movs	r3, #0
 8007366:	2502      	movs	r5, #2
 8007368:	2e00      	cmp	r6, #0
 800736a:	d17c      	bne.n	8007466 <_dtoa_r+0x49e>
 800736c:	2b00      	cmp	r3, #0
 800736e:	d191      	bne.n	8007294 <_dtoa_r+0x2cc>
 8007370:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007372:	2b00      	cmp	r3, #0
 8007374:	f000 8084 	beq.w	8007480 <_dtoa_r+0x4b8>
 8007378:	e9dd 8900 	ldrd	r8, r9, [sp]
 800737c:	2200      	movs	r2, #0
 800737e:	4b93      	ldr	r3, [pc, #588]	; (80075cc <_dtoa_r+0x604>)
 8007380:	4640      	mov	r0, r8
 8007382:	4649      	mov	r1, r9
 8007384:	f7f9 fbc6 	bl	8000b14 <__aeabi_dcmplt>
 8007388:	2800      	cmp	r0, #0
 800738a:	d079      	beq.n	8007480 <_dtoa_r+0x4b8>
 800738c:	9b03      	ldr	r3, [sp, #12]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d076      	beq.n	8007480 <_dtoa_r+0x4b8>
 8007392:	9b04      	ldr	r3, [sp, #16]
 8007394:	2b00      	cmp	r3, #0
 8007396:	dd34      	ble.n	8007402 <_dtoa_r+0x43a>
 8007398:	2200      	movs	r2, #0
 800739a:	4b8d      	ldr	r3, [pc, #564]	; (80075d0 <_dtoa_r+0x608>)
 800739c:	4640      	mov	r0, r8
 800739e:	4649      	mov	r1, r9
 80073a0:	f7f9 f946 	bl	8000630 <__aeabi_dmul>
 80073a4:	e9cd 0100 	strd	r0, r1, [sp]
 80073a8:	9e04      	ldr	r6, [sp, #16]
 80073aa:	f10b 37ff 	add.w	r7, fp, #4294967295
 80073ae:	3501      	adds	r5, #1
 80073b0:	4628      	mov	r0, r5
 80073b2:	f7f9 f8d7 	bl	8000564 <__aeabi_i2d>
 80073b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80073ba:	f7f9 f939 	bl	8000630 <__aeabi_dmul>
 80073be:	2200      	movs	r2, #0
 80073c0:	4b84      	ldr	r3, [pc, #528]	; (80075d4 <_dtoa_r+0x60c>)
 80073c2:	f7f8 ff83 	bl	80002cc <__adddf3>
 80073c6:	4680      	mov	r8, r0
 80073c8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80073cc:	2e00      	cmp	r6, #0
 80073ce:	d15a      	bne.n	8007486 <_dtoa_r+0x4be>
 80073d0:	2200      	movs	r2, #0
 80073d2:	4b81      	ldr	r3, [pc, #516]	; (80075d8 <_dtoa_r+0x610>)
 80073d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073d8:	f7f8 ff76 	bl	80002c8 <__aeabi_dsub>
 80073dc:	4642      	mov	r2, r8
 80073de:	464b      	mov	r3, r9
 80073e0:	e9cd 0100 	strd	r0, r1, [sp]
 80073e4:	f7f9 fbb4 	bl	8000b50 <__aeabi_dcmpgt>
 80073e8:	2800      	cmp	r0, #0
 80073ea:	f040 829b 	bne.w	8007924 <_dtoa_r+0x95c>
 80073ee:	4642      	mov	r2, r8
 80073f0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80073f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073f8:	f7f9 fb8c 	bl	8000b14 <__aeabi_dcmplt>
 80073fc:	2800      	cmp	r0, #0
 80073fe:	f040 828f 	bne.w	8007920 <_dtoa_r+0x958>
 8007402:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007406:	e9cd 2300 	strd	r2, r3, [sp]
 800740a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800740c:	2b00      	cmp	r3, #0
 800740e:	f2c0 8150 	blt.w	80076b2 <_dtoa_r+0x6ea>
 8007412:	f1bb 0f0e 	cmp.w	fp, #14
 8007416:	f300 814c 	bgt.w	80076b2 <_dtoa_r+0x6ea>
 800741a:	4b6a      	ldr	r3, [pc, #424]	; (80075c4 <_dtoa_r+0x5fc>)
 800741c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007420:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007424:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007426:	2b00      	cmp	r3, #0
 8007428:	f280 80da 	bge.w	80075e0 <_dtoa_r+0x618>
 800742c:	9b03      	ldr	r3, [sp, #12]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f300 80d6 	bgt.w	80075e0 <_dtoa_r+0x618>
 8007434:	f040 8273 	bne.w	800791e <_dtoa_r+0x956>
 8007438:	2200      	movs	r2, #0
 800743a:	4b67      	ldr	r3, [pc, #412]	; (80075d8 <_dtoa_r+0x610>)
 800743c:	4640      	mov	r0, r8
 800743e:	4649      	mov	r1, r9
 8007440:	f7f9 f8f6 	bl	8000630 <__aeabi_dmul>
 8007444:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007448:	f7f9 fb78 	bl	8000b3c <__aeabi_dcmpge>
 800744c:	9e03      	ldr	r6, [sp, #12]
 800744e:	4637      	mov	r7, r6
 8007450:	2800      	cmp	r0, #0
 8007452:	f040 824a 	bne.w	80078ea <_dtoa_r+0x922>
 8007456:	9b02      	ldr	r3, [sp, #8]
 8007458:	9a02      	ldr	r2, [sp, #8]
 800745a:	1c5d      	adds	r5, r3, #1
 800745c:	2331      	movs	r3, #49	; 0x31
 800745e:	7013      	strb	r3, [r2, #0]
 8007460:	f10b 0b01 	add.w	fp, fp, #1
 8007464:	e245      	b.n	80078f2 <_dtoa_r+0x92a>
 8007466:	07f2      	lsls	r2, r6, #31
 8007468:	d505      	bpl.n	8007476 <_dtoa_r+0x4ae>
 800746a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800746e:	f7f9 f8df 	bl	8000630 <__aeabi_dmul>
 8007472:	3501      	adds	r5, #1
 8007474:	2301      	movs	r3, #1
 8007476:	1076      	asrs	r6, r6, #1
 8007478:	3708      	adds	r7, #8
 800747a:	e775      	b.n	8007368 <_dtoa_r+0x3a0>
 800747c:	2502      	movs	r5, #2
 800747e:	e777      	b.n	8007370 <_dtoa_r+0x3a8>
 8007480:	465f      	mov	r7, fp
 8007482:	9e03      	ldr	r6, [sp, #12]
 8007484:	e794      	b.n	80073b0 <_dtoa_r+0x3e8>
 8007486:	9a02      	ldr	r2, [sp, #8]
 8007488:	4b4e      	ldr	r3, [pc, #312]	; (80075c4 <_dtoa_r+0x5fc>)
 800748a:	4432      	add	r2, r6
 800748c:	9213      	str	r2, [sp, #76]	; 0x4c
 800748e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007490:	1e71      	subs	r1, r6, #1
 8007492:	2a00      	cmp	r2, #0
 8007494:	d048      	beq.n	8007528 <_dtoa_r+0x560>
 8007496:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800749a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749e:	2000      	movs	r0, #0
 80074a0:	494e      	ldr	r1, [pc, #312]	; (80075dc <_dtoa_r+0x614>)
 80074a2:	f7f9 f9ef 	bl	8000884 <__aeabi_ddiv>
 80074a6:	4642      	mov	r2, r8
 80074a8:	464b      	mov	r3, r9
 80074aa:	f7f8 ff0d 	bl	80002c8 <__aeabi_dsub>
 80074ae:	9d02      	ldr	r5, [sp, #8]
 80074b0:	4680      	mov	r8, r0
 80074b2:	4689      	mov	r9, r1
 80074b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074b8:	f7f9 fb6a 	bl	8000b90 <__aeabi_d2iz>
 80074bc:	4606      	mov	r6, r0
 80074be:	f7f9 f851 	bl	8000564 <__aeabi_i2d>
 80074c2:	4602      	mov	r2, r0
 80074c4:	460b      	mov	r3, r1
 80074c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074ca:	f7f8 fefd 	bl	80002c8 <__aeabi_dsub>
 80074ce:	3630      	adds	r6, #48	; 0x30
 80074d0:	f805 6b01 	strb.w	r6, [r5], #1
 80074d4:	4642      	mov	r2, r8
 80074d6:	464b      	mov	r3, r9
 80074d8:	e9cd 0100 	strd	r0, r1, [sp]
 80074dc:	f7f9 fb1a 	bl	8000b14 <__aeabi_dcmplt>
 80074e0:	2800      	cmp	r0, #0
 80074e2:	d165      	bne.n	80075b0 <_dtoa_r+0x5e8>
 80074e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80074e8:	2000      	movs	r0, #0
 80074ea:	4938      	ldr	r1, [pc, #224]	; (80075cc <_dtoa_r+0x604>)
 80074ec:	f7f8 feec 	bl	80002c8 <__aeabi_dsub>
 80074f0:	4642      	mov	r2, r8
 80074f2:	464b      	mov	r3, r9
 80074f4:	f7f9 fb0e 	bl	8000b14 <__aeabi_dcmplt>
 80074f8:	2800      	cmp	r0, #0
 80074fa:	f040 80ba 	bne.w	8007672 <_dtoa_r+0x6aa>
 80074fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007500:	429d      	cmp	r5, r3
 8007502:	f43f af7e 	beq.w	8007402 <_dtoa_r+0x43a>
 8007506:	2200      	movs	r2, #0
 8007508:	4b31      	ldr	r3, [pc, #196]	; (80075d0 <_dtoa_r+0x608>)
 800750a:	4640      	mov	r0, r8
 800750c:	4649      	mov	r1, r9
 800750e:	f7f9 f88f 	bl	8000630 <__aeabi_dmul>
 8007512:	2200      	movs	r2, #0
 8007514:	4680      	mov	r8, r0
 8007516:	4689      	mov	r9, r1
 8007518:	4b2d      	ldr	r3, [pc, #180]	; (80075d0 <_dtoa_r+0x608>)
 800751a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800751e:	f7f9 f887 	bl	8000630 <__aeabi_dmul>
 8007522:	e9cd 0100 	strd	r0, r1, [sp]
 8007526:	e7c5      	b.n	80074b4 <_dtoa_r+0x4ec>
 8007528:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800752c:	4642      	mov	r2, r8
 800752e:	464b      	mov	r3, r9
 8007530:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007534:	f7f9 f87c 	bl	8000630 <__aeabi_dmul>
 8007538:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800753c:	9d02      	ldr	r5, [sp, #8]
 800753e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007542:	f7f9 fb25 	bl	8000b90 <__aeabi_d2iz>
 8007546:	4606      	mov	r6, r0
 8007548:	f7f9 f80c 	bl	8000564 <__aeabi_i2d>
 800754c:	3630      	adds	r6, #48	; 0x30
 800754e:	4602      	mov	r2, r0
 8007550:	460b      	mov	r3, r1
 8007552:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007556:	f7f8 feb7 	bl	80002c8 <__aeabi_dsub>
 800755a:	f805 6b01 	strb.w	r6, [r5], #1
 800755e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007560:	42ab      	cmp	r3, r5
 8007562:	4680      	mov	r8, r0
 8007564:	4689      	mov	r9, r1
 8007566:	f04f 0200 	mov.w	r2, #0
 800756a:	d125      	bne.n	80075b8 <_dtoa_r+0x5f0>
 800756c:	4b1b      	ldr	r3, [pc, #108]	; (80075dc <_dtoa_r+0x614>)
 800756e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007572:	f7f8 feab 	bl	80002cc <__adddf3>
 8007576:	4602      	mov	r2, r0
 8007578:	460b      	mov	r3, r1
 800757a:	4640      	mov	r0, r8
 800757c:	4649      	mov	r1, r9
 800757e:	f7f9 fae7 	bl	8000b50 <__aeabi_dcmpgt>
 8007582:	2800      	cmp	r0, #0
 8007584:	d175      	bne.n	8007672 <_dtoa_r+0x6aa>
 8007586:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800758a:	2000      	movs	r0, #0
 800758c:	4913      	ldr	r1, [pc, #76]	; (80075dc <_dtoa_r+0x614>)
 800758e:	f7f8 fe9b 	bl	80002c8 <__aeabi_dsub>
 8007592:	4602      	mov	r2, r0
 8007594:	460b      	mov	r3, r1
 8007596:	4640      	mov	r0, r8
 8007598:	4649      	mov	r1, r9
 800759a:	f7f9 fabb 	bl	8000b14 <__aeabi_dcmplt>
 800759e:	2800      	cmp	r0, #0
 80075a0:	f43f af2f 	beq.w	8007402 <_dtoa_r+0x43a>
 80075a4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80075a8:	2b30      	cmp	r3, #48	; 0x30
 80075aa:	f105 32ff 	add.w	r2, r5, #4294967295
 80075ae:	d001      	beq.n	80075b4 <_dtoa_r+0x5ec>
 80075b0:	46bb      	mov	fp, r7
 80075b2:	e04d      	b.n	8007650 <_dtoa_r+0x688>
 80075b4:	4615      	mov	r5, r2
 80075b6:	e7f5      	b.n	80075a4 <_dtoa_r+0x5dc>
 80075b8:	4b05      	ldr	r3, [pc, #20]	; (80075d0 <_dtoa_r+0x608>)
 80075ba:	f7f9 f839 	bl	8000630 <__aeabi_dmul>
 80075be:	e9cd 0100 	strd	r0, r1, [sp]
 80075c2:	e7bc      	b.n	800753e <_dtoa_r+0x576>
 80075c4:	08009938 	.word	0x08009938
 80075c8:	08009910 	.word	0x08009910
 80075cc:	3ff00000 	.word	0x3ff00000
 80075d0:	40240000 	.word	0x40240000
 80075d4:	401c0000 	.word	0x401c0000
 80075d8:	40140000 	.word	0x40140000
 80075dc:	3fe00000 	.word	0x3fe00000
 80075e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80075e4:	9d02      	ldr	r5, [sp, #8]
 80075e6:	4642      	mov	r2, r8
 80075e8:	464b      	mov	r3, r9
 80075ea:	4630      	mov	r0, r6
 80075ec:	4639      	mov	r1, r7
 80075ee:	f7f9 f949 	bl	8000884 <__aeabi_ddiv>
 80075f2:	f7f9 facd 	bl	8000b90 <__aeabi_d2iz>
 80075f6:	9000      	str	r0, [sp, #0]
 80075f8:	f7f8 ffb4 	bl	8000564 <__aeabi_i2d>
 80075fc:	4642      	mov	r2, r8
 80075fe:	464b      	mov	r3, r9
 8007600:	f7f9 f816 	bl	8000630 <__aeabi_dmul>
 8007604:	4602      	mov	r2, r0
 8007606:	460b      	mov	r3, r1
 8007608:	4630      	mov	r0, r6
 800760a:	4639      	mov	r1, r7
 800760c:	f7f8 fe5c 	bl	80002c8 <__aeabi_dsub>
 8007610:	9e00      	ldr	r6, [sp, #0]
 8007612:	9f03      	ldr	r7, [sp, #12]
 8007614:	3630      	adds	r6, #48	; 0x30
 8007616:	f805 6b01 	strb.w	r6, [r5], #1
 800761a:	9e02      	ldr	r6, [sp, #8]
 800761c:	1bae      	subs	r6, r5, r6
 800761e:	42b7      	cmp	r7, r6
 8007620:	4602      	mov	r2, r0
 8007622:	460b      	mov	r3, r1
 8007624:	d138      	bne.n	8007698 <_dtoa_r+0x6d0>
 8007626:	f7f8 fe51 	bl	80002cc <__adddf3>
 800762a:	4606      	mov	r6, r0
 800762c:	460f      	mov	r7, r1
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4640      	mov	r0, r8
 8007634:	4649      	mov	r1, r9
 8007636:	f7f9 fa6d 	bl	8000b14 <__aeabi_dcmplt>
 800763a:	b9c8      	cbnz	r0, 8007670 <_dtoa_r+0x6a8>
 800763c:	4632      	mov	r2, r6
 800763e:	463b      	mov	r3, r7
 8007640:	4640      	mov	r0, r8
 8007642:	4649      	mov	r1, r9
 8007644:	f7f9 fa5c 	bl	8000b00 <__aeabi_dcmpeq>
 8007648:	b110      	cbz	r0, 8007650 <_dtoa_r+0x688>
 800764a:	9b00      	ldr	r3, [sp, #0]
 800764c:	07db      	lsls	r3, r3, #31
 800764e:	d40f      	bmi.n	8007670 <_dtoa_r+0x6a8>
 8007650:	4651      	mov	r1, sl
 8007652:	4620      	mov	r0, r4
 8007654:	f001 f83c 	bl	80086d0 <_Bfree>
 8007658:	2300      	movs	r3, #0
 800765a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800765c:	702b      	strb	r3, [r5, #0]
 800765e:	f10b 0301 	add.w	r3, fp, #1
 8007662:	6013      	str	r3, [r2, #0]
 8007664:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007666:	2b00      	cmp	r3, #0
 8007668:	f43f acf8 	beq.w	800705c <_dtoa_r+0x94>
 800766c:	601d      	str	r5, [r3, #0]
 800766e:	e4f5      	b.n	800705c <_dtoa_r+0x94>
 8007670:	465f      	mov	r7, fp
 8007672:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007676:	2a39      	cmp	r2, #57	; 0x39
 8007678:	f105 33ff 	add.w	r3, r5, #4294967295
 800767c:	d106      	bne.n	800768c <_dtoa_r+0x6c4>
 800767e:	9a02      	ldr	r2, [sp, #8]
 8007680:	429a      	cmp	r2, r3
 8007682:	d107      	bne.n	8007694 <_dtoa_r+0x6cc>
 8007684:	2330      	movs	r3, #48	; 0x30
 8007686:	7013      	strb	r3, [r2, #0]
 8007688:	3701      	adds	r7, #1
 800768a:	4613      	mov	r3, r2
 800768c:	781a      	ldrb	r2, [r3, #0]
 800768e:	3201      	adds	r2, #1
 8007690:	701a      	strb	r2, [r3, #0]
 8007692:	e78d      	b.n	80075b0 <_dtoa_r+0x5e8>
 8007694:	461d      	mov	r5, r3
 8007696:	e7ec      	b.n	8007672 <_dtoa_r+0x6aa>
 8007698:	2200      	movs	r2, #0
 800769a:	4ba4      	ldr	r3, [pc, #656]	; (800792c <_dtoa_r+0x964>)
 800769c:	f7f8 ffc8 	bl	8000630 <__aeabi_dmul>
 80076a0:	2200      	movs	r2, #0
 80076a2:	2300      	movs	r3, #0
 80076a4:	4606      	mov	r6, r0
 80076a6:	460f      	mov	r7, r1
 80076a8:	f7f9 fa2a 	bl	8000b00 <__aeabi_dcmpeq>
 80076ac:	2800      	cmp	r0, #0
 80076ae:	d09a      	beq.n	80075e6 <_dtoa_r+0x61e>
 80076b0:	e7ce      	b.n	8007650 <_dtoa_r+0x688>
 80076b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076b4:	2a00      	cmp	r2, #0
 80076b6:	f000 80cd 	beq.w	8007854 <_dtoa_r+0x88c>
 80076ba:	9a07      	ldr	r2, [sp, #28]
 80076bc:	2a01      	cmp	r2, #1
 80076be:	f300 80af 	bgt.w	8007820 <_dtoa_r+0x858>
 80076c2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076c4:	2a00      	cmp	r2, #0
 80076c6:	f000 80a7 	beq.w	8007818 <_dtoa_r+0x850>
 80076ca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80076ce:	9e08      	ldr	r6, [sp, #32]
 80076d0:	9d05      	ldr	r5, [sp, #20]
 80076d2:	9a05      	ldr	r2, [sp, #20]
 80076d4:	441a      	add	r2, r3
 80076d6:	9205      	str	r2, [sp, #20]
 80076d8:	9a06      	ldr	r2, [sp, #24]
 80076da:	2101      	movs	r1, #1
 80076dc:	441a      	add	r2, r3
 80076de:	4620      	mov	r0, r4
 80076e0:	9206      	str	r2, [sp, #24]
 80076e2:	f001 f895 	bl	8008810 <__i2b>
 80076e6:	4607      	mov	r7, r0
 80076e8:	2d00      	cmp	r5, #0
 80076ea:	dd0c      	ble.n	8007706 <_dtoa_r+0x73e>
 80076ec:	9b06      	ldr	r3, [sp, #24]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	dd09      	ble.n	8007706 <_dtoa_r+0x73e>
 80076f2:	42ab      	cmp	r3, r5
 80076f4:	9a05      	ldr	r2, [sp, #20]
 80076f6:	bfa8      	it	ge
 80076f8:	462b      	movge	r3, r5
 80076fa:	1ad2      	subs	r2, r2, r3
 80076fc:	9205      	str	r2, [sp, #20]
 80076fe:	9a06      	ldr	r2, [sp, #24]
 8007700:	1aed      	subs	r5, r5, r3
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	9306      	str	r3, [sp, #24]
 8007706:	9b08      	ldr	r3, [sp, #32]
 8007708:	b1f3      	cbz	r3, 8007748 <_dtoa_r+0x780>
 800770a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 80a5 	beq.w	800785c <_dtoa_r+0x894>
 8007712:	2e00      	cmp	r6, #0
 8007714:	dd10      	ble.n	8007738 <_dtoa_r+0x770>
 8007716:	4639      	mov	r1, r7
 8007718:	4632      	mov	r2, r6
 800771a:	4620      	mov	r0, r4
 800771c:	f001 f90e 	bl	800893c <__pow5mult>
 8007720:	4652      	mov	r2, sl
 8007722:	4601      	mov	r1, r0
 8007724:	4607      	mov	r7, r0
 8007726:	4620      	mov	r0, r4
 8007728:	f001 f87b 	bl	8008822 <__multiply>
 800772c:	4651      	mov	r1, sl
 800772e:	4680      	mov	r8, r0
 8007730:	4620      	mov	r0, r4
 8007732:	f000 ffcd 	bl	80086d0 <_Bfree>
 8007736:	46c2      	mov	sl, r8
 8007738:	9b08      	ldr	r3, [sp, #32]
 800773a:	1b9a      	subs	r2, r3, r6
 800773c:	d004      	beq.n	8007748 <_dtoa_r+0x780>
 800773e:	4651      	mov	r1, sl
 8007740:	4620      	mov	r0, r4
 8007742:	f001 f8fb 	bl	800893c <__pow5mult>
 8007746:	4682      	mov	sl, r0
 8007748:	2101      	movs	r1, #1
 800774a:	4620      	mov	r0, r4
 800774c:	f001 f860 	bl	8008810 <__i2b>
 8007750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007752:	2b00      	cmp	r3, #0
 8007754:	4606      	mov	r6, r0
 8007756:	f340 8083 	ble.w	8007860 <_dtoa_r+0x898>
 800775a:	461a      	mov	r2, r3
 800775c:	4601      	mov	r1, r0
 800775e:	4620      	mov	r0, r4
 8007760:	f001 f8ec 	bl	800893c <__pow5mult>
 8007764:	9b07      	ldr	r3, [sp, #28]
 8007766:	2b01      	cmp	r3, #1
 8007768:	4606      	mov	r6, r0
 800776a:	dd7c      	ble.n	8007866 <_dtoa_r+0x89e>
 800776c:	f04f 0800 	mov.w	r8, #0
 8007770:	6933      	ldr	r3, [r6, #16]
 8007772:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007776:	6918      	ldr	r0, [r3, #16]
 8007778:	f000 fffc 	bl	8008774 <__hi0bits>
 800777c:	f1c0 0020 	rsb	r0, r0, #32
 8007780:	9b06      	ldr	r3, [sp, #24]
 8007782:	4418      	add	r0, r3
 8007784:	f010 001f 	ands.w	r0, r0, #31
 8007788:	f000 8096 	beq.w	80078b8 <_dtoa_r+0x8f0>
 800778c:	f1c0 0320 	rsb	r3, r0, #32
 8007790:	2b04      	cmp	r3, #4
 8007792:	f340 8087 	ble.w	80078a4 <_dtoa_r+0x8dc>
 8007796:	9b05      	ldr	r3, [sp, #20]
 8007798:	f1c0 001c 	rsb	r0, r0, #28
 800779c:	4403      	add	r3, r0
 800779e:	9305      	str	r3, [sp, #20]
 80077a0:	9b06      	ldr	r3, [sp, #24]
 80077a2:	4405      	add	r5, r0
 80077a4:	4403      	add	r3, r0
 80077a6:	9306      	str	r3, [sp, #24]
 80077a8:	9b05      	ldr	r3, [sp, #20]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	dd05      	ble.n	80077ba <_dtoa_r+0x7f2>
 80077ae:	4651      	mov	r1, sl
 80077b0:	461a      	mov	r2, r3
 80077b2:	4620      	mov	r0, r4
 80077b4:	f001 f910 	bl	80089d8 <__lshift>
 80077b8:	4682      	mov	sl, r0
 80077ba:	9b06      	ldr	r3, [sp, #24]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	dd05      	ble.n	80077cc <_dtoa_r+0x804>
 80077c0:	4631      	mov	r1, r6
 80077c2:	461a      	mov	r2, r3
 80077c4:	4620      	mov	r0, r4
 80077c6:	f001 f907 	bl	80089d8 <__lshift>
 80077ca:	4606      	mov	r6, r0
 80077cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d074      	beq.n	80078bc <_dtoa_r+0x8f4>
 80077d2:	4631      	mov	r1, r6
 80077d4:	4650      	mov	r0, sl
 80077d6:	f001 f950 	bl	8008a7a <__mcmp>
 80077da:	2800      	cmp	r0, #0
 80077dc:	da6e      	bge.n	80078bc <_dtoa_r+0x8f4>
 80077de:	2300      	movs	r3, #0
 80077e0:	4651      	mov	r1, sl
 80077e2:	220a      	movs	r2, #10
 80077e4:	4620      	mov	r0, r4
 80077e6:	f000 ff8a 	bl	80086fe <__multadd>
 80077ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077ec:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077f0:	4682      	mov	sl, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	f000 81a8 	beq.w	8007b48 <_dtoa_r+0xb80>
 80077f8:	2300      	movs	r3, #0
 80077fa:	4639      	mov	r1, r7
 80077fc:	220a      	movs	r2, #10
 80077fe:	4620      	mov	r0, r4
 8007800:	f000 ff7d 	bl	80086fe <__multadd>
 8007804:	9b04      	ldr	r3, [sp, #16]
 8007806:	2b00      	cmp	r3, #0
 8007808:	4607      	mov	r7, r0
 800780a:	f300 80c8 	bgt.w	800799e <_dtoa_r+0x9d6>
 800780e:	9b07      	ldr	r3, [sp, #28]
 8007810:	2b02      	cmp	r3, #2
 8007812:	f340 80c4 	ble.w	800799e <_dtoa_r+0x9d6>
 8007816:	e059      	b.n	80078cc <_dtoa_r+0x904>
 8007818:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800781a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800781e:	e756      	b.n	80076ce <_dtoa_r+0x706>
 8007820:	9b03      	ldr	r3, [sp, #12]
 8007822:	1e5e      	subs	r6, r3, #1
 8007824:	9b08      	ldr	r3, [sp, #32]
 8007826:	42b3      	cmp	r3, r6
 8007828:	bfbf      	itttt	lt
 800782a:	9b08      	ldrlt	r3, [sp, #32]
 800782c:	9608      	strlt	r6, [sp, #32]
 800782e:	1af2      	sublt	r2, r6, r3
 8007830:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007832:	bfb6      	itet	lt
 8007834:	189b      	addlt	r3, r3, r2
 8007836:	1b9e      	subge	r6, r3, r6
 8007838:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800783a:	9b03      	ldr	r3, [sp, #12]
 800783c:	bfb8      	it	lt
 800783e:	2600      	movlt	r6, #0
 8007840:	2b00      	cmp	r3, #0
 8007842:	bfb9      	ittee	lt
 8007844:	9b05      	ldrlt	r3, [sp, #20]
 8007846:	9a03      	ldrlt	r2, [sp, #12]
 8007848:	9d05      	ldrge	r5, [sp, #20]
 800784a:	9b03      	ldrge	r3, [sp, #12]
 800784c:	bfbc      	itt	lt
 800784e:	1a9d      	sublt	r5, r3, r2
 8007850:	2300      	movlt	r3, #0
 8007852:	e73e      	b.n	80076d2 <_dtoa_r+0x70a>
 8007854:	9e08      	ldr	r6, [sp, #32]
 8007856:	9d05      	ldr	r5, [sp, #20]
 8007858:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800785a:	e745      	b.n	80076e8 <_dtoa_r+0x720>
 800785c:	9a08      	ldr	r2, [sp, #32]
 800785e:	e76e      	b.n	800773e <_dtoa_r+0x776>
 8007860:	9b07      	ldr	r3, [sp, #28]
 8007862:	2b01      	cmp	r3, #1
 8007864:	dc19      	bgt.n	800789a <_dtoa_r+0x8d2>
 8007866:	9b00      	ldr	r3, [sp, #0]
 8007868:	b9bb      	cbnz	r3, 800789a <_dtoa_r+0x8d2>
 800786a:	9b01      	ldr	r3, [sp, #4]
 800786c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007870:	b99b      	cbnz	r3, 800789a <_dtoa_r+0x8d2>
 8007872:	9b01      	ldr	r3, [sp, #4]
 8007874:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007878:	0d1b      	lsrs	r3, r3, #20
 800787a:	051b      	lsls	r3, r3, #20
 800787c:	b183      	cbz	r3, 80078a0 <_dtoa_r+0x8d8>
 800787e:	9b05      	ldr	r3, [sp, #20]
 8007880:	3301      	adds	r3, #1
 8007882:	9305      	str	r3, [sp, #20]
 8007884:	9b06      	ldr	r3, [sp, #24]
 8007886:	3301      	adds	r3, #1
 8007888:	9306      	str	r3, [sp, #24]
 800788a:	f04f 0801 	mov.w	r8, #1
 800788e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007890:	2b00      	cmp	r3, #0
 8007892:	f47f af6d 	bne.w	8007770 <_dtoa_r+0x7a8>
 8007896:	2001      	movs	r0, #1
 8007898:	e772      	b.n	8007780 <_dtoa_r+0x7b8>
 800789a:	f04f 0800 	mov.w	r8, #0
 800789e:	e7f6      	b.n	800788e <_dtoa_r+0x8c6>
 80078a0:	4698      	mov	r8, r3
 80078a2:	e7f4      	b.n	800788e <_dtoa_r+0x8c6>
 80078a4:	d080      	beq.n	80077a8 <_dtoa_r+0x7e0>
 80078a6:	9a05      	ldr	r2, [sp, #20]
 80078a8:	331c      	adds	r3, #28
 80078aa:	441a      	add	r2, r3
 80078ac:	9205      	str	r2, [sp, #20]
 80078ae:	9a06      	ldr	r2, [sp, #24]
 80078b0:	441a      	add	r2, r3
 80078b2:	441d      	add	r5, r3
 80078b4:	4613      	mov	r3, r2
 80078b6:	e776      	b.n	80077a6 <_dtoa_r+0x7de>
 80078b8:	4603      	mov	r3, r0
 80078ba:	e7f4      	b.n	80078a6 <_dtoa_r+0x8de>
 80078bc:	9b03      	ldr	r3, [sp, #12]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	dc36      	bgt.n	8007930 <_dtoa_r+0x968>
 80078c2:	9b07      	ldr	r3, [sp, #28]
 80078c4:	2b02      	cmp	r3, #2
 80078c6:	dd33      	ble.n	8007930 <_dtoa_r+0x968>
 80078c8:	9b03      	ldr	r3, [sp, #12]
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	9b04      	ldr	r3, [sp, #16]
 80078ce:	b963      	cbnz	r3, 80078ea <_dtoa_r+0x922>
 80078d0:	4631      	mov	r1, r6
 80078d2:	2205      	movs	r2, #5
 80078d4:	4620      	mov	r0, r4
 80078d6:	f000 ff12 	bl	80086fe <__multadd>
 80078da:	4601      	mov	r1, r0
 80078dc:	4606      	mov	r6, r0
 80078de:	4650      	mov	r0, sl
 80078e0:	f001 f8cb 	bl	8008a7a <__mcmp>
 80078e4:	2800      	cmp	r0, #0
 80078e6:	f73f adb6 	bgt.w	8007456 <_dtoa_r+0x48e>
 80078ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ec:	9d02      	ldr	r5, [sp, #8]
 80078ee:	ea6f 0b03 	mvn.w	fp, r3
 80078f2:	2300      	movs	r3, #0
 80078f4:	9303      	str	r3, [sp, #12]
 80078f6:	4631      	mov	r1, r6
 80078f8:	4620      	mov	r0, r4
 80078fa:	f000 fee9 	bl	80086d0 <_Bfree>
 80078fe:	2f00      	cmp	r7, #0
 8007900:	f43f aea6 	beq.w	8007650 <_dtoa_r+0x688>
 8007904:	9b03      	ldr	r3, [sp, #12]
 8007906:	b12b      	cbz	r3, 8007914 <_dtoa_r+0x94c>
 8007908:	42bb      	cmp	r3, r7
 800790a:	d003      	beq.n	8007914 <_dtoa_r+0x94c>
 800790c:	4619      	mov	r1, r3
 800790e:	4620      	mov	r0, r4
 8007910:	f000 fede 	bl	80086d0 <_Bfree>
 8007914:	4639      	mov	r1, r7
 8007916:	4620      	mov	r0, r4
 8007918:	f000 feda 	bl	80086d0 <_Bfree>
 800791c:	e698      	b.n	8007650 <_dtoa_r+0x688>
 800791e:	2600      	movs	r6, #0
 8007920:	4637      	mov	r7, r6
 8007922:	e7e2      	b.n	80078ea <_dtoa_r+0x922>
 8007924:	46bb      	mov	fp, r7
 8007926:	4637      	mov	r7, r6
 8007928:	e595      	b.n	8007456 <_dtoa_r+0x48e>
 800792a:	bf00      	nop
 800792c:	40240000 	.word	0x40240000
 8007930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007932:	bb93      	cbnz	r3, 800799a <_dtoa_r+0x9d2>
 8007934:	9b03      	ldr	r3, [sp, #12]
 8007936:	9304      	str	r3, [sp, #16]
 8007938:	9d02      	ldr	r5, [sp, #8]
 800793a:	4631      	mov	r1, r6
 800793c:	4650      	mov	r0, sl
 800793e:	f7ff fab5 	bl	8006eac <quorem>
 8007942:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007946:	f805 9b01 	strb.w	r9, [r5], #1
 800794a:	9b02      	ldr	r3, [sp, #8]
 800794c:	9a04      	ldr	r2, [sp, #16]
 800794e:	1aeb      	subs	r3, r5, r3
 8007950:	429a      	cmp	r2, r3
 8007952:	f300 80dc 	bgt.w	8007b0e <_dtoa_r+0xb46>
 8007956:	9b02      	ldr	r3, [sp, #8]
 8007958:	2a01      	cmp	r2, #1
 800795a:	bfac      	ite	ge
 800795c:	189b      	addge	r3, r3, r2
 800795e:	3301      	addlt	r3, #1
 8007960:	4698      	mov	r8, r3
 8007962:	2300      	movs	r3, #0
 8007964:	9303      	str	r3, [sp, #12]
 8007966:	4651      	mov	r1, sl
 8007968:	2201      	movs	r2, #1
 800796a:	4620      	mov	r0, r4
 800796c:	f001 f834 	bl	80089d8 <__lshift>
 8007970:	4631      	mov	r1, r6
 8007972:	4682      	mov	sl, r0
 8007974:	f001 f881 	bl	8008a7a <__mcmp>
 8007978:	2800      	cmp	r0, #0
 800797a:	f300 808d 	bgt.w	8007a98 <_dtoa_r+0xad0>
 800797e:	d103      	bne.n	8007988 <_dtoa_r+0x9c0>
 8007980:	f019 0f01 	tst.w	r9, #1
 8007984:	f040 8088 	bne.w	8007a98 <_dtoa_r+0xad0>
 8007988:	4645      	mov	r5, r8
 800798a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800798e:	2b30      	cmp	r3, #48	; 0x30
 8007990:	f105 32ff 	add.w	r2, r5, #4294967295
 8007994:	d1af      	bne.n	80078f6 <_dtoa_r+0x92e>
 8007996:	4615      	mov	r5, r2
 8007998:	e7f7      	b.n	800798a <_dtoa_r+0x9c2>
 800799a:	9b03      	ldr	r3, [sp, #12]
 800799c:	9304      	str	r3, [sp, #16]
 800799e:	2d00      	cmp	r5, #0
 80079a0:	dd05      	ble.n	80079ae <_dtoa_r+0x9e6>
 80079a2:	4639      	mov	r1, r7
 80079a4:	462a      	mov	r2, r5
 80079a6:	4620      	mov	r0, r4
 80079a8:	f001 f816 	bl	80089d8 <__lshift>
 80079ac:	4607      	mov	r7, r0
 80079ae:	f1b8 0f00 	cmp.w	r8, #0
 80079b2:	d04c      	beq.n	8007a4e <_dtoa_r+0xa86>
 80079b4:	6879      	ldr	r1, [r7, #4]
 80079b6:	4620      	mov	r0, r4
 80079b8:	f000 fe56 	bl	8008668 <_Balloc>
 80079bc:	693a      	ldr	r2, [r7, #16]
 80079be:	3202      	adds	r2, #2
 80079c0:	4605      	mov	r5, r0
 80079c2:	0092      	lsls	r2, r2, #2
 80079c4:	f107 010c 	add.w	r1, r7, #12
 80079c8:	300c      	adds	r0, #12
 80079ca:	f000 fe35 	bl	8008638 <memcpy>
 80079ce:	2201      	movs	r2, #1
 80079d0:	4629      	mov	r1, r5
 80079d2:	4620      	mov	r0, r4
 80079d4:	f001 f800 	bl	80089d8 <__lshift>
 80079d8:	9b00      	ldr	r3, [sp, #0]
 80079da:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80079de:	9703      	str	r7, [sp, #12]
 80079e0:	f003 0301 	and.w	r3, r3, #1
 80079e4:	4607      	mov	r7, r0
 80079e6:	9305      	str	r3, [sp, #20]
 80079e8:	4631      	mov	r1, r6
 80079ea:	4650      	mov	r0, sl
 80079ec:	f7ff fa5e 	bl	8006eac <quorem>
 80079f0:	9903      	ldr	r1, [sp, #12]
 80079f2:	4605      	mov	r5, r0
 80079f4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079f8:	4650      	mov	r0, sl
 80079fa:	f001 f83e 	bl	8008a7a <__mcmp>
 80079fe:	463a      	mov	r2, r7
 8007a00:	9000      	str	r0, [sp, #0]
 8007a02:	4631      	mov	r1, r6
 8007a04:	4620      	mov	r0, r4
 8007a06:	f001 f852 	bl	8008aae <__mdiff>
 8007a0a:	68c3      	ldr	r3, [r0, #12]
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	bb03      	cbnz	r3, 8007a52 <_dtoa_r+0xa8a>
 8007a10:	4601      	mov	r1, r0
 8007a12:	9006      	str	r0, [sp, #24]
 8007a14:	4650      	mov	r0, sl
 8007a16:	f001 f830 	bl	8008a7a <__mcmp>
 8007a1a:	9a06      	ldr	r2, [sp, #24]
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	4611      	mov	r1, r2
 8007a20:	4620      	mov	r0, r4
 8007a22:	9306      	str	r3, [sp, #24]
 8007a24:	f000 fe54 	bl	80086d0 <_Bfree>
 8007a28:	9b06      	ldr	r3, [sp, #24]
 8007a2a:	b9a3      	cbnz	r3, 8007a56 <_dtoa_r+0xa8e>
 8007a2c:	9a07      	ldr	r2, [sp, #28]
 8007a2e:	b992      	cbnz	r2, 8007a56 <_dtoa_r+0xa8e>
 8007a30:	9a05      	ldr	r2, [sp, #20]
 8007a32:	b982      	cbnz	r2, 8007a56 <_dtoa_r+0xa8e>
 8007a34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a38:	d029      	beq.n	8007a8e <_dtoa_r+0xac6>
 8007a3a:	9b00      	ldr	r3, [sp, #0]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	dd01      	ble.n	8007a44 <_dtoa_r+0xa7c>
 8007a40:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8007a44:	f108 0501 	add.w	r5, r8, #1
 8007a48:	f888 9000 	strb.w	r9, [r8]
 8007a4c:	e753      	b.n	80078f6 <_dtoa_r+0x92e>
 8007a4e:	4638      	mov	r0, r7
 8007a50:	e7c2      	b.n	80079d8 <_dtoa_r+0xa10>
 8007a52:	2301      	movs	r3, #1
 8007a54:	e7e3      	b.n	8007a1e <_dtoa_r+0xa56>
 8007a56:	9a00      	ldr	r2, [sp, #0]
 8007a58:	2a00      	cmp	r2, #0
 8007a5a:	db04      	blt.n	8007a66 <_dtoa_r+0xa9e>
 8007a5c:	d125      	bne.n	8007aaa <_dtoa_r+0xae2>
 8007a5e:	9a07      	ldr	r2, [sp, #28]
 8007a60:	bb1a      	cbnz	r2, 8007aaa <_dtoa_r+0xae2>
 8007a62:	9a05      	ldr	r2, [sp, #20]
 8007a64:	bb0a      	cbnz	r2, 8007aaa <_dtoa_r+0xae2>
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	ddec      	ble.n	8007a44 <_dtoa_r+0xa7c>
 8007a6a:	4651      	mov	r1, sl
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	4620      	mov	r0, r4
 8007a70:	f000 ffb2 	bl	80089d8 <__lshift>
 8007a74:	4631      	mov	r1, r6
 8007a76:	4682      	mov	sl, r0
 8007a78:	f000 ffff 	bl	8008a7a <__mcmp>
 8007a7c:	2800      	cmp	r0, #0
 8007a7e:	dc03      	bgt.n	8007a88 <_dtoa_r+0xac0>
 8007a80:	d1e0      	bne.n	8007a44 <_dtoa_r+0xa7c>
 8007a82:	f019 0f01 	tst.w	r9, #1
 8007a86:	d0dd      	beq.n	8007a44 <_dtoa_r+0xa7c>
 8007a88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007a8c:	d1d8      	bne.n	8007a40 <_dtoa_r+0xa78>
 8007a8e:	2339      	movs	r3, #57	; 0x39
 8007a90:	f888 3000 	strb.w	r3, [r8]
 8007a94:	f108 0801 	add.w	r8, r8, #1
 8007a98:	4645      	mov	r5, r8
 8007a9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007a9e:	2b39      	cmp	r3, #57	; 0x39
 8007aa0:	f105 32ff 	add.w	r2, r5, #4294967295
 8007aa4:	d03b      	beq.n	8007b1e <_dtoa_r+0xb56>
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	e040      	b.n	8007b2c <_dtoa_r+0xb64>
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f108 0501 	add.w	r5, r8, #1
 8007ab0:	dd05      	ble.n	8007abe <_dtoa_r+0xaf6>
 8007ab2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007ab6:	d0ea      	beq.n	8007a8e <_dtoa_r+0xac6>
 8007ab8:	f109 0901 	add.w	r9, r9, #1
 8007abc:	e7c4      	b.n	8007a48 <_dtoa_r+0xa80>
 8007abe:	9b02      	ldr	r3, [sp, #8]
 8007ac0:	9a04      	ldr	r2, [sp, #16]
 8007ac2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8007ac6:	1aeb      	subs	r3, r5, r3
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	46a8      	mov	r8, r5
 8007acc:	f43f af4b 	beq.w	8007966 <_dtoa_r+0x99e>
 8007ad0:	4651      	mov	r1, sl
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	220a      	movs	r2, #10
 8007ad6:	4620      	mov	r0, r4
 8007ad8:	f000 fe11 	bl	80086fe <__multadd>
 8007adc:	9b03      	ldr	r3, [sp, #12]
 8007ade:	9903      	ldr	r1, [sp, #12]
 8007ae0:	42bb      	cmp	r3, r7
 8007ae2:	4682      	mov	sl, r0
 8007ae4:	f04f 0300 	mov.w	r3, #0
 8007ae8:	f04f 020a 	mov.w	r2, #10
 8007aec:	4620      	mov	r0, r4
 8007aee:	d104      	bne.n	8007afa <_dtoa_r+0xb32>
 8007af0:	f000 fe05 	bl	80086fe <__multadd>
 8007af4:	9003      	str	r0, [sp, #12]
 8007af6:	4607      	mov	r7, r0
 8007af8:	e776      	b.n	80079e8 <_dtoa_r+0xa20>
 8007afa:	f000 fe00 	bl	80086fe <__multadd>
 8007afe:	2300      	movs	r3, #0
 8007b00:	9003      	str	r0, [sp, #12]
 8007b02:	220a      	movs	r2, #10
 8007b04:	4639      	mov	r1, r7
 8007b06:	4620      	mov	r0, r4
 8007b08:	f000 fdf9 	bl	80086fe <__multadd>
 8007b0c:	e7f3      	b.n	8007af6 <_dtoa_r+0xb2e>
 8007b0e:	4651      	mov	r1, sl
 8007b10:	2300      	movs	r3, #0
 8007b12:	220a      	movs	r2, #10
 8007b14:	4620      	mov	r0, r4
 8007b16:	f000 fdf2 	bl	80086fe <__multadd>
 8007b1a:	4682      	mov	sl, r0
 8007b1c:	e70d      	b.n	800793a <_dtoa_r+0x972>
 8007b1e:	9b02      	ldr	r3, [sp, #8]
 8007b20:	4293      	cmp	r3, r2
 8007b22:	d105      	bne.n	8007b30 <_dtoa_r+0xb68>
 8007b24:	9a02      	ldr	r2, [sp, #8]
 8007b26:	f10b 0b01 	add.w	fp, fp, #1
 8007b2a:	2331      	movs	r3, #49	; 0x31
 8007b2c:	7013      	strb	r3, [r2, #0]
 8007b2e:	e6e2      	b.n	80078f6 <_dtoa_r+0x92e>
 8007b30:	4615      	mov	r5, r2
 8007b32:	e7b2      	b.n	8007a9a <_dtoa_r+0xad2>
 8007b34:	4b09      	ldr	r3, [pc, #36]	; (8007b5c <_dtoa_r+0xb94>)
 8007b36:	f7ff baae 	b.w	8007096 <_dtoa_r+0xce>
 8007b3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f47f aa88 	bne.w	8007052 <_dtoa_r+0x8a>
 8007b42:	4b07      	ldr	r3, [pc, #28]	; (8007b60 <_dtoa_r+0xb98>)
 8007b44:	f7ff baa7 	b.w	8007096 <_dtoa_r+0xce>
 8007b48:	9b04      	ldr	r3, [sp, #16]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	f73f aef4 	bgt.w	8007938 <_dtoa_r+0x970>
 8007b50:	9b07      	ldr	r3, [sp, #28]
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	f77f aef0 	ble.w	8007938 <_dtoa_r+0x970>
 8007b58:	e6b8      	b.n	80078cc <_dtoa_r+0x904>
 8007b5a:	bf00      	nop
 8007b5c:	0800987a 	.word	0x0800987a
 8007b60:	0800989c 	.word	0x0800989c

08007b64 <__sflush_r>:
 8007b64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b68:	b293      	uxth	r3, r2
 8007b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6e:	4605      	mov	r5, r0
 8007b70:	0718      	lsls	r0, r3, #28
 8007b72:	460c      	mov	r4, r1
 8007b74:	d461      	bmi.n	8007c3a <__sflush_r+0xd6>
 8007b76:	684b      	ldr	r3, [r1, #4]
 8007b78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	818a      	strh	r2, [r1, #12]
 8007b80:	dc05      	bgt.n	8007b8e <__sflush_r+0x2a>
 8007b82:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	dc02      	bgt.n	8007b8e <__sflush_r+0x2a>
 8007b88:	2000      	movs	r0, #0
 8007b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b8e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b90:	2e00      	cmp	r6, #0
 8007b92:	d0f9      	beq.n	8007b88 <__sflush_r+0x24>
 8007b94:	2300      	movs	r3, #0
 8007b96:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b9a:	682f      	ldr	r7, [r5, #0]
 8007b9c:	602b      	str	r3, [r5, #0]
 8007b9e:	d037      	beq.n	8007c10 <__sflush_r+0xac>
 8007ba0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007ba2:	89a3      	ldrh	r3, [r4, #12]
 8007ba4:	075a      	lsls	r2, r3, #29
 8007ba6:	d505      	bpl.n	8007bb4 <__sflush_r+0x50>
 8007ba8:	6863      	ldr	r3, [r4, #4]
 8007baa:	1ac0      	subs	r0, r0, r3
 8007bac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007bae:	b10b      	cbz	r3, 8007bb4 <__sflush_r+0x50>
 8007bb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007bb2:	1ac0      	subs	r0, r0, r3
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bba:	6a21      	ldr	r1, [r4, #32]
 8007bbc:	4628      	mov	r0, r5
 8007bbe:	47b0      	blx	r6
 8007bc0:	1c43      	adds	r3, r0, #1
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	d106      	bne.n	8007bd4 <__sflush_r+0x70>
 8007bc6:	6829      	ldr	r1, [r5, #0]
 8007bc8:	291d      	cmp	r1, #29
 8007bca:	d84f      	bhi.n	8007c6c <__sflush_r+0x108>
 8007bcc:	4a2d      	ldr	r2, [pc, #180]	; (8007c84 <__sflush_r+0x120>)
 8007bce:	40ca      	lsrs	r2, r1
 8007bd0:	07d6      	lsls	r6, r2, #31
 8007bd2:	d54b      	bpl.n	8007c6c <__sflush_r+0x108>
 8007bd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007bd8:	b21b      	sxth	r3, r3
 8007bda:	2200      	movs	r2, #0
 8007bdc:	6062      	str	r2, [r4, #4]
 8007bde:	04d9      	lsls	r1, r3, #19
 8007be0:	6922      	ldr	r2, [r4, #16]
 8007be2:	81a3      	strh	r3, [r4, #12]
 8007be4:	6022      	str	r2, [r4, #0]
 8007be6:	d504      	bpl.n	8007bf2 <__sflush_r+0x8e>
 8007be8:	1c42      	adds	r2, r0, #1
 8007bea:	d101      	bne.n	8007bf0 <__sflush_r+0x8c>
 8007bec:	682b      	ldr	r3, [r5, #0]
 8007bee:	b903      	cbnz	r3, 8007bf2 <__sflush_r+0x8e>
 8007bf0:	6560      	str	r0, [r4, #84]	; 0x54
 8007bf2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bf4:	602f      	str	r7, [r5, #0]
 8007bf6:	2900      	cmp	r1, #0
 8007bf8:	d0c6      	beq.n	8007b88 <__sflush_r+0x24>
 8007bfa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bfe:	4299      	cmp	r1, r3
 8007c00:	d002      	beq.n	8007c08 <__sflush_r+0xa4>
 8007c02:	4628      	mov	r0, r5
 8007c04:	f000 f9aa 	bl	8007f5c <_free_r>
 8007c08:	2000      	movs	r0, #0
 8007c0a:	6360      	str	r0, [r4, #52]	; 0x34
 8007c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c10:	6a21      	ldr	r1, [r4, #32]
 8007c12:	2301      	movs	r3, #1
 8007c14:	4628      	mov	r0, r5
 8007c16:	47b0      	blx	r6
 8007c18:	1c41      	adds	r1, r0, #1
 8007c1a:	d1c2      	bne.n	8007ba2 <__sflush_r+0x3e>
 8007c1c:	682b      	ldr	r3, [r5, #0]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0bf      	beq.n	8007ba2 <__sflush_r+0x3e>
 8007c22:	2b1d      	cmp	r3, #29
 8007c24:	d001      	beq.n	8007c2a <__sflush_r+0xc6>
 8007c26:	2b16      	cmp	r3, #22
 8007c28:	d101      	bne.n	8007c2e <__sflush_r+0xca>
 8007c2a:	602f      	str	r7, [r5, #0]
 8007c2c:	e7ac      	b.n	8007b88 <__sflush_r+0x24>
 8007c2e:	89a3      	ldrh	r3, [r4, #12]
 8007c30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c34:	81a3      	strh	r3, [r4, #12]
 8007c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c3a:	690f      	ldr	r7, [r1, #16]
 8007c3c:	2f00      	cmp	r7, #0
 8007c3e:	d0a3      	beq.n	8007b88 <__sflush_r+0x24>
 8007c40:	079b      	lsls	r3, r3, #30
 8007c42:	680e      	ldr	r6, [r1, #0]
 8007c44:	bf08      	it	eq
 8007c46:	694b      	ldreq	r3, [r1, #20]
 8007c48:	600f      	str	r7, [r1, #0]
 8007c4a:	bf18      	it	ne
 8007c4c:	2300      	movne	r3, #0
 8007c4e:	eba6 0807 	sub.w	r8, r6, r7
 8007c52:	608b      	str	r3, [r1, #8]
 8007c54:	f1b8 0f00 	cmp.w	r8, #0
 8007c58:	dd96      	ble.n	8007b88 <__sflush_r+0x24>
 8007c5a:	4643      	mov	r3, r8
 8007c5c:	463a      	mov	r2, r7
 8007c5e:	6a21      	ldr	r1, [r4, #32]
 8007c60:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b0      	blx	r6
 8007c66:	2800      	cmp	r0, #0
 8007c68:	dc07      	bgt.n	8007c7a <__sflush_r+0x116>
 8007c6a:	89a3      	ldrh	r3, [r4, #12]
 8007c6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c70:	81a3      	strh	r3, [r4, #12]
 8007c72:	f04f 30ff 	mov.w	r0, #4294967295
 8007c76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7a:	4407      	add	r7, r0
 8007c7c:	eba8 0800 	sub.w	r8, r8, r0
 8007c80:	e7e8      	b.n	8007c54 <__sflush_r+0xf0>
 8007c82:	bf00      	nop
 8007c84:	20400001 	.word	0x20400001

08007c88 <_fflush_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	690b      	ldr	r3, [r1, #16]
 8007c8c:	4605      	mov	r5, r0
 8007c8e:	460c      	mov	r4, r1
 8007c90:	b913      	cbnz	r3, 8007c98 <_fflush_r+0x10>
 8007c92:	2500      	movs	r5, #0
 8007c94:	4628      	mov	r0, r5
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	b118      	cbz	r0, 8007ca2 <_fflush_r+0x1a>
 8007c9a:	6983      	ldr	r3, [r0, #24]
 8007c9c:	b90b      	cbnz	r3, 8007ca2 <_fflush_r+0x1a>
 8007c9e:	f000 f887 	bl	8007db0 <__sinit>
 8007ca2:	4b14      	ldr	r3, [pc, #80]	; (8007cf4 <_fflush_r+0x6c>)
 8007ca4:	429c      	cmp	r4, r3
 8007ca6:	d11b      	bne.n	8007ce0 <_fflush_r+0x58>
 8007ca8:	686c      	ldr	r4, [r5, #4]
 8007caa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d0ef      	beq.n	8007c92 <_fflush_r+0xa>
 8007cb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007cb4:	07d0      	lsls	r0, r2, #31
 8007cb6:	d404      	bmi.n	8007cc2 <_fflush_r+0x3a>
 8007cb8:	0599      	lsls	r1, r3, #22
 8007cba:	d402      	bmi.n	8007cc2 <_fflush_r+0x3a>
 8007cbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cbe:	f000 fa37 	bl	8008130 <__retarget_lock_acquire_recursive>
 8007cc2:	4628      	mov	r0, r5
 8007cc4:	4621      	mov	r1, r4
 8007cc6:	f7ff ff4d 	bl	8007b64 <__sflush_r>
 8007cca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ccc:	07da      	lsls	r2, r3, #31
 8007cce:	4605      	mov	r5, r0
 8007cd0:	d4e0      	bmi.n	8007c94 <_fflush_r+0xc>
 8007cd2:	89a3      	ldrh	r3, [r4, #12]
 8007cd4:	059b      	lsls	r3, r3, #22
 8007cd6:	d4dd      	bmi.n	8007c94 <_fflush_r+0xc>
 8007cd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007cda:	f000 fa2a 	bl	8008132 <__retarget_lock_release_recursive>
 8007cde:	e7d9      	b.n	8007c94 <_fflush_r+0xc>
 8007ce0:	4b05      	ldr	r3, [pc, #20]	; (8007cf8 <_fflush_r+0x70>)
 8007ce2:	429c      	cmp	r4, r3
 8007ce4:	d101      	bne.n	8007cea <_fflush_r+0x62>
 8007ce6:	68ac      	ldr	r4, [r5, #8]
 8007ce8:	e7df      	b.n	8007caa <_fflush_r+0x22>
 8007cea:	4b04      	ldr	r3, [pc, #16]	; (8007cfc <_fflush_r+0x74>)
 8007cec:	429c      	cmp	r4, r3
 8007cee:	bf08      	it	eq
 8007cf0:	68ec      	ldreq	r4, [r5, #12]
 8007cf2:	e7da      	b.n	8007caa <_fflush_r+0x22>
 8007cf4:	080098cc 	.word	0x080098cc
 8007cf8:	080098ec 	.word	0x080098ec
 8007cfc:	080098ac 	.word	0x080098ac

08007d00 <_cleanup_r>:
 8007d00:	4901      	ldr	r1, [pc, #4]	; (8007d08 <_cleanup_r+0x8>)
 8007d02:	f000 b9e7 	b.w	80080d4 <_fwalk_reent>
 8007d06:	bf00      	nop
 8007d08:	08008db9 	.word	0x08008db9

08007d0c <std.isra.0>:
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	b510      	push	{r4, lr}
 8007d10:	4604      	mov	r4, r0
 8007d12:	6003      	str	r3, [r0, #0]
 8007d14:	6043      	str	r3, [r0, #4]
 8007d16:	6083      	str	r3, [r0, #8]
 8007d18:	8181      	strh	r1, [r0, #12]
 8007d1a:	6643      	str	r3, [r0, #100]	; 0x64
 8007d1c:	81c2      	strh	r2, [r0, #14]
 8007d1e:	6103      	str	r3, [r0, #16]
 8007d20:	6143      	str	r3, [r0, #20]
 8007d22:	6183      	str	r3, [r0, #24]
 8007d24:	4619      	mov	r1, r3
 8007d26:	2208      	movs	r2, #8
 8007d28:	305c      	adds	r0, #92	; 0x5c
 8007d2a:	f7fd fedf 	bl	8005aec <memset>
 8007d2e:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <std.isra.0+0x38>)
 8007d30:	6263      	str	r3, [r4, #36]	; 0x24
 8007d32:	4b05      	ldr	r3, [pc, #20]	; (8007d48 <std.isra.0+0x3c>)
 8007d34:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d36:	4b05      	ldr	r3, [pc, #20]	; (8007d4c <std.isra.0+0x40>)
 8007d38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d3a:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <std.isra.0+0x44>)
 8007d3c:	6224      	str	r4, [r4, #32]
 8007d3e:	6323      	str	r3, [r4, #48]	; 0x30
 8007d40:	bd10      	pop	{r4, pc}
 8007d42:	bf00      	nop
 8007d44:	08008c29 	.word	0x08008c29
 8007d48:	08008c4b 	.word	0x08008c4b
 8007d4c:	08008c83 	.word	0x08008c83
 8007d50:	08008ca7 	.word	0x08008ca7

08007d54 <__sfmoreglue>:
 8007d54:	b570      	push	{r4, r5, r6, lr}
 8007d56:	1e4a      	subs	r2, r1, #1
 8007d58:	2568      	movs	r5, #104	; 0x68
 8007d5a:	4355      	muls	r5, r2
 8007d5c:	460e      	mov	r6, r1
 8007d5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d62:	f000 fa5b 	bl	800821c <_malloc_r>
 8007d66:	4604      	mov	r4, r0
 8007d68:	b140      	cbz	r0, 8007d7c <__sfmoreglue+0x28>
 8007d6a:	2100      	movs	r1, #0
 8007d6c:	e880 0042 	stmia.w	r0, {r1, r6}
 8007d70:	300c      	adds	r0, #12
 8007d72:	60a0      	str	r0, [r4, #8]
 8007d74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d78:	f7fd feb8 	bl	8005aec <memset>
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	bd70      	pop	{r4, r5, r6, pc}

08007d80 <__sfp_lock_acquire>:
 8007d80:	4801      	ldr	r0, [pc, #4]	; (8007d88 <__sfp_lock_acquire+0x8>)
 8007d82:	f000 b9d5 	b.w	8008130 <__retarget_lock_acquire_recursive>
 8007d86:	bf00      	nop
 8007d88:	200009ec 	.word	0x200009ec

08007d8c <__sfp_lock_release>:
 8007d8c:	4801      	ldr	r0, [pc, #4]	; (8007d94 <__sfp_lock_release+0x8>)
 8007d8e:	f000 b9d0 	b.w	8008132 <__retarget_lock_release_recursive>
 8007d92:	bf00      	nop
 8007d94:	200009ec 	.word	0x200009ec

08007d98 <__sinit_lock_acquire>:
 8007d98:	4801      	ldr	r0, [pc, #4]	; (8007da0 <__sinit_lock_acquire+0x8>)
 8007d9a:	f000 b9c9 	b.w	8008130 <__retarget_lock_acquire_recursive>
 8007d9e:	bf00      	nop
 8007da0:	200009e7 	.word	0x200009e7

08007da4 <__sinit_lock_release>:
 8007da4:	4801      	ldr	r0, [pc, #4]	; (8007dac <__sinit_lock_release+0x8>)
 8007da6:	f000 b9c4 	b.w	8008132 <__retarget_lock_release_recursive>
 8007daa:	bf00      	nop
 8007dac:	200009e7 	.word	0x200009e7

08007db0 <__sinit>:
 8007db0:	b510      	push	{r4, lr}
 8007db2:	4604      	mov	r4, r0
 8007db4:	f7ff fff0 	bl	8007d98 <__sinit_lock_acquire>
 8007db8:	69a3      	ldr	r3, [r4, #24]
 8007dba:	b11b      	cbz	r3, 8007dc4 <__sinit+0x14>
 8007dbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc0:	f7ff bff0 	b.w	8007da4 <__sinit_lock_release>
 8007dc4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8007dc8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8007dcc:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8007dd0:	4b12      	ldr	r3, [pc, #72]	; (8007e1c <__sinit+0x6c>)
 8007dd2:	4a13      	ldr	r2, [pc, #76]	; (8007e20 <__sinit+0x70>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	62a2      	str	r2, [r4, #40]	; 0x28
 8007dd8:	429c      	cmp	r4, r3
 8007dda:	bf04      	itt	eq
 8007ddc:	2301      	moveq	r3, #1
 8007dde:	61a3      	streq	r3, [r4, #24]
 8007de0:	4620      	mov	r0, r4
 8007de2:	f000 f81f 	bl	8007e24 <__sfp>
 8007de6:	6060      	str	r0, [r4, #4]
 8007de8:	4620      	mov	r0, r4
 8007dea:	f000 f81b 	bl	8007e24 <__sfp>
 8007dee:	60a0      	str	r0, [r4, #8]
 8007df0:	4620      	mov	r0, r4
 8007df2:	f000 f817 	bl	8007e24 <__sfp>
 8007df6:	2200      	movs	r2, #0
 8007df8:	60e0      	str	r0, [r4, #12]
 8007dfa:	2104      	movs	r1, #4
 8007dfc:	6860      	ldr	r0, [r4, #4]
 8007dfe:	f7ff ff85 	bl	8007d0c <std.isra.0>
 8007e02:	2201      	movs	r2, #1
 8007e04:	2109      	movs	r1, #9
 8007e06:	68a0      	ldr	r0, [r4, #8]
 8007e08:	f7ff ff80 	bl	8007d0c <std.isra.0>
 8007e0c:	2202      	movs	r2, #2
 8007e0e:	2112      	movs	r1, #18
 8007e10:	68e0      	ldr	r0, [r4, #12]
 8007e12:	f7ff ff7b 	bl	8007d0c <std.isra.0>
 8007e16:	2301      	movs	r3, #1
 8007e18:	61a3      	str	r3, [r4, #24]
 8007e1a:	e7cf      	b.n	8007dbc <__sinit+0xc>
 8007e1c:	08009844 	.word	0x08009844
 8007e20:	08007d01 	.word	0x08007d01

08007e24 <__sfp>:
 8007e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e26:	4607      	mov	r7, r0
 8007e28:	f7ff ffaa 	bl	8007d80 <__sfp_lock_acquire>
 8007e2c:	4b1f      	ldr	r3, [pc, #124]	; (8007eac <__sfp+0x88>)
 8007e2e:	681e      	ldr	r6, [r3, #0]
 8007e30:	69b3      	ldr	r3, [r6, #24]
 8007e32:	b913      	cbnz	r3, 8007e3a <__sfp+0x16>
 8007e34:	4630      	mov	r0, r6
 8007e36:	f7ff ffbb 	bl	8007db0 <__sinit>
 8007e3a:	36d8      	adds	r6, #216	; 0xd8
 8007e3c:	68b4      	ldr	r4, [r6, #8]
 8007e3e:	6873      	ldr	r3, [r6, #4]
 8007e40:	3b01      	subs	r3, #1
 8007e42:	d503      	bpl.n	8007e4c <__sfp+0x28>
 8007e44:	6833      	ldr	r3, [r6, #0]
 8007e46:	b133      	cbz	r3, 8007e56 <__sfp+0x32>
 8007e48:	6836      	ldr	r6, [r6, #0]
 8007e4a:	e7f7      	b.n	8007e3c <__sfp+0x18>
 8007e4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007e50:	b17d      	cbz	r5, 8007e72 <__sfp+0x4e>
 8007e52:	3468      	adds	r4, #104	; 0x68
 8007e54:	e7f4      	b.n	8007e40 <__sfp+0x1c>
 8007e56:	2104      	movs	r1, #4
 8007e58:	4638      	mov	r0, r7
 8007e5a:	f7ff ff7b 	bl	8007d54 <__sfmoreglue>
 8007e5e:	4604      	mov	r4, r0
 8007e60:	6030      	str	r0, [r6, #0]
 8007e62:	2800      	cmp	r0, #0
 8007e64:	d1f0      	bne.n	8007e48 <__sfp+0x24>
 8007e66:	f7ff ff91 	bl	8007d8c <__sfp_lock_release>
 8007e6a:	230c      	movs	r3, #12
 8007e6c:	603b      	str	r3, [r7, #0]
 8007e6e:	4620      	mov	r0, r4
 8007e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007e76:	81e3      	strh	r3, [r4, #14]
 8007e78:	2301      	movs	r3, #1
 8007e7a:	81a3      	strh	r3, [r4, #12]
 8007e7c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e80:	6665      	str	r5, [r4, #100]	; 0x64
 8007e82:	f000 f953 	bl	800812c <__retarget_lock_init_recursive>
 8007e86:	f7ff ff81 	bl	8007d8c <__sfp_lock_release>
 8007e8a:	6025      	str	r5, [r4, #0]
 8007e8c:	60a5      	str	r5, [r4, #8]
 8007e8e:	6065      	str	r5, [r4, #4]
 8007e90:	6125      	str	r5, [r4, #16]
 8007e92:	6165      	str	r5, [r4, #20]
 8007e94:	61a5      	str	r5, [r4, #24]
 8007e96:	2208      	movs	r2, #8
 8007e98:	4629      	mov	r1, r5
 8007e9a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e9e:	f7fd fe25 	bl	8005aec <memset>
 8007ea2:	6365      	str	r5, [r4, #52]	; 0x34
 8007ea4:	63a5      	str	r5, [r4, #56]	; 0x38
 8007ea6:	64a5      	str	r5, [r4, #72]	; 0x48
 8007ea8:	64e5      	str	r5, [r4, #76]	; 0x4c
 8007eaa:	e7e0      	b.n	8007e6e <__sfp+0x4a>
 8007eac:	08009844 	.word	0x08009844

08007eb0 <_malloc_trim_r>:
 8007eb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007eb4:	4f25      	ldr	r7, [pc, #148]	; (8007f4c <_malloc_trim_r+0x9c>)
 8007eb6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007f58 <_malloc_trim_r+0xa8>
 8007eba:	4689      	mov	r9, r1
 8007ebc:	4606      	mov	r6, r0
 8007ebe:	f000 fbc7 	bl	8008650 <__malloc_lock>
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	685d      	ldr	r5, [r3, #4]
 8007ec6:	f1a8 0411 	sub.w	r4, r8, #17
 8007eca:	f025 0503 	bic.w	r5, r5, #3
 8007ece:	eba4 0409 	sub.w	r4, r4, r9
 8007ed2:	442c      	add	r4, r5
 8007ed4:	fbb4 f4f8 	udiv	r4, r4, r8
 8007ed8:	3c01      	subs	r4, #1
 8007eda:	fb08 f404 	mul.w	r4, r8, r4
 8007ede:	4544      	cmp	r4, r8
 8007ee0:	da05      	bge.n	8007eee <_malloc_trim_r+0x3e>
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f000 fbba 	bl	800865c <__malloc_unlock>
 8007ee8:	2000      	movs	r0, #0
 8007eea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007eee:	2100      	movs	r1, #0
 8007ef0:	4630      	mov	r0, r6
 8007ef2:	f000 fe89 	bl	8008c08 <_sbrk_r>
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	442b      	add	r3, r5
 8007efa:	4298      	cmp	r0, r3
 8007efc:	d1f1      	bne.n	8007ee2 <_malloc_trim_r+0x32>
 8007efe:	4261      	negs	r1, r4
 8007f00:	4630      	mov	r0, r6
 8007f02:	f000 fe81 	bl	8008c08 <_sbrk_r>
 8007f06:	3001      	adds	r0, #1
 8007f08:	d110      	bne.n	8007f2c <_malloc_trim_r+0x7c>
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	4630      	mov	r0, r6
 8007f0e:	f000 fe7b 	bl	8008c08 <_sbrk_r>
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	1a83      	subs	r3, r0, r2
 8007f16:	2b0f      	cmp	r3, #15
 8007f18:	dde3      	ble.n	8007ee2 <_malloc_trim_r+0x32>
 8007f1a:	490d      	ldr	r1, [pc, #52]	; (8007f50 <_malloc_trim_r+0xa0>)
 8007f1c:	6809      	ldr	r1, [r1, #0]
 8007f1e:	1a40      	subs	r0, r0, r1
 8007f20:	490c      	ldr	r1, [pc, #48]	; (8007f54 <_malloc_trim_r+0xa4>)
 8007f22:	f043 0301 	orr.w	r3, r3, #1
 8007f26:	6008      	str	r0, [r1, #0]
 8007f28:	6053      	str	r3, [r2, #4]
 8007f2a:	e7da      	b.n	8007ee2 <_malloc_trim_r+0x32>
 8007f2c:	68bb      	ldr	r3, [r7, #8]
 8007f2e:	4a09      	ldr	r2, [pc, #36]	; (8007f54 <_malloc_trim_r+0xa4>)
 8007f30:	1b2d      	subs	r5, r5, r4
 8007f32:	f045 0501 	orr.w	r5, r5, #1
 8007f36:	605d      	str	r5, [r3, #4]
 8007f38:	6813      	ldr	r3, [r2, #0]
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	1b1c      	subs	r4, r3, r4
 8007f3e:	6014      	str	r4, [r2, #0]
 8007f40:	f000 fb8c 	bl	800865c <__malloc_unlock>
 8007f44:	2001      	movs	r0, #1
 8007f46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f4a:	bf00      	nop
 8007f4c:	20000100 	.word	0x20000100
 8007f50:	20000508 	.word	0x20000508
 8007f54:	20000730 	.word	0x20000730
 8007f58:	00001000 	.word	0x00001000

08007f5c <_free_r>:
 8007f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f60:	4604      	mov	r4, r0
 8007f62:	4688      	mov	r8, r1
 8007f64:	2900      	cmp	r1, #0
 8007f66:	f000 80ab 	beq.w	80080c0 <_free_r+0x164>
 8007f6a:	f000 fb71 	bl	8008650 <__malloc_lock>
 8007f6e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007f72:	4d54      	ldr	r5, [pc, #336]	; (80080c4 <_free_r+0x168>)
 8007f74:	f022 0001 	bic.w	r0, r2, #1
 8007f78:	f1a8 0308 	sub.w	r3, r8, #8
 8007f7c:	181f      	adds	r7, r3, r0
 8007f7e:	68a9      	ldr	r1, [r5, #8]
 8007f80:	687e      	ldr	r6, [r7, #4]
 8007f82:	428f      	cmp	r7, r1
 8007f84:	f026 0603 	bic.w	r6, r6, #3
 8007f88:	f002 0201 	and.w	r2, r2, #1
 8007f8c:	d11b      	bne.n	8007fc6 <_free_r+0x6a>
 8007f8e:	4430      	add	r0, r6
 8007f90:	b93a      	cbnz	r2, 8007fa2 <_free_r+0x46>
 8007f92:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8007f96:	1a9b      	subs	r3, r3, r2
 8007f98:	4410      	add	r0, r2
 8007f9a:	6899      	ldr	r1, [r3, #8]
 8007f9c:	68da      	ldr	r2, [r3, #12]
 8007f9e:	60ca      	str	r2, [r1, #12]
 8007fa0:	6091      	str	r1, [r2, #8]
 8007fa2:	f040 0201 	orr.w	r2, r0, #1
 8007fa6:	605a      	str	r2, [r3, #4]
 8007fa8:	60ab      	str	r3, [r5, #8]
 8007faa:	4b47      	ldr	r3, [pc, #284]	; (80080c8 <_free_r+0x16c>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4298      	cmp	r0, r3
 8007fb0:	d304      	bcc.n	8007fbc <_free_r+0x60>
 8007fb2:	4b46      	ldr	r3, [pc, #280]	; (80080cc <_free_r+0x170>)
 8007fb4:	4620      	mov	r0, r4
 8007fb6:	6819      	ldr	r1, [r3, #0]
 8007fb8:	f7ff ff7a 	bl	8007eb0 <_malloc_trim_r>
 8007fbc:	4620      	mov	r0, r4
 8007fbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007fc2:	f000 bb4b 	b.w	800865c <__malloc_unlock>
 8007fc6:	607e      	str	r6, [r7, #4]
 8007fc8:	2a00      	cmp	r2, #0
 8007fca:	d139      	bne.n	8008040 <_free_r+0xe4>
 8007fcc:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007fd0:	1a5b      	subs	r3, r3, r1
 8007fd2:	4408      	add	r0, r1
 8007fd4:	6899      	ldr	r1, [r3, #8]
 8007fd6:	f105 0e08 	add.w	lr, r5, #8
 8007fda:	4571      	cmp	r1, lr
 8007fdc:	d032      	beq.n	8008044 <_free_r+0xe8>
 8007fde:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8007fe2:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007fe6:	f8ce 1008 	str.w	r1, [lr, #8]
 8007fea:	19b9      	adds	r1, r7, r6
 8007fec:	6849      	ldr	r1, [r1, #4]
 8007fee:	07c9      	lsls	r1, r1, #31
 8007ff0:	d40a      	bmi.n	8008008 <_free_r+0xac>
 8007ff2:	4430      	add	r0, r6
 8007ff4:	68b9      	ldr	r1, [r7, #8]
 8007ff6:	bb3a      	cbnz	r2, 8008048 <_free_r+0xec>
 8007ff8:	4e35      	ldr	r6, [pc, #212]	; (80080d0 <_free_r+0x174>)
 8007ffa:	42b1      	cmp	r1, r6
 8007ffc:	d124      	bne.n	8008048 <_free_r+0xec>
 8007ffe:	616b      	str	r3, [r5, #20]
 8008000:	612b      	str	r3, [r5, #16]
 8008002:	2201      	movs	r2, #1
 8008004:	60d9      	str	r1, [r3, #12]
 8008006:	6099      	str	r1, [r3, #8]
 8008008:	f040 0101 	orr.w	r1, r0, #1
 800800c:	6059      	str	r1, [r3, #4]
 800800e:	5018      	str	r0, [r3, r0]
 8008010:	2a00      	cmp	r2, #0
 8008012:	d1d3      	bne.n	8007fbc <_free_r+0x60>
 8008014:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008018:	d21a      	bcs.n	8008050 <_free_r+0xf4>
 800801a:	08c0      	lsrs	r0, r0, #3
 800801c:	1081      	asrs	r1, r0, #2
 800801e:	2201      	movs	r2, #1
 8008020:	408a      	lsls	r2, r1
 8008022:	6869      	ldr	r1, [r5, #4]
 8008024:	3001      	adds	r0, #1
 8008026:	430a      	orrs	r2, r1
 8008028:	606a      	str	r2, [r5, #4]
 800802a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800802e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8008032:	6099      	str	r1, [r3, #8]
 8008034:	3a08      	subs	r2, #8
 8008036:	60da      	str	r2, [r3, #12]
 8008038:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800803c:	60cb      	str	r3, [r1, #12]
 800803e:	e7bd      	b.n	8007fbc <_free_r+0x60>
 8008040:	2200      	movs	r2, #0
 8008042:	e7d2      	b.n	8007fea <_free_r+0x8e>
 8008044:	2201      	movs	r2, #1
 8008046:	e7d0      	b.n	8007fea <_free_r+0x8e>
 8008048:	68fe      	ldr	r6, [r7, #12]
 800804a:	60ce      	str	r6, [r1, #12]
 800804c:	60b1      	str	r1, [r6, #8]
 800804e:	e7db      	b.n	8008008 <_free_r+0xac>
 8008050:	0a42      	lsrs	r2, r0, #9
 8008052:	2a04      	cmp	r2, #4
 8008054:	d813      	bhi.n	800807e <_free_r+0x122>
 8008056:	0982      	lsrs	r2, r0, #6
 8008058:	3238      	adds	r2, #56	; 0x38
 800805a:	1c51      	adds	r1, r2, #1
 800805c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8008060:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8008064:	428e      	cmp	r6, r1
 8008066:	d124      	bne.n	80080b2 <_free_r+0x156>
 8008068:	2001      	movs	r0, #1
 800806a:	1092      	asrs	r2, r2, #2
 800806c:	fa00 f202 	lsl.w	r2, r0, r2
 8008070:	6868      	ldr	r0, [r5, #4]
 8008072:	4302      	orrs	r2, r0
 8008074:	606a      	str	r2, [r5, #4]
 8008076:	60de      	str	r6, [r3, #12]
 8008078:	6099      	str	r1, [r3, #8]
 800807a:	60b3      	str	r3, [r6, #8]
 800807c:	e7de      	b.n	800803c <_free_r+0xe0>
 800807e:	2a14      	cmp	r2, #20
 8008080:	d801      	bhi.n	8008086 <_free_r+0x12a>
 8008082:	325b      	adds	r2, #91	; 0x5b
 8008084:	e7e9      	b.n	800805a <_free_r+0xfe>
 8008086:	2a54      	cmp	r2, #84	; 0x54
 8008088:	d802      	bhi.n	8008090 <_free_r+0x134>
 800808a:	0b02      	lsrs	r2, r0, #12
 800808c:	326e      	adds	r2, #110	; 0x6e
 800808e:	e7e4      	b.n	800805a <_free_r+0xfe>
 8008090:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008094:	d802      	bhi.n	800809c <_free_r+0x140>
 8008096:	0bc2      	lsrs	r2, r0, #15
 8008098:	3277      	adds	r2, #119	; 0x77
 800809a:	e7de      	b.n	800805a <_free_r+0xfe>
 800809c:	f240 5154 	movw	r1, #1364	; 0x554
 80080a0:	428a      	cmp	r2, r1
 80080a2:	bf9a      	itte	ls
 80080a4:	0c82      	lsrls	r2, r0, #18
 80080a6:	327c      	addls	r2, #124	; 0x7c
 80080a8:	227e      	movhi	r2, #126	; 0x7e
 80080aa:	e7d6      	b.n	800805a <_free_r+0xfe>
 80080ac:	6889      	ldr	r1, [r1, #8]
 80080ae:	428e      	cmp	r6, r1
 80080b0:	d004      	beq.n	80080bc <_free_r+0x160>
 80080b2:	684a      	ldr	r2, [r1, #4]
 80080b4:	f022 0203 	bic.w	r2, r2, #3
 80080b8:	4290      	cmp	r0, r2
 80080ba:	d3f7      	bcc.n	80080ac <_free_r+0x150>
 80080bc:	68ce      	ldr	r6, [r1, #12]
 80080be:	e7da      	b.n	8008076 <_free_r+0x11a>
 80080c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080c4:	20000100 	.word	0x20000100
 80080c8:	2000050c 	.word	0x2000050c
 80080cc:	20000760 	.word	0x20000760
 80080d0:	20000108 	.word	0x20000108

080080d4 <_fwalk_reent>:
 80080d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080d8:	4680      	mov	r8, r0
 80080da:	4689      	mov	r9, r1
 80080dc:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80080e0:	2600      	movs	r6, #0
 80080e2:	b914      	cbnz	r4, 80080ea <_fwalk_reent+0x16>
 80080e4:	4630      	mov	r0, r6
 80080e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080ea:	68a5      	ldr	r5, [r4, #8]
 80080ec:	6867      	ldr	r7, [r4, #4]
 80080ee:	3f01      	subs	r7, #1
 80080f0:	d501      	bpl.n	80080f6 <_fwalk_reent+0x22>
 80080f2:	6824      	ldr	r4, [r4, #0]
 80080f4:	e7f5      	b.n	80080e2 <_fwalk_reent+0xe>
 80080f6:	89ab      	ldrh	r3, [r5, #12]
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d907      	bls.n	800810c <_fwalk_reent+0x38>
 80080fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008100:	3301      	adds	r3, #1
 8008102:	d003      	beq.n	800810c <_fwalk_reent+0x38>
 8008104:	4629      	mov	r1, r5
 8008106:	4640      	mov	r0, r8
 8008108:	47c8      	blx	r9
 800810a:	4306      	orrs	r6, r0
 800810c:	3568      	adds	r5, #104	; 0x68
 800810e:	e7ee      	b.n	80080ee <_fwalk_reent+0x1a>

08008110 <_localeconv_r>:
 8008110:	4b04      	ldr	r3, [pc, #16]	; (8008124 <_localeconv_r+0x14>)
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	6a18      	ldr	r0, [r3, #32]
 8008116:	4b04      	ldr	r3, [pc, #16]	; (8008128 <_localeconv_r+0x18>)
 8008118:	2800      	cmp	r0, #0
 800811a:	bf08      	it	eq
 800811c:	4618      	moveq	r0, r3
 800811e:	30f0      	adds	r0, #240	; 0xf0
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	2000000c 	.word	0x2000000c
 8008128:	20000510 	.word	0x20000510

0800812c <__retarget_lock_init_recursive>:
 800812c:	4770      	bx	lr

0800812e <__retarget_lock_close_recursive>:
 800812e:	4770      	bx	lr

08008130 <__retarget_lock_acquire_recursive>:
 8008130:	4770      	bx	lr

08008132 <__retarget_lock_release_recursive>:
 8008132:	4770      	bx	lr

08008134 <__swhatbuf_r>:
 8008134:	b570      	push	{r4, r5, r6, lr}
 8008136:	460e      	mov	r6, r1
 8008138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800813c:	2900      	cmp	r1, #0
 800813e:	b090      	sub	sp, #64	; 0x40
 8008140:	4614      	mov	r4, r2
 8008142:	461d      	mov	r5, r3
 8008144:	da09      	bge.n	800815a <__swhatbuf_r+0x26>
 8008146:	89b3      	ldrh	r3, [r6, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800814e:	602a      	str	r2, [r5, #0]
 8008150:	d116      	bne.n	8008180 <__swhatbuf_r+0x4c>
 8008152:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008156:	6023      	str	r3, [r4, #0]
 8008158:	e015      	b.n	8008186 <__swhatbuf_r+0x52>
 800815a:	aa01      	add	r2, sp, #4
 800815c:	f000 ff02 	bl	8008f64 <_fstat_r>
 8008160:	2800      	cmp	r0, #0
 8008162:	dbf0      	blt.n	8008146 <__swhatbuf_r+0x12>
 8008164:	9a02      	ldr	r2, [sp, #8]
 8008166:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800816a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800816e:	425a      	negs	r2, r3
 8008170:	415a      	adcs	r2, r3
 8008172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008176:	602a      	str	r2, [r5, #0]
 8008178:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800817c:	6023      	str	r3, [r4, #0]
 800817e:	e002      	b.n	8008186 <__swhatbuf_r+0x52>
 8008180:	2340      	movs	r3, #64	; 0x40
 8008182:	6023      	str	r3, [r4, #0]
 8008184:	4610      	mov	r0, r2
 8008186:	b010      	add	sp, #64	; 0x40
 8008188:	bd70      	pop	{r4, r5, r6, pc}
	...

0800818c <__smakebuf_r>:
 800818c:	898b      	ldrh	r3, [r1, #12]
 800818e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008190:	079d      	lsls	r5, r3, #30
 8008192:	4606      	mov	r6, r0
 8008194:	460c      	mov	r4, r1
 8008196:	d507      	bpl.n	80081a8 <__smakebuf_r+0x1c>
 8008198:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800819c:	6023      	str	r3, [r4, #0]
 800819e:	6123      	str	r3, [r4, #16]
 80081a0:	2301      	movs	r3, #1
 80081a2:	6163      	str	r3, [r4, #20]
 80081a4:	b002      	add	sp, #8
 80081a6:	bd70      	pop	{r4, r5, r6, pc}
 80081a8:	ab01      	add	r3, sp, #4
 80081aa:	466a      	mov	r2, sp
 80081ac:	f7ff ffc2 	bl	8008134 <__swhatbuf_r>
 80081b0:	9900      	ldr	r1, [sp, #0]
 80081b2:	4605      	mov	r5, r0
 80081b4:	4630      	mov	r0, r6
 80081b6:	f000 f831 	bl	800821c <_malloc_r>
 80081ba:	b948      	cbnz	r0, 80081d0 <__smakebuf_r+0x44>
 80081bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081c0:	059a      	lsls	r2, r3, #22
 80081c2:	d4ef      	bmi.n	80081a4 <__smakebuf_r+0x18>
 80081c4:	f023 0303 	bic.w	r3, r3, #3
 80081c8:	f043 0302 	orr.w	r3, r3, #2
 80081cc:	81a3      	strh	r3, [r4, #12]
 80081ce:	e7e3      	b.n	8008198 <__smakebuf_r+0xc>
 80081d0:	4b0d      	ldr	r3, [pc, #52]	; (8008208 <__smakebuf_r+0x7c>)
 80081d2:	62b3      	str	r3, [r6, #40]	; 0x28
 80081d4:	89a3      	ldrh	r3, [r4, #12]
 80081d6:	6020      	str	r0, [r4, #0]
 80081d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081dc:	81a3      	strh	r3, [r4, #12]
 80081de:	9b00      	ldr	r3, [sp, #0]
 80081e0:	6163      	str	r3, [r4, #20]
 80081e2:	9b01      	ldr	r3, [sp, #4]
 80081e4:	6120      	str	r0, [r4, #16]
 80081e6:	b15b      	cbz	r3, 8008200 <__smakebuf_r+0x74>
 80081e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081ec:	4630      	mov	r0, r6
 80081ee:	f001 f819 	bl	8009224 <_isatty_r>
 80081f2:	b128      	cbz	r0, 8008200 <__smakebuf_r+0x74>
 80081f4:	89a3      	ldrh	r3, [r4, #12]
 80081f6:	f023 0303 	bic.w	r3, r3, #3
 80081fa:	f043 0301 	orr.w	r3, r3, #1
 80081fe:	81a3      	strh	r3, [r4, #12]
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	431d      	orrs	r5, r3
 8008204:	81a5      	strh	r5, [r4, #12]
 8008206:	e7cd      	b.n	80081a4 <__smakebuf_r+0x18>
 8008208:	08007d01 	.word	0x08007d01

0800820c <malloc>:
 800820c:	4b02      	ldr	r3, [pc, #8]	; (8008218 <malloc+0xc>)
 800820e:	4601      	mov	r1, r0
 8008210:	6818      	ldr	r0, [r3, #0]
 8008212:	f000 b803 	b.w	800821c <_malloc_r>
 8008216:	bf00      	nop
 8008218:	2000000c 	.word	0x2000000c

0800821c <_malloc_r>:
 800821c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008220:	f101 040b 	add.w	r4, r1, #11
 8008224:	2c16      	cmp	r4, #22
 8008226:	4681      	mov	r9, r0
 8008228:	d907      	bls.n	800823a <_malloc_r+0x1e>
 800822a:	f034 0407 	bics.w	r4, r4, #7
 800822e:	d505      	bpl.n	800823c <_malloc_r+0x20>
 8008230:	230c      	movs	r3, #12
 8008232:	f8c9 3000 	str.w	r3, [r9]
 8008236:	2600      	movs	r6, #0
 8008238:	e131      	b.n	800849e <_malloc_r+0x282>
 800823a:	2410      	movs	r4, #16
 800823c:	428c      	cmp	r4, r1
 800823e:	d3f7      	bcc.n	8008230 <_malloc_r+0x14>
 8008240:	4648      	mov	r0, r9
 8008242:	f000 fa05 	bl	8008650 <__malloc_lock>
 8008246:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800824a:	4d9c      	ldr	r5, [pc, #624]	; (80084bc <_malloc_r+0x2a0>)
 800824c:	d236      	bcs.n	80082bc <_malloc_r+0xa0>
 800824e:	f104 0208 	add.w	r2, r4, #8
 8008252:	442a      	add	r2, r5
 8008254:	f1a2 0108 	sub.w	r1, r2, #8
 8008258:	6856      	ldr	r6, [r2, #4]
 800825a:	428e      	cmp	r6, r1
 800825c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8008260:	d102      	bne.n	8008268 <_malloc_r+0x4c>
 8008262:	68d6      	ldr	r6, [r2, #12]
 8008264:	42b2      	cmp	r2, r6
 8008266:	d010      	beq.n	800828a <_malloc_r+0x6e>
 8008268:	6873      	ldr	r3, [r6, #4]
 800826a:	68f2      	ldr	r2, [r6, #12]
 800826c:	68b1      	ldr	r1, [r6, #8]
 800826e:	f023 0303 	bic.w	r3, r3, #3
 8008272:	60ca      	str	r2, [r1, #12]
 8008274:	4433      	add	r3, r6
 8008276:	6091      	str	r1, [r2, #8]
 8008278:	685a      	ldr	r2, [r3, #4]
 800827a:	f042 0201 	orr.w	r2, r2, #1
 800827e:	605a      	str	r2, [r3, #4]
 8008280:	4648      	mov	r0, r9
 8008282:	f000 f9eb 	bl	800865c <__malloc_unlock>
 8008286:	3608      	adds	r6, #8
 8008288:	e109      	b.n	800849e <_malloc_r+0x282>
 800828a:	3302      	adds	r3, #2
 800828c:	4a8c      	ldr	r2, [pc, #560]	; (80084c0 <_malloc_r+0x2a4>)
 800828e:	692e      	ldr	r6, [r5, #16]
 8008290:	4296      	cmp	r6, r2
 8008292:	4611      	mov	r1, r2
 8008294:	d06d      	beq.n	8008372 <_malloc_r+0x156>
 8008296:	6870      	ldr	r0, [r6, #4]
 8008298:	f020 0003 	bic.w	r0, r0, #3
 800829c:	1b07      	subs	r7, r0, r4
 800829e:	2f0f      	cmp	r7, #15
 80082a0:	dd47      	ble.n	8008332 <_malloc_r+0x116>
 80082a2:	1933      	adds	r3, r6, r4
 80082a4:	f044 0401 	orr.w	r4, r4, #1
 80082a8:	6074      	str	r4, [r6, #4]
 80082aa:	616b      	str	r3, [r5, #20]
 80082ac:	612b      	str	r3, [r5, #16]
 80082ae:	60da      	str	r2, [r3, #12]
 80082b0:	609a      	str	r2, [r3, #8]
 80082b2:	f047 0201 	orr.w	r2, r7, #1
 80082b6:	605a      	str	r2, [r3, #4]
 80082b8:	5037      	str	r7, [r6, r0]
 80082ba:	e7e1      	b.n	8008280 <_malloc_r+0x64>
 80082bc:	0a63      	lsrs	r3, r4, #9
 80082be:	d02a      	beq.n	8008316 <_malloc_r+0xfa>
 80082c0:	2b04      	cmp	r3, #4
 80082c2:	d812      	bhi.n	80082ea <_malloc_r+0xce>
 80082c4:	09a3      	lsrs	r3, r4, #6
 80082c6:	3338      	adds	r3, #56	; 0x38
 80082c8:	1c5a      	adds	r2, r3, #1
 80082ca:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80082ce:	f1a2 0008 	sub.w	r0, r2, #8
 80082d2:	6856      	ldr	r6, [r2, #4]
 80082d4:	4286      	cmp	r6, r0
 80082d6:	d006      	beq.n	80082e6 <_malloc_r+0xca>
 80082d8:	6872      	ldr	r2, [r6, #4]
 80082da:	f022 0203 	bic.w	r2, r2, #3
 80082de:	1b11      	subs	r1, r2, r4
 80082e0:	290f      	cmp	r1, #15
 80082e2:	dd1c      	ble.n	800831e <_malloc_r+0x102>
 80082e4:	3b01      	subs	r3, #1
 80082e6:	3301      	adds	r3, #1
 80082e8:	e7d0      	b.n	800828c <_malloc_r+0x70>
 80082ea:	2b14      	cmp	r3, #20
 80082ec:	d801      	bhi.n	80082f2 <_malloc_r+0xd6>
 80082ee:	335b      	adds	r3, #91	; 0x5b
 80082f0:	e7ea      	b.n	80082c8 <_malloc_r+0xac>
 80082f2:	2b54      	cmp	r3, #84	; 0x54
 80082f4:	d802      	bhi.n	80082fc <_malloc_r+0xe0>
 80082f6:	0b23      	lsrs	r3, r4, #12
 80082f8:	336e      	adds	r3, #110	; 0x6e
 80082fa:	e7e5      	b.n	80082c8 <_malloc_r+0xac>
 80082fc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008300:	d802      	bhi.n	8008308 <_malloc_r+0xec>
 8008302:	0be3      	lsrs	r3, r4, #15
 8008304:	3377      	adds	r3, #119	; 0x77
 8008306:	e7df      	b.n	80082c8 <_malloc_r+0xac>
 8008308:	f240 5254 	movw	r2, #1364	; 0x554
 800830c:	4293      	cmp	r3, r2
 800830e:	d804      	bhi.n	800831a <_malloc_r+0xfe>
 8008310:	0ca3      	lsrs	r3, r4, #18
 8008312:	337c      	adds	r3, #124	; 0x7c
 8008314:	e7d8      	b.n	80082c8 <_malloc_r+0xac>
 8008316:	233f      	movs	r3, #63	; 0x3f
 8008318:	e7d6      	b.n	80082c8 <_malloc_r+0xac>
 800831a:	237e      	movs	r3, #126	; 0x7e
 800831c:	e7d4      	b.n	80082c8 <_malloc_r+0xac>
 800831e:	2900      	cmp	r1, #0
 8008320:	68f1      	ldr	r1, [r6, #12]
 8008322:	db04      	blt.n	800832e <_malloc_r+0x112>
 8008324:	68b3      	ldr	r3, [r6, #8]
 8008326:	60d9      	str	r1, [r3, #12]
 8008328:	608b      	str	r3, [r1, #8]
 800832a:	18b3      	adds	r3, r6, r2
 800832c:	e7a4      	b.n	8008278 <_malloc_r+0x5c>
 800832e:	460e      	mov	r6, r1
 8008330:	e7d0      	b.n	80082d4 <_malloc_r+0xb8>
 8008332:	2f00      	cmp	r7, #0
 8008334:	616a      	str	r2, [r5, #20]
 8008336:	612a      	str	r2, [r5, #16]
 8008338:	db05      	blt.n	8008346 <_malloc_r+0x12a>
 800833a:	4430      	add	r0, r6
 800833c:	6843      	ldr	r3, [r0, #4]
 800833e:	f043 0301 	orr.w	r3, r3, #1
 8008342:	6043      	str	r3, [r0, #4]
 8008344:	e79c      	b.n	8008280 <_malloc_r+0x64>
 8008346:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800834a:	d244      	bcs.n	80083d6 <_malloc_r+0x1ba>
 800834c:	08c0      	lsrs	r0, r0, #3
 800834e:	1087      	asrs	r7, r0, #2
 8008350:	2201      	movs	r2, #1
 8008352:	fa02 f707 	lsl.w	r7, r2, r7
 8008356:	686a      	ldr	r2, [r5, #4]
 8008358:	3001      	adds	r0, #1
 800835a:	433a      	orrs	r2, r7
 800835c:	606a      	str	r2, [r5, #4]
 800835e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8008362:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8008366:	60b7      	str	r7, [r6, #8]
 8008368:	3a08      	subs	r2, #8
 800836a:	60f2      	str	r2, [r6, #12]
 800836c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8008370:	60fe      	str	r6, [r7, #12]
 8008372:	2001      	movs	r0, #1
 8008374:	109a      	asrs	r2, r3, #2
 8008376:	fa00 f202 	lsl.w	r2, r0, r2
 800837a:	6868      	ldr	r0, [r5, #4]
 800837c:	4282      	cmp	r2, r0
 800837e:	f200 80a1 	bhi.w	80084c4 <_malloc_r+0x2a8>
 8008382:	4202      	tst	r2, r0
 8008384:	d106      	bne.n	8008394 <_malloc_r+0x178>
 8008386:	f023 0303 	bic.w	r3, r3, #3
 800838a:	0052      	lsls	r2, r2, #1
 800838c:	4202      	tst	r2, r0
 800838e:	f103 0304 	add.w	r3, r3, #4
 8008392:	d0fa      	beq.n	800838a <_malloc_r+0x16e>
 8008394:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8008398:	46e0      	mov	r8, ip
 800839a:	469e      	mov	lr, r3
 800839c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80083a0:	4546      	cmp	r6, r8
 80083a2:	d153      	bne.n	800844c <_malloc_r+0x230>
 80083a4:	f10e 0e01 	add.w	lr, lr, #1
 80083a8:	f01e 0f03 	tst.w	lr, #3
 80083ac:	f108 0808 	add.w	r8, r8, #8
 80083b0:	d1f4      	bne.n	800839c <_malloc_r+0x180>
 80083b2:	0798      	lsls	r0, r3, #30
 80083b4:	d179      	bne.n	80084aa <_malloc_r+0x28e>
 80083b6:	686b      	ldr	r3, [r5, #4]
 80083b8:	ea23 0302 	bic.w	r3, r3, r2
 80083bc:	606b      	str	r3, [r5, #4]
 80083be:	6868      	ldr	r0, [r5, #4]
 80083c0:	0052      	lsls	r2, r2, #1
 80083c2:	4282      	cmp	r2, r0
 80083c4:	d87e      	bhi.n	80084c4 <_malloc_r+0x2a8>
 80083c6:	2a00      	cmp	r2, #0
 80083c8:	d07c      	beq.n	80084c4 <_malloc_r+0x2a8>
 80083ca:	4673      	mov	r3, lr
 80083cc:	4202      	tst	r2, r0
 80083ce:	d1e1      	bne.n	8008394 <_malloc_r+0x178>
 80083d0:	3304      	adds	r3, #4
 80083d2:	0052      	lsls	r2, r2, #1
 80083d4:	e7fa      	b.n	80083cc <_malloc_r+0x1b0>
 80083d6:	0a42      	lsrs	r2, r0, #9
 80083d8:	2a04      	cmp	r2, #4
 80083da:	d815      	bhi.n	8008408 <_malloc_r+0x1ec>
 80083dc:	0982      	lsrs	r2, r0, #6
 80083de:	3238      	adds	r2, #56	; 0x38
 80083e0:	1c57      	adds	r7, r2, #1
 80083e2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80083e6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80083ea:	45be      	cmp	lr, r7
 80083ec:	d126      	bne.n	800843c <_malloc_r+0x220>
 80083ee:	2001      	movs	r0, #1
 80083f0:	1092      	asrs	r2, r2, #2
 80083f2:	fa00 f202 	lsl.w	r2, r0, r2
 80083f6:	6868      	ldr	r0, [r5, #4]
 80083f8:	4310      	orrs	r0, r2
 80083fa:	6068      	str	r0, [r5, #4]
 80083fc:	f8c6 e00c 	str.w	lr, [r6, #12]
 8008400:	60b7      	str	r7, [r6, #8]
 8008402:	f8ce 6008 	str.w	r6, [lr, #8]
 8008406:	e7b3      	b.n	8008370 <_malloc_r+0x154>
 8008408:	2a14      	cmp	r2, #20
 800840a:	d801      	bhi.n	8008410 <_malloc_r+0x1f4>
 800840c:	325b      	adds	r2, #91	; 0x5b
 800840e:	e7e7      	b.n	80083e0 <_malloc_r+0x1c4>
 8008410:	2a54      	cmp	r2, #84	; 0x54
 8008412:	d802      	bhi.n	800841a <_malloc_r+0x1fe>
 8008414:	0b02      	lsrs	r2, r0, #12
 8008416:	326e      	adds	r2, #110	; 0x6e
 8008418:	e7e2      	b.n	80083e0 <_malloc_r+0x1c4>
 800841a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800841e:	d802      	bhi.n	8008426 <_malloc_r+0x20a>
 8008420:	0bc2      	lsrs	r2, r0, #15
 8008422:	3277      	adds	r2, #119	; 0x77
 8008424:	e7dc      	b.n	80083e0 <_malloc_r+0x1c4>
 8008426:	f240 5754 	movw	r7, #1364	; 0x554
 800842a:	42ba      	cmp	r2, r7
 800842c:	bf9a      	itte	ls
 800842e:	0c82      	lsrls	r2, r0, #18
 8008430:	327c      	addls	r2, #124	; 0x7c
 8008432:	227e      	movhi	r2, #126	; 0x7e
 8008434:	e7d4      	b.n	80083e0 <_malloc_r+0x1c4>
 8008436:	68bf      	ldr	r7, [r7, #8]
 8008438:	45be      	cmp	lr, r7
 800843a:	d004      	beq.n	8008446 <_malloc_r+0x22a>
 800843c:	687a      	ldr	r2, [r7, #4]
 800843e:	f022 0203 	bic.w	r2, r2, #3
 8008442:	4290      	cmp	r0, r2
 8008444:	d3f7      	bcc.n	8008436 <_malloc_r+0x21a>
 8008446:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800844a:	e7d7      	b.n	80083fc <_malloc_r+0x1e0>
 800844c:	6870      	ldr	r0, [r6, #4]
 800844e:	68f7      	ldr	r7, [r6, #12]
 8008450:	f020 0003 	bic.w	r0, r0, #3
 8008454:	eba0 0a04 	sub.w	sl, r0, r4
 8008458:	f1ba 0f0f 	cmp.w	sl, #15
 800845c:	dd10      	ble.n	8008480 <_malloc_r+0x264>
 800845e:	68b2      	ldr	r2, [r6, #8]
 8008460:	1933      	adds	r3, r6, r4
 8008462:	f044 0401 	orr.w	r4, r4, #1
 8008466:	6074      	str	r4, [r6, #4]
 8008468:	60d7      	str	r7, [r2, #12]
 800846a:	60ba      	str	r2, [r7, #8]
 800846c:	f04a 0201 	orr.w	r2, sl, #1
 8008470:	616b      	str	r3, [r5, #20]
 8008472:	612b      	str	r3, [r5, #16]
 8008474:	60d9      	str	r1, [r3, #12]
 8008476:	6099      	str	r1, [r3, #8]
 8008478:	605a      	str	r2, [r3, #4]
 800847a:	f846 a000 	str.w	sl, [r6, r0]
 800847e:	e6ff      	b.n	8008280 <_malloc_r+0x64>
 8008480:	f1ba 0f00 	cmp.w	sl, #0
 8008484:	db0f      	blt.n	80084a6 <_malloc_r+0x28a>
 8008486:	4430      	add	r0, r6
 8008488:	6843      	ldr	r3, [r0, #4]
 800848a:	f043 0301 	orr.w	r3, r3, #1
 800848e:	6043      	str	r3, [r0, #4]
 8008490:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8008494:	4648      	mov	r0, r9
 8008496:	60df      	str	r7, [r3, #12]
 8008498:	60bb      	str	r3, [r7, #8]
 800849a:	f000 f8df 	bl	800865c <__malloc_unlock>
 800849e:	4630      	mov	r0, r6
 80084a0:	b003      	add	sp, #12
 80084a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084a6:	463e      	mov	r6, r7
 80084a8:	e77a      	b.n	80083a0 <_malloc_r+0x184>
 80084aa:	f85c 0908 	ldr.w	r0, [ip], #-8
 80084ae:	4584      	cmp	ip, r0
 80084b0:	f103 33ff 	add.w	r3, r3, #4294967295
 80084b4:	f43f af7d 	beq.w	80083b2 <_malloc_r+0x196>
 80084b8:	e781      	b.n	80083be <_malloc_r+0x1a2>
 80084ba:	bf00      	nop
 80084bc:	20000100 	.word	0x20000100
 80084c0:	20000108 	.word	0x20000108
 80084c4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80084c8:	f8db 6004 	ldr.w	r6, [fp, #4]
 80084cc:	f026 0603 	bic.w	r6, r6, #3
 80084d0:	42b4      	cmp	r4, r6
 80084d2:	d803      	bhi.n	80084dc <_malloc_r+0x2c0>
 80084d4:	1b33      	subs	r3, r6, r4
 80084d6:	2b0f      	cmp	r3, #15
 80084d8:	f300 8096 	bgt.w	8008608 <_malloc_r+0x3ec>
 80084dc:	4a4f      	ldr	r2, [pc, #316]	; (800861c <_malloc_r+0x400>)
 80084de:	6817      	ldr	r7, [r2, #0]
 80084e0:	4a4f      	ldr	r2, [pc, #316]	; (8008620 <_malloc_r+0x404>)
 80084e2:	6811      	ldr	r1, [r2, #0]
 80084e4:	3710      	adds	r7, #16
 80084e6:	3101      	adds	r1, #1
 80084e8:	eb0b 0306 	add.w	r3, fp, r6
 80084ec:	4427      	add	r7, r4
 80084ee:	d005      	beq.n	80084fc <_malloc_r+0x2e0>
 80084f0:	494c      	ldr	r1, [pc, #304]	; (8008624 <_malloc_r+0x408>)
 80084f2:	3901      	subs	r1, #1
 80084f4:	440f      	add	r7, r1
 80084f6:	3101      	adds	r1, #1
 80084f8:	4249      	negs	r1, r1
 80084fa:	400f      	ands	r7, r1
 80084fc:	4639      	mov	r1, r7
 80084fe:	4648      	mov	r0, r9
 8008500:	9201      	str	r2, [sp, #4]
 8008502:	9300      	str	r3, [sp, #0]
 8008504:	f000 fb80 	bl	8008c08 <_sbrk_r>
 8008508:	f1b0 3fff 	cmp.w	r0, #4294967295
 800850c:	4680      	mov	r8, r0
 800850e:	d056      	beq.n	80085be <_malloc_r+0x3a2>
 8008510:	9b00      	ldr	r3, [sp, #0]
 8008512:	9a01      	ldr	r2, [sp, #4]
 8008514:	4283      	cmp	r3, r0
 8008516:	d901      	bls.n	800851c <_malloc_r+0x300>
 8008518:	45ab      	cmp	fp, r5
 800851a:	d150      	bne.n	80085be <_malloc_r+0x3a2>
 800851c:	4842      	ldr	r0, [pc, #264]	; (8008628 <_malloc_r+0x40c>)
 800851e:	6801      	ldr	r1, [r0, #0]
 8008520:	4543      	cmp	r3, r8
 8008522:	eb07 0e01 	add.w	lr, r7, r1
 8008526:	f8c0 e000 	str.w	lr, [r0]
 800852a:	4940      	ldr	r1, [pc, #256]	; (800862c <_malloc_r+0x410>)
 800852c:	4682      	mov	sl, r0
 800852e:	d113      	bne.n	8008558 <_malloc_r+0x33c>
 8008530:	420b      	tst	r3, r1
 8008532:	d111      	bne.n	8008558 <_malloc_r+0x33c>
 8008534:	68ab      	ldr	r3, [r5, #8]
 8008536:	443e      	add	r6, r7
 8008538:	f046 0601 	orr.w	r6, r6, #1
 800853c:	605e      	str	r6, [r3, #4]
 800853e:	4a3c      	ldr	r2, [pc, #240]	; (8008630 <_malloc_r+0x414>)
 8008540:	f8da 3000 	ldr.w	r3, [sl]
 8008544:	6811      	ldr	r1, [r2, #0]
 8008546:	428b      	cmp	r3, r1
 8008548:	bf88      	it	hi
 800854a:	6013      	strhi	r3, [r2, #0]
 800854c:	4a39      	ldr	r2, [pc, #228]	; (8008634 <_malloc_r+0x418>)
 800854e:	6811      	ldr	r1, [r2, #0]
 8008550:	428b      	cmp	r3, r1
 8008552:	bf88      	it	hi
 8008554:	6013      	strhi	r3, [r2, #0]
 8008556:	e032      	b.n	80085be <_malloc_r+0x3a2>
 8008558:	6810      	ldr	r0, [r2, #0]
 800855a:	3001      	adds	r0, #1
 800855c:	bf1b      	ittet	ne
 800855e:	eba8 0303 	subne.w	r3, r8, r3
 8008562:	4473      	addne	r3, lr
 8008564:	f8c2 8000 	streq.w	r8, [r2]
 8008568:	f8ca 3000 	strne.w	r3, [sl]
 800856c:	f018 0007 	ands.w	r0, r8, #7
 8008570:	bf1c      	itt	ne
 8008572:	f1c0 0008 	rsbne	r0, r0, #8
 8008576:	4480      	addne	r8, r0
 8008578:	4b2a      	ldr	r3, [pc, #168]	; (8008624 <_malloc_r+0x408>)
 800857a:	4447      	add	r7, r8
 800857c:	4418      	add	r0, r3
 800857e:	400f      	ands	r7, r1
 8008580:	1bc7      	subs	r7, r0, r7
 8008582:	4639      	mov	r1, r7
 8008584:	4648      	mov	r0, r9
 8008586:	f000 fb3f 	bl	8008c08 <_sbrk_r>
 800858a:	1c43      	adds	r3, r0, #1
 800858c:	bf08      	it	eq
 800858e:	4640      	moveq	r0, r8
 8008590:	f8da 3000 	ldr.w	r3, [sl]
 8008594:	f8c5 8008 	str.w	r8, [r5, #8]
 8008598:	bf08      	it	eq
 800859a:	2700      	moveq	r7, #0
 800859c:	eba0 0008 	sub.w	r0, r0, r8
 80085a0:	443b      	add	r3, r7
 80085a2:	4407      	add	r7, r0
 80085a4:	f047 0701 	orr.w	r7, r7, #1
 80085a8:	45ab      	cmp	fp, r5
 80085aa:	f8ca 3000 	str.w	r3, [sl]
 80085ae:	f8c8 7004 	str.w	r7, [r8, #4]
 80085b2:	d0c4      	beq.n	800853e <_malloc_r+0x322>
 80085b4:	2e0f      	cmp	r6, #15
 80085b6:	d810      	bhi.n	80085da <_malloc_r+0x3be>
 80085b8:	2301      	movs	r3, #1
 80085ba:	f8c8 3004 	str.w	r3, [r8, #4]
 80085be:	68ab      	ldr	r3, [r5, #8]
 80085c0:	685a      	ldr	r2, [r3, #4]
 80085c2:	f022 0203 	bic.w	r2, r2, #3
 80085c6:	4294      	cmp	r4, r2
 80085c8:	eba2 0304 	sub.w	r3, r2, r4
 80085cc:	d801      	bhi.n	80085d2 <_malloc_r+0x3b6>
 80085ce:	2b0f      	cmp	r3, #15
 80085d0:	dc1a      	bgt.n	8008608 <_malloc_r+0x3ec>
 80085d2:	4648      	mov	r0, r9
 80085d4:	f000 f842 	bl	800865c <__malloc_unlock>
 80085d8:	e62d      	b.n	8008236 <_malloc_r+0x1a>
 80085da:	f8db 3004 	ldr.w	r3, [fp, #4]
 80085de:	3e0c      	subs	r6, #12
 80085e0:	f026 0607 	bic.w	r6, r6, #7
 80085e4:	f003 0301 	and.w	r3, r3, #1
 80085e8:	4333      	orrs	r3, r6
 80085ea:	f8cb 3004 	str.w	r3, [fp, #4]
 80085ee:	eb0b 0306 	add.w	r3, fp, r6
 80085f2:	2205      	movs	r2, #5
 80085f4:	2e0f      	cmp	r6, #15
 80085f6:	605a      	str	r2, [r3, #4]
 80085f8:	609a      	str	r2, [r3, #8]
 80085fa:	d9a0      	bls.n	800853e <_malloc_r+0x322>
 80085fc:	f10b 0108 	add.w	r1, fp, #8
 8008600:	4648      	mov	r0, r9
 8008602:	f7ff fcab 	bl	8007f5c <_free_r>
 8008606:	e79a      	b.n	800853e <_malloc_r+0x322>
 8008608:	68ae      	ldr	r6, [r5, #8]
 800860a:	f044 0201 	orr.w	r2, r4, #1
 800860e:	4434      	add	r4, r6
 8008610:	f043 0301 	orr.w	r3, r3, #1
 8008614:	6072      	str	r2, [r6, #4]
 8008616:	60ac      	str	r4, [r5, #8]
 8008618:	6063      	str	r3, [r4, #4]
 800861a:	e631      	b.n	8008280 <_malloc_r+0x64>
 800861c:	20000760 	.word	0x20000760
 8008620:	20000508 	.word	0x20000508
 8008624:	00001000 	.word	0x00001000
 8008628:	20000730 	.word	0x20000730
 800862c:	00000fff 	.word	0x00000fff
 8008630:	20000758 	.word	0x20000758
 8008634:	2000075c 	.word	0x2000075c

08008638 <memcpy>:
 8008638:	b510      	push	{r4, lr}
 800863a:	1e43      	subs	r3, r0, #1
 800863c:	440a      	add	r2, r1
 800863e:	4291      	cmp	r1, r2
 8008640:	d100      	bne.n	8008644 <memcpy+0xc>
 8008642:	bd10      	pop	{r4, pc}
 8008644:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008648:	f803 4f01 	strb.w	r4, [r3, #1]!
 800864c:	e7f7      	b.n	800863e <memcpy+0x6>
	...

08008650 <__malloc_lock>:
 8008650:	4801      	ldr	r0, [pc, #4]	; (8008658 <__malloc_lock+0x8>)
 8008652:	f7ff bd6d 	b.w	8008130 <__retarget_lock_acquire_recursive>
 8008656:	bf00      	nop
 8008658:	200009e8 	.word	0x200009e8

0800865c <__malloc_unlock>:
 800865c:	4801      	ldr	r0, [pc, #4]	; (8008664 <__malloc_unlock+0x8>)
 800865e:	f7ff bd68 	b.w	8008132 <__retarget_lock_release_recursive>
 8008662:	bf00      	nop
 8008664:	200009e8 	.word	0x200009e8

08008668 <_Balloc>:
 8008668:	b570      	push	{r4, r5, r6, lr}
 800866a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800866c:	4604      	mov	r4, r0
 800866e:	460e      	mov	r6, r1
 8008670:	b93d      	cbnz	r5, 8008682 <_Balloc+0x1a>
 8008672:	2010      	movs	r0, #16
 8008674:	f7ff fdca 	bl	800820c <malloc>
 8008678:	6260      	str	r0, [r4, #36]	; 0x24
 800867a:	6045      	str	r5, [r0, #4]
 800867c:	6085      	str	r5, [r0, #8]
 800867e:	6005      	str	r5, [r0, #0]
 8008680:	60c5      	str	r5, [r0, #12]
 8008682:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008684:	68eb      	ldr	r3, [r5, #12]
 8008686:	b183      	cbz	r3, 80086aa <_Balloc+0x42>
 8008688:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800868a:	68db      	ldr	r3, [r3, #12]
 800868c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008690:	b9b8      	cbnz	r0, 80086c2 <_Balloc+0x5a>
 8008692:	2101      	movs	r1, #1
 8008694:	fa01 f506 	lsl.w	r5, r1, r6
 8008698:	1d6a      	adds	r2, r5, #5
 800869a:	0092      	lsls	r2, r2, #2
 800869c:	4620      	mov	r0, r4
 800869e:	f000 fb4d 	bl	8008d3c <_calloc_r>
 80086a2:	b160      	cbz	r0, 80086be <_Balloc+0x56>
 80086a4:	6046      	str	r6, [r0, #4]
 80086a6:	6085      	str	r5, [r0, #8]
 80086a8:	e00e      	b.n	80086c8 <_Balloc+0x60>
 80086aa:	2221      	movs	r2, #33	; 0x21
 80086ac:	2104      	movs	r1, #4
 80086ae:	4620      	mov	r0, r4
 80086b0:	f000 fb44 	bl	8008d3c <_calloc_r>
 80086b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086b6:	60e8      	str	r0, [r5, #12]
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d1e4      	bne.n	8008688 <_Balloc+0x20>
 80086be:	2000      	movs	r0, #0
 80086c0:	bd70      	pop	{r4, r5, r6, pc}
 80086c2:	6802      	ldr	r2, [r0, #0]
 80086c4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80086c8:	2300      	movs	r3, #0
 80086ca:	6103      	str	r3, [r0, #16]
 80086cc:	60c3      	str	r3, [r0, #12]
 80086ce:	bd70      	pop	{r4, r5, r6, pc}

080086d0 <_Bfree>:
 80086d0:	b570      	push	{r4, r5, r6, lr}
 80086d2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80086d4:	4606      	mov	r6, r0
 80086d6:	460d      	mov	r5, r1
 80086d8:	b93c      	cbnz	r4, 80086ea <_Bfree+0x1a>
 80086da:	2010      	movs	r0, #16
 80086dc:	f7ff fd96 	bl	800820c <malloc>
 80086e0:	6270      	str	r0, [r6, #36]	; 0x24
 80086e2:	6044      	str	r4, [r0, #4]
 80086e4:	6084      	str	r4, [r0, #8]
 80086e6:	6004      	str	r4, [r0, #0]
 80086e8:	60c4      	str	r4, [r0, #12]
 80086ea:	b13d      	cbz	r5, 80086fc <_Bfree+0x2c>
 80086ec:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80086ee:	686a      	ldr	r2, [r5, #4]
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086f6:	6029      	str	r1, [r5, #0]
 80086f8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80086fc:	bd70      	pop	{r4, r5, r6, pc}

080086fe <__multadd>:
 80086fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008702:	690d      	ldr	r5, [r1, #16]
 8008704:	461f      	mov	r7, r3
 8008706:	4606      	mov	r6, r0
 8008708:	460c      	mov	r4, r1
 800870a:	f101 0e14 	add.w	lr, r1, #20
 800870e:	2300      	movs	r3, #0
 8008710:	f8de 0000 	ldr.w	r0, [lr]
 8008714:	b281      	uxth	r1, r0
 8008716:	fb02 7101 	mla	r1, r2, r1, r7
 800871a:	0c0f      	lsrs	r7, r1, #16
 800871c:	0c00      	lsrs	r0, r0, #16
 800871e:	fb02 7000 	mla	r0, r2, r0, r7
 8008722:	b289      	uxth	r1, r1
 8008724:	3301      	adds	r3, #1
 8008726:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800872a:	429d      	cmp	r5, r3
 800872c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008730:	f84e 1b04 	str.w	r1, [lr], #4
 8008734:	dcec      	bgt.n	8008710 <__multadd+0x12>
 8008736:	b1d7      	cbz	r7, 800876e <__multadd+0x70>
 8008738:	68a3      	ldr	r3, [r4, #8]
 800873a:	429d      	cmp	r5, r3
 800873c:	db12      	blt.n	8008764 <__multadd+0x66>
 800873e:	6861      	ldr	r1, [r4, #4]
 8008740:	4630      	mov	r0, r6
 8008742:	3101      	adds	r1, #1
 8008744:	f7ff ff90 	bl	8008668 <_Balloc>
 8008748:	6922      	ldr	r2, [r4, #16]
 800874a:	3202      	adds	r2, #2
 800874c:	f104 010c 	add.w	r1, r4, #12
 8008750:	4680      	mov	r8, r0
 8008752:	0092      	lsls	r2, r2, #2
 8008754:	300c      	adds	r0, #12
 8008756:	f7ff ff6f 	bl	8008638 <memcpy>
 800875a:	4621      	mov	r1, r4
 800875c:	4630      	mov	r0, r6
 800875e:	f7ff ffb7 	bl	80086d0 <_Bfree>
 8008762:	4644      	mov	r4, r8
 8008764:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008768:	3501      	adds	r5, #1
 800876a:	615f      	str	r7, [r3, #20]
 800876c:	6125      	str	r5, [r4, #16]
 800876e:	4620      	mov	r0, r4
 8008770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008774 <__hi0bits>:
 8008774:	0c02      	lsrs	r2, r0, #16
 8008776:	0412      	lsls	r2, r2, #16
 8008778:	4603      	mov	r3, r0
 800877a:	b9b2      	cbnz	r2, 80087aa <__hi0bits+0x36>
 800877c:	0403      	lsls	r3, r0, #16
 800877e:	2010      	movs	r0, #16
 8008780:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008784:	bf04      	itt	eq
 8008786:	021b      	lsleq	r3, r3, #8
 8008788:	3008      	addeq	r0, #8
 800878a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800878e:	bf04      	itt	eq
 8008790:	011b      	lsleq	r3, r3, #4
 8008792:	3004      	addeq	r0, #4
 8008794:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008798:	bf04      	itt	eq
 800879a:	009b      	lsleq	r3, r3, #2
 800879c:	3002      	addeq	r0, #2
 800879e:	2b00      	cmp	r3, #0
 80087a0:	db06      	blt.n	80087b0 <__hi0bits+0x3c>
 80087a2:	005b      	lsls	r3, r3, #1
 80087a4:	d503      	bpl.n	80087ae <__hi0bits+0x3a>
 80087a6:	3001      	adds	r0, #1
 80087a8:	4770      	bx	lr
 80087aa:	2000      	movs	r0, #0
 80087ac:	e7e8      	b.n	8008780 <__hi0bits+0xc>
 80087ae:	2020      	movs	r0, #32
 80087b0:	4770      	bx	lr

080087b2 <__lo0bits>:
 80087b2:	6803      	ldr	r3, [r0, #0]
 80087b4:	f013 0207 	ands.w	r2, r3, #7
 80087b8:	4601      	mov	r1, r0
 80087ba:	d00b      	beq.n	80087d4 <__lo0bits+0x22>
 80087bc:	07da      	lsls	r2, r3, #31
 80087be:	d423      	bmi.n	8008808 <__lo0bits+0x56>
 80087c0:	0798      	lsls	r0, r3, #30
 80087c2:	bf49      	itett	mi
 80087c4:	085b      	lsrmi	r3, r3, #1
 80087c6:	089b      	lsrpl	r3, r3, #2
 80087c8:	2001      	movmi	r0, #1
 80087ca:	600b      	strmi	r3, [r1, #0]
 80087cc:	bf5c      	itt	pl
 80087ce:	600b      	strpl	r3, [r1, #0]
 80087d0:	2002      	movpl	r0, #2
 80087d2:	4770      	bx	lr
 80087d4:	b298      	uxth	r0, r3
 80087d6:	b9a8      	cbnz	r0, 8008804 <__lo0bits+0x52>
 80087d8:	0c1b      	lsrs	r3, r3, #16
 80087da:	2010      	movs	r0, #16
 80087dc:	f013 0fff 	tst.w	r3, #255	; 0xff
 80087e0:	bf04      	itt	eq
 80087e2:	0a1b      	lsreq	r3, r3, #8
 80087e4:	3008      	addeq	r0, #8
 80087e6:	071a      	lsls	r2, r3, #28
 80087e8:	bf04      	itt	eq
 80087ea:	091b      	lsreq	r3, r3, #4
 80087ec:	3004      	addeq	r0, #4
 80087ee:	079a      	lsls	r2, r3, #30
 80087f0:	bf04      	itt	eq
 80087f2:	089b      	lsreq	r3, r3, #2
 80087f4:	3002      	addeq	r0, #2
 80087f6:	07da      	lsls	r2, r3, #31
 80087f8:	d402      	bmi.n	8008800 <__lo0bits+0x4e>
 80087fa:	085b      	lsrs	r3, r3, #1
 80087fc:	d006      	beq.n	800880c <__lo0bits+0x5a>
 80087fe:	3001      	adds	r0, #1
 8008800:	600b      	str	r3, [r1, #0]
 8008802:	4770      	bx	lr
 8008804:	4610      	mov	r0, r2
 8008806:	e7e9      	b.n	80087dc <__lo0bits+0x2a>
 8008808:	2000      	movs	r0, #0
 800880a:	4770      	bx	lr
 800880c:	2020      	movs	r0, #32
 800880e:	4770      	bx	lr

08008810 <__i2b>:
 8008810:	b510      	push	{r4, lr}
 8008812:	460c      	mov	r4, r1
 8008814:	2101      	movs	r1, #1
 8008816:	f7ff ff27 	bl	8008668 <_Balloc>
 800881a:	2201      	movs	r2, #1
 800881c:	6144      	str	r4, [r0, #20]
 800881e:	6102      	str	r2, [r0, #16]
 8008820:	bd10      	pop	{r4, pc}

08008822 <__multiply>:
 8008822:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008826:	4614      	mov	r4, r2
 8008828:	690a      	ldr	r2, [r1, #16]
 800882a:	6923      	ldr	r3, [r4, #16]
 800882c:	429a      	cmp	r2, r3
 800882e:	bfb8      	it	lt
 8008830:	460b      	movlt	r3, r1
 8008832:	4689      	mov	r9, r1
 8008834:	bfbc      	itt	lt
 8008836:	46a1      	movlt	r9, r4
 8008838:	461c      	movlt	r4, r3
 800883a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800883e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008842:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008846:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800884a:	eb07 060a 	add.w	r6, r7, sl
 800884e:	429e      	cmp	r6, r3
 8008850:	bfc8      	it	gt
 8008852:	3101      	addgt	r1, #1
 8008854:	f7ff ff08 	bl	8008668 <_Balloc>
 8008858:	f100 0514 	add.w	r5, r0, #20
 800885c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008860:	462b      	mov	r3, r5
 8008862:	2200      	movs	r2, #0
 8008864:	4543      	cmp	r3, r8
 8008866:	d316      	bcc.n	8008896 <__multiply+0x74>
 8008868:	f104 0214 	add.w	r2, r4, #20
 800886c:	f109 0114 	add.w	r1, r9, #20
 8008870:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8008874:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008878:	9301      	str	r3, [sp, #4]
 800887a:	9c01      	ldr	r4, [sp, #4]
 800887c:	4294      	cmp	r4, r2
 800887e:	4613      	mov	r3, r2
 8008880:	d80c      	bhi.n	800889c <__multiply+0x7a>
 8008882:	2e00      	cmp	r6, #0
 8008884:	dd03      	ble.n	800888e <__multiply+0x6c>
 8008886:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800888a:	2b00      	cmp	r3, #0
 800888c:	d054      	beq.n	8008938 <__multiply+0x116>
 800888e:	6106      	str	r6, [r0, #16]
 8008890:	b003      	add	sp, #12
 8008892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008896:	f843 2b04 	str.w	r2, [r3], #4
 800889a:	e7e3      	b.n	8008864 <__multiply+0x42>
 800889c:	f8b3 a000 	ldrh.w	sl, [r3]
 80088a0:	3204      	adds	r2, #4
 80088a2:	f1ba 0f00 	cmp.w	sl, #0
 80088a6:	d020      	beq.n	80088ea <__multiply+0xc8>
 80088a8:	46ae      	mov	lr, r5
 80088aa:	4689      	mov	r9, r1
 80088ac:	f04f 0c00 	mov.w	ip, #0
 80088b0:	f859 4b04 	ldr.w	r4, [r9], #4
 80088b4:	f8be b000 	ldrh.w	fp, [lr]
 80088b8:	b2a3      	uxth	r3, r4
 80088ba:	fb0a b303 	mla	r3, sl, r3, fp
 80088be:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80088c2:	f8de 4000 	ldr.w	r4, [lr]
 80088c6:	4463      	add	r3, ip
 80088c8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80088cc:	fb0a c40b 	mla	r4, sl, fp, ip
 80088d0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80088da:	454f      	cmp	r7, r9
 80088dc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80088e0:	f84e 3b04 	str.w	r3, [lr], #4
 80088e4:	d8e4      	bhi.n	80088b0 <__multiply+0x8e>
 80088e6:	f8ce c000 	str.w	ip, [lr]
 80088ea:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80088ee:	f1b9 0f00 	cmp.w	r9, #0
 80088f2:	d01f      	beq.n	8008934 <__multiply+0x112>
 80088f4:	682b      	ldr	r3, [r5, #0]
 80088f6:	46ae      	mov	lr, r5
 80088f8:	468c      	mov	ip, r1
 80088fa:	f04f 0a00 	mov.w	sl, #0
 80088fe:	f8bc 4000 	ldrh.w	r4, [ip]
 8008902:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008906:	fb09 b404 	mla	r4, r9, r4, fp
 800890a:	44a2      	add	sl, r4
 800890c:	b29b      	uxth	r3, r3
 800890e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008912:	f84e 3b04 	str.w	r3, [lr], #4
 8008916:	f85c 3b04 	ldr.w	r3, [ip], #4
 800891a:	f8be 4000 	ldrh.w	r4, [lr]
 800891e:	0c1b      	lsrs	r3, r3, #16
 8008920:	fb09 4303 	mla	r3, r9, r3, r4
 8008924:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8008928:	4567      	cmp	r7, ip
 800892a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800892e:	d8e6      	bhi.n	80088fe <__multiply+0xdc>
 8008930:	f8ce 3000 	str.w	r3, [lr]
 8008934:	3504      	adds	r5, #4
 8008936:	e7a0      	b.n	800887a <__multiply+0x58>
 8008938:	3e01      	subs	r6, #1
 800893a:	e7a2      	b.n	8008882 <__multiply+0x60>

0800893c <__pow5mult>:
 800893c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008940:	4615      	mov	r5, r2
 8008942:	f012 0203 	ands.w	r2, r2, #3
 8008946:	4606      	mov	r6, r0
 8008948:	460f      	mov	r7, r1
 800894a:	d007      	beq.n	800895c <__pow5mult+0x20>
 800894c:	3a01      	subs	r2, #1
 800894e:	4c21      	ldr	r4, [pc, #132]	; (80089d4 <__pow5mult+0x98>)
 8008950:	2300      	movs	r3, #0
 8008952:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008956:	f7ff fed2 	bl	80086fe <__multadd>
 800895a:	4607      	mov	r7, r0
 800895c:	10ad      	asrs	r5, r5, #2
 800895e:	d035      	beq.n	80089cc <__pow5mult+0x90>
 8008960:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008962:	b93c      	cbnz	r4, 8008974 <__pow5mult+0x38>
 8008964:	2010      	movs	r0, #16
 8008966:	f7ff fc51 	bl	800820c <malloc>
 800896a:	6270      	str	r0, [r6, #36]	; 0x24
 800896c:	6044      	str	r4, [r0, #4]
 800896e:	6084      	str	r4, [r0, #8]
 8008970:	6004      	str	r4, [r0, #0]
 8008972:	60c4      	str	r4, [r0, #12]
 8008974:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008978:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800897c:	b94c      	cbnz	r4, 8008992 <__pow5mult+0x56>
 800897e:	f240 2171 	movw	r1, #625	; 0x271
 8008982:	4630      	mov	r0, r6
 8008984:	f7ff ff44 	bl	8008810 <__i2b>
 8008988:	2300      	movs	r3, #0
 800898a:	f8c8 0008 	str.w	r0, [r8, #8]
 800898e:	4604      	mov	r4, r0
 8008990:	6003      	str	r3, [r0, #0]
 8008992:	f04f 0800 	mov.w	r8, #0
 8008996:	07eb      	lsls	r3, r5, #31
 8008998:	d50a      	bpl.n	80089b0 <__pow5mult+0x74>
 800899a:	4639      	mov	r1, r7
 800899c:	4622      	mov	r2, r4
 800899e:	4630      	mov	r0, r6
 80089a0:	f7ff ff3f 	bl	8008822 <__multiply>
 80089a4:	4639      	mov	r1, r7
 80089a6:	4681      	mov	r9, r0
 80089a8:	4630      	mov	r0, r6
 80089aa:	f7ff fe91 	bl	80086d0 <_Bfree>
 80089ae:	464f      	mov	r7, r9
 80089b0:	106d      	asrs	r5, r5, #1
 80089b2:	d00b      	beq.n	80089cc <__pow5mult+0x90>
 80089b4:	6820      	ldr	r0, [r4, #0]
 80089b6:	b938      	cbnz	r0, 80089c8 <__pow5mult+0x8c>
 80089b8:	4622      	mov	r2, r4
 80089ba:	4621      	mov	r1, r4
 80089bc:	4630      	mov	r0, r6
 80089be:	f7ff ff30 	bl	8008822 <__multiply>
 80089c2:	6020      	str	r0, [r4, #0]
 80089c4:	f8c0 8000 	str.w	r8, [r0]
 80089c8:	4604      	mov	r4, r0
 80089ca:	e7e4      	b.n	8008996 <__pow5mult+0x5a>
 80089cc:	4638      	mov	r0, r7
 80089ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089d2:	bf00      	nop
 80089d4:	08009a00 	.word	0x08009a00

080089d8 <__lshift>:
 80089d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089dc:	460c      	mov	r4, r1
 80089de:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80089e2:	6923      	ldr	r3, [r4, #16]
 80089e4:	6849      	ldr	r1, [r1, #4]
 80089e6:	eb0a 0903 	add.w	r9, sl, r3
 80089ea:	68a3      	ldr	r3, [r4, #8]
 80089ec:	4607      	mov	r7, r0
 80089ee:	4616      	mov	r6, r2
 80089f0:	f109 0501 	add.w	r5, r9, #1
 80089f4:	42ab      	cmp	r3, r5
 80089f6:	db31      	blt.n	8008a5c <__lshift+0x84>
 80089f8:	4638      	mov	r0, r7
 80089fa:	f7ff fe35 	bl	8008668 <_Balloc>
 80089fe:	2200      	movs	r2, #0
 8008a00:	4680      	mov	r8, r0
 8008a02:	f100 0314 	add.w	r3, r0, #20
 8008a06:	4611      	mov	r1, r2
 8008a08:	4552      	cmp	r2, sl
 8008a0a:	db2a      	blt.n	8008a62 <__lshift+0x8a>
 8008a0c:	6920      	ldr	r0, [r4, #16]
 8008a0e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008a12:	f104 0114 	add.w	r1, r4, #20
 8008a16:	f016 021f 	ands.w	r2, r6, #31
 8008a1a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008a1e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008a22:	d022      	beq.n	8008a6a <__lshift+0x92>
 8008a24:	f1c2 0c20 	rsb	ip, r2, #32
 8008a28:	2000      	movs	r0, #0
 8008a2a:	680e      	ldr	r6, [r1, #0]
 8008a2c:	4096      	lsls	r6, r2
 8008a2e:	4330      	orrs	r0, r6
 8008a30:	f843 0b04 	str.w	r0, [r3], #4
 8008a34:	f851 0b04 	ldr.w	r0, [r1], #4
 8008a38:	458e      	cmp	lr, r1
 8008a3a:	fa20 f00c 	lsr.w	r0, r0, ip
 8008a3e:	d8f4      	bhi.n	8008a2a <__lshift+0x52>
 8008a40:	6018      	str	r0, [r3, #0]
 8008a42:	b108      	cbz	r0, 8008a48 <__lshift+0x70>
 8008a44:	f109 0502 	add.w	r5, r9, #2
 8008a48:	3d01      	subs	r5, #1
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f8c8 5010 	str.w	r5, [r8, #16]
 8008a50:	4621      	mov	r1, r4
 8008a52:	f7ff fe3d 	bl	80086d0 <_Bfree>
 8008a56:	4640      	mov	r0, r8
 8008a58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a5c:	3101      	adds	r1, #1
 8008a5e:	005b      	lsls	r3, r3, #1
 8008a60:	e7c8      	b.n	80089f4 <__lshift+0x1c>
 8008a62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008a66:	3201      	adds	r2, #1
 8008a68:	e7ce      	b.n	8008a08 <__lshift+0x30>
 8008a6a:	3b04      	subs	r3, #4
 8008a6c:	f851 2b04 	ldr.w	r2, [r1], #4
 8008a70:	f843 2f04 	str.w	r2, [r3, #4]!
 8008a74:	458e      	cmp	lr, r1
 8008a76:	d8f9      	bhi.n	8008a6c <__lshift+0x94>
 8008a78:	e7e6      	b.n	8008a48 <__lshift+0x70>

08008a7a <__mcmp>:
 8008a7a:	6903      	ldr	r3, [r0, #16]
 8008a7c:	690a      	ldr	r2, [r1, #16]
 8008a7e:	1a9b      	subs	r3, r3, r2
 8008a80:	b530      	push	{r4, r5, lr}
 8008a82:	d10c      	bne.n	8008a9e <__mcmp+0x24>
 8008a84:	0092      	lsls	r2, r2, #2
 8008a86:	3014      	adds	r0, #20
 8008a88:	3114      	adds	r1, #20
 8008a8a:	1884      	adds	r4, r0, r2
 8008a8c:	4411      	add	r1, r2
 8008a8e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008a92:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008a96:	4295      	cmp	r5, r2
 8008a98:	d003      	beq.n	8008aa2 <__mcmp+0x28>
 8008a9a:	d305      	bcc.n	8008aa8 <__mcmp+0x2e>
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	bd30      	pop	{r4, r5, pc}
 8008aa2:	42a0      	cmp	r0, r4
 8008aa4:	d3f3      	bcc.n	8008a8e <__mcmp+0x14>
 8008aa6:	e7fa      	b.n	8008a9e <__mcmp+0x24>
 8008aa8:	f04f 33ff 	mov.w	r3, #4294967295
 8008aac:	e7f7      	b.n	8008a9e <__mcmp+0x24>

08008aae <__mdiff>:
 8008aae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab2:	460d      	mov	r5, r1
 8008ab4:	4607      	mov	r7, r0
 8008ab6:	4611      	mov	r1, r2
 8008ab8:	4628      	mov	r0, r5
 8008aba:	4614      	mov	r4, r2
 8008abc:	f7ff ffdd 	bl	8008a7a <__mcmp>
 8008ac0:	1e06      	subs	r6, r0, #0
 8008ac2:	d108      	bne.n	8008ad6 <__mdiff+0x28>
 8008ac4:	4631      	mov	r1, r6
 8008ac6:	4638      	mov	r0, r7
 8008ac8:	f7ff fdce 	bl	8008668 <_Balloc>
 8008acc:	2301      	movs	r3, #1
 8008ace:	6103      	str	r3, [r0, #16]
 8008ad0:	6146      	str	r6, [r0, #20]
 8008ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ad6:	bfa4      	itt	ge
 8008ad8:	4623      	movge	r3, r4
 8008ada:	462c      	movge	r4, r5
 8008adc:	4638      	mov	r0, r7
 8008ade:	6861      	ldr	r1, [r4, #4]
 8008ae0:	bfa6      	itte	ge
 8008ae2:	461d      	movge	r5, r3
 8008ae4:	2600      	movge	r6, #0
 8008ae6:	2601      	movlt	r6, #1
 8008ae8:	f7ff fdbe 	bl	8008668 <_Balloc>
 8008aec:	692b      	ldr	r3, [r5, #16]
 8008aee:	60c6      	str	r6, [r0, #12]
 8008af0:	6926      	ldr	r6, [r4, #16]
 8008af2:	f105 0914 	add.w	r9, r5, #20
 8008af6:	f104 0214 	add.w	r2, r4, #20
 8008afa:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008afe:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008b02:	f100 0514 	add.w	r5, r0, #20
 8008b06:	f04f 0c00 	mov.w	ip, #0
 8008b0a:	f852 ab04 	ldr.w	sl, [r2], #4
 8008b0e:	f859 4b04 	ldr.w	r4, [r9], #4
 8008b12:	fa1c f18a 	uxtah	r1, ip, sl
 8008b16:	b2a3      	uxth	r3, r4
 8008b18:	1ac9      	subs	r1, r1, r3
 8008b1a:	0c23      	lsrs	r3, r4, #16
 8008b1c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008b20:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008b24:	b289      	uxth	r1, r1
 8008b26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008b2a:	45c8      	cmp	r8, r9
 8008b2c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008b30:	4696      	mov	lr, r2
 8008b32:	f845 3b04 	str.w	r3, [r5], #4
 8008b36:	d8e8      	bhi.n	8008b0a <__mdiff+0x5c>
 8008b38:	45be      	cmp	lr, r7
 8008b3a:	d305      	bcc.n	8008b48 <__mdiff+0x9a>
 8008b3c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008b40:	b18b      	cbz	r3, 8008b66 <__mdiff+0xb8>
 8008b42:	6106      	str	r6, [r0, #16]
 8008b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b48:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008b4c:	fa1c f381 	uxtah	r3, ip, r1
 8008b50:	141a      	asrs	r2, r3, #16
 8008b52:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008b56:	b29b      	uxth	r3, r3
 8008b58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008b60:	f845 3b04 	str.w	r3, [r5], #4
 8008b64:	e7e8      	b.n	8008b38 <__mdiff+0x8a>
 8008b66:	3e01      	subs	r6, #1
 8008b68:	e7e8      	b.n	8008b3c <__mdiff+0x8e>

08008b6a <__d2b>:
 8008b6a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008b6e:	460e      	mov	r6, r1
 8008b70:	2101      	movs	r1, #1
 8008b72:	ec59 8b10 	vmov	r8, r9, d0
 8008b76:	4615      	mov	r5, r2
 8008b78:	f7ff fd76 	bl	8008668 <_Balloc>
 8008b7c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008b80:	4607      	mov	r7, r0
 8008b82:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008b86:	bb34      	cbnz	r4, 8008bd6 <__d2b+0x6c>
 8008b88:	9301      	str	r3, [sp, #4]
 8008b8a:	f1b8 0f00 	cmp.w	r8, #0
 8008b8e:	d027      	beq.n	8008be0 <__d2b+0x76>
 8008b90:	a802      	add	r0, sp, #8
 8008b92:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008b96:	f7ff fe0c 	bl	80087b2 <__lo0bits>
 8008b9a:	9900      	ldr	r1, [sp, #0]
 8008b9c:	b1f0      	cbz	r0, 8008bdc <__d2b+0x72>
 8008b9e:	9a01      	ldr	r2, [sp, #4]
 8008ba0:	f1c0 0320 	rsb	r3, r0, #32
 8008ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ba8:	430b      	orrs	r3, r1
 8008baa:	40c2      	lsrs	r2, r0
 8008bac:	617b      	str	r3, [r7, #20]
 8008bae:	9201      	str	r2, [sp, #4]
 8008bb0:	9b01      	ldr	r3, [sp, #4]
 8008bb2:	61bb      	str	r3, [r7, #24]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	bf14      	ite	ne
 8008bb8:	2102      	movne	r1, #2
 8008bba:	2101      	moveq	r1, #1
 8008bbc:	6139      	str	r1, [r7, #16]
 8008bbe:	b1c4      	cbz	r4, 8008bf2 <__d2b+0x88>
 8008bc0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008bc4:	4404      	add	r4, r0
 8008bc6:	6034      	str	r4, [r6, #0]
 8008bc8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008bcc:	6028      	str	r0, [r5, #0]
 8008bce:	4638      	mov	r0, r7
 8008bd0:	b003      	add	sp, #12
 8008bd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bd6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008bda:	e7d5      	b.n	8008b88 <__d2b+0x1e>
 8008bdc:	6179      	str	r1, [r7, #20]
 8008bde:	e7e7      	b.n	8008bb0 <__d2b+0x46>
 8008be0:	a801      	add	r0, sp, #4
 8008be2:	f7ff fde6 	bl	80087b2 <__lo0bits>
 8008be6:	9b01      	ldr	r3, [sp, #4]
 8008be8:	617b      	str	r3, [r7, #20]
 8008bea:	2101      	movs	r1, #1
 8008bec:	6139      	str	r1, [r7, #16]
 8008bee:	3020      	adds	r0, #32
 8008bf0:	e7e5      	b.n	8008bbe <__d2b+0x54>
 8008bf2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008bf6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008bfa:	6030      	str	r0, [r6, #0]
 8008bfc:	6918      	ldr	r0, [r3, #16]
 8008bfe:	f7ff fdb9 	bl	8008774 <__hi0bits>
 8008c02:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008c06:	e7e1      	b.n	8008bcc <__d2b+0x62>

08008c08 <_sbrk_r>:
 8008c08:	b538      	push	{r3, r4, r5, lr}
 8008c0a:	4c06      	ldr	r4, [pc, #24]	; (8008c24 <_sbrk_r+0x1c>)
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	4605      	mov	r5, r0
 8008c10:	4608      	mov	r0, r1
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	f7fc fcec 	bl	80055f0 <_sbrk>
 8008c18:	1c43      	adds	r3, r0, #1
 8008c1a:	d102      	bne.n	8008c22 <_sbrk_r+0x1a>
 8008c1c:	6823      	ldr	r3, [r4, #0]
 8008c1e:	b103      	cbz	r3, 8008c22 <_sbrk_r+0x1a>
 8008c20:	602b      	str	r3, [r5, #0]
 8008c22:	bd38      	pop	{r3, r4, r5, pc}
 8008c24:	200009f0 	.word	0x200009f0

08008c28 <__sread>:
 8008c28:	b510      	push	{r4, lr}
 8008c2a:	460c      	mov	r4, r1
 8008c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c30:	f000 fb54 	bl	80092dc <_read_r>
 8008c34:	2800      	cmp	r0, #0
 8008c36:	bfab      	itete	ge
 8008c38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008c3a:	89a3      	ldrhlt	r3, [r4, #12]
 8008c3c:	181b      	addge	r3, r3, r0
 8008c3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008c42:	bfac      	ite	ge
 8008c44:	6563      	strge	r3, [r4, #84]	; 0x54
 8008c46:	81a3      	strhlt	r3, [r4, #12]
 8008c48:	bd10      	pop	{r4, pc}

08008c4a <__swrite>:
 8008c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c4e:	461f      	mov	r7, r3
 8008c50:	898b      	ldrh	r3, [r1, #12]
 8008c52:	05db      	lsls	r3, r3, #23
 8008c54:	4605      	mov	r5, r0
 8008c56:	460c      	mov	r4, r1
 8008c58:	4616      	mov	r6, r2
 8008c5a:	d505      	bpl.n	8008c68 <__swrite+0x1e>
 8008c5c:	2302      	movs	r3, #2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c64:	f000 fafc 	bl	8009260 <_lseek_r>
 8008c68:	89a3      	ldrh	r3, [r4, #12]
 8008c6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008c72:	81a3      	strh	r3, [r4, #12]
 8008c74:	4632      	mov	r2, r6
 8008c76:	463b      	mov	r3, r7
 8008c78:	4628      	mov	r0, r5
 8008c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008c7e:	f000 b84b 	b.w	8008d18 <_write_r>

08008c82 <__sseek>:
 8008c82:	b510      	push	{r4, lr}
 8008c84:	460c      	mov	r4, r1
 8008c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c8a:	f000 fae9 	bl	8009260 <_lseek_r>
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	89a3      	ldrh	r3, [r4, #12]
 8008c92:	bf15      	itete	ne
 8008c94:	6560      	strne	r0, [r4, #84]	; 0x54
 8008c96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008c9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008c9e:	81a3      	strheq	r3, [r4, #12]
 8008ca0:	bf18      	it	ne
 8008ca2:	81a3      	strhne	r3, [r4, #12]
 8008ca4:	bd10      	pop	{r4, pc}

08008ca6 <__sclose>:
 8008ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008caa:	f000 b875 	b.w	8008d98 <_close_r>

08008cae <__sprint_r>:
 8008cae:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb2:	6893      	ldr	r3, [r2, #8]
 8008cb4:	4680      	mov	r8, r0
 8008cb6:	460f      	mov	r7, r1
 8008cb8:	4614      	mov	r4, r2
 8008cba:	b91b      	cbnz	r3, 8008cc4 <__sprint_r+0x16>
 8008cbc:	6053      	str	r3, [r2, #4]
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008cc6:	049d      	lsls	r5, r3, #18
 8008cc8:	d523      	bpl.n	8008d12 <__sprint_r+0x64>
 8008cca:	6815      	ldr	r5, [r2, #0]
 8008ccc:	68a0      	ldr	r0, [r4, #8]
 8008cce:	3508      	adds	r5, #8
 8008cd0:	b920      	cbnz	r0, 8008cdc <__sprint_r+0x2e>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	60a3      	str	r3, [r4, #8]
 8008cd6:	6063      	str	r3, [r4, #4]
 8008cd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cdc:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8008ce0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8008ce4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008ce8:	f04f 0900 	mov.w	r9, #0
 8008cec:	45ca      	cmp	sl, r9
 8008cee:	dc05      	bgt.n	8008cfc <__sprint_r+0x4e>
 8008cf0:	68a3      	ldr	r3, [r4, #8]
 8008cf2:	f026 0603 	bic.w	r6, r6, #3
 8008cf6:	1b9e      	subs	r6, r3, r6
 8008cf8:	60a6      	str	r6, [r4, #8]
 8008cfa:	e7e7      	b.n	8008ccc <__sprint_r+0x1e>
 8008cfc:	463a      	mov	r2, r7
 8008cfe:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008d02:	4640      	mov	r0, r8
 8008d04:	f000 f905 	bl	8008f12 <_fputwc_r>
 8008d08:	1c43      	adds	r3, r0, #1
 8008d0a:	d0e2      	beq.n	8008cd2 <__sprint_r+0x24>
 8008d0c:	f109 0901 	add.w	r9, r9, #1
 8008d10:	e7ec      	b.n	8008cec <__sprint_r+0x3e>
 8008d12:	f000 f939 	bl	8008f88 <__sfvwrite_r>
 8008d16:	e7dc      	b.n	8008cd2 <__sprint_r+0x24>

08008d18 <_write_r>:
 8008d18:	b538      	push	{r3, r4, r5, lr}
 8008d1a:	4c07      	ldr	r4, [pc, #28]	; (8008d38 <_write_r+0x20>)
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	4608      	mov	r0, r1
 8008d20:	4611      	mov	r1, r2
 8008d22:	2200      	movs	r2, #0
 8008d24:	6022      	str	r2, [r4, #0]
 8008d26:	461a      	mov	r2, r3
 8008d28:	f7fc fc54 	bl	80055d4 <_write>
 8008d2c:	1c43      	adds	r3, r0, #1
 8008d2e:	d102      	bne.n	8008d36 <_write_r+0x1e>
 8008d30:	6823      	ldr	r3, [r4, #0]
 8008d32:	b103      	cbz	r3, 8008d36 <_write_r+0x1e>
 8008d34:	602b      	str	r3, [r5, #0]
 8008d36:	bd38      	pop	{r3, r4, r5, pc}
 8008d38:	200009f0 	.word	0x200009f0

08008d3c <_calloc_r>:
 8008d3c:	b510      	push	{r4, lr}
 8008d3e:	4351      	muls	r1, r2
 8008d40:	f7ff fa6c 	bl	800821c <_malloc_r>
 8008d44:	4604      	mov	r4, r0
 8008d46:	b198      	cbz	r0, 8008d70 <_calloc_r+0x34>
 8008d48:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008d4c:	f022 0203 	bic.w	r2, r2, #3
 8008d50:	3a04      	subs	r2, #4
 8008d52:	2a24      	cmp	r2, #36	; 0x24
 8008d54:	d81b      	bhi.n	8008d8e <_calloc_r+0x52>
 8008d56:	2a13      	cmp	r2, #19
 8008d58:	d917      	bls.n	8008d8a <_calloc_r+0x4e>
 8008d5a:	2100      	movs	r1, #0
 8008d5c:	2a1b      	cmp	r2, #27
 8008d5e:	6001      	str	r1, [r0, #0]
 8008d60:	6041      	str	r1, [r0, #4]
 8008d62:	d807      	bhi.n	8008d74 <_calloc_r+0x38>
 8008d64:	f100 0308 	add.w	r3, r0, #8
 8008d68:	2200      	movs	r2, #0
 8008d6a:	601a      	str	r2, [r3, #0]
 8008d6c:	605a      	str	r2, [r3, #4]
 8008d6e:	609a      	str	r2, [r3, #8]
 8008d70:	4620      	mov	r0, r4
 8008d72:	bd10      	pop	{r4, pc}
 8008d74:	2a24      	cmp	r2, #36	; 0x24
 8008d76:	6081      	str	r1, [r0, #8]
 8008d78:	60c1      	str	r1, [r0, #12]
 8008d7a:	bf11      	iteee	ne
 8008d7c:	f100 0310 	addne.w	r3, r0, #16
 8008d80:	6101      	streq	r1, [r0, #16]
 8008d82:	f100 0318 	addeq.w	r3, r0, #24
 8008d86:	6141      	streq	r1, [r0, #20]
 8008d88:	e7ee      	b.n	8008d68 <_calloc_r+0x2c>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	e7ec      	b.n	8008d68 <_calloc_r+0x2c>
 8008d8e:	2100      	movs	r1, #0
 8008d90:	f7fc feac 	bl	8005aec <memset>
 8008d94:	e7ec      	b.n	8008d70 <_calloc_r+0x34>
	...

08008d98 <_close_r>:
 8008d98:	b538      	push	{r3, r4, r5, lr}
 8008d9a:	4c06      	ldr	r4, [pc, #24]	; (8008db4 <_close_r+0x1c>)
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	4605      	mov	r5, r0
 8008da0:	4608      	mov	r0, r1
 8008da2:	6023      	str	r3, [r4, #0]
 8008da4:	f7fc fc3e 	bl	8005624 <_close>
 8008da8:	1c43      	adds	r3, r0, #1
 8008daa:	d102      	bne.n	8008db2 <_close_r+0x1a>
 8008dac:	6823      	ldr	r3, [r4, #0]
 8008dae:	b103      	cbz	r3, 8008db2 <_close_r+0x1a>
 8008db0:	602b      	str	r3, [r5, #0]
 8008db2:	bd38      	pop	{r3, r4, r5, pc}
 8008db4:	200009f0 	.word	0x200009f0

08008db8 <_fclose_r>:
 8008db8:	b570      	push	{r4, r5, r6, lr}
 8008dba:	4605      	mov	r5, r0
 8008dbc:	460c      	mov	r4, r1
 8008dbe:	b911      	cbnz	r1, 8008dc6 <_fclose_r+0xe>
 8008dc0:	2600      	movs	r6, #0
 8008dc2:	4630      	mov	r0, r6
 8008dc4:	bd70      	pop	{r4, r5, r6, pc}
 8008dc6:	b118      	cbz	r0, 8008dd0 <_fclose_r+0x18>
 8008dc8:	6983      	ldr	r3, [r0, #24]
 8008dca:	b90b      	cbnz	r3, 8008dd0 <_fclose_r+0x18>
 8008dcc:	f7fe fff0 	bl	8007db0 <__sinit>
 8008dd0:	4b2c      	ldr	r3, [pc, #176]	; (8008e84 <_fclose_r+0xcc>)
 8008dd2:	429c      	cmp	r4, r3
 8008dd4:	d114      	bne.n	8008e00 <_fclose_r+0x48>
 8008dd6:	686c      	ldr	r4, [r5, #4]
 8008dd8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008dda:	07d8      	lsls	r0, r3, #31
 8008ddc:	d405      	bmi.n	8008dea <_fclose_r+0x32>
 8008dde:	89a3      	ldrh	r3, [r4, #12]
 8008de0:	0599      	lsls	r1, r3, #22
 8008de2:	d402      	bmi.n	8008dea <_fclose_r+0x32>
 8008de4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008de6:	f7ff f9a3 	bl	8008130 <__retarget_lock_acquire_recursive>
 8008dea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dee:	b98b      	cbnz	r3, 8008e14 <_fclose_r+0x5c>
 8008df0:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8008df2:	f016 0601 	ands.w	r6, r6, #1
 8008df6:	d1e3      	bne.n	8008dc0 <_fclose_r+0x8>
 8008df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dfa:	f7ff f99a 	bl	8008132 <__retarget_lock_release_recursive>
 8008dfe:	e7e0      	b.n	8008dc2 <_fclose_r+0xa>
 8008e00:	4b21      	ldr	r3, [pc, #132]	; (8008e88 <_fclose_r+0xd0>)
 8008e02:	429c      	cmp	r4, r3
 8008e04:	d101      	bne.n	8008e0a <_fclose_r+0x52>
 8008e06:	68ac      	ldr	r4, [r5, #8]
 8008e08:	e7e6      	b.n	8008dd8 <_fclose_r+0x20>
 8008e0a:	4b20      	ldr	r3, [pc, #128]	; (8008e8c <_fclose_r+0xd4>)
 8008e0c:	429c      	cmp	r4, r3
 8008e0e:	bf08      	it	eq
 8008e10:	68ec      	ldreq	r4, [r5, #12]
 8008e12:	e7e1      	b.n	8008dd8 <_fclose_r+0x20>
 8008e14:	4621      	mov	r1, r4
 8008e16:	4628      	mov	r0, r5
 8008e18:	f7fe fea4 	bl	8007b64 <__sflush_r>
 8008e1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008e1e:	4606      	mov	r6, r0
 8008e20:	b133      	cbz	r3, 8008e30 <_fclose_r+0x78>
 8008e22:	6a21      	ldr	r1, [r4, #32]
 8008e24:	4628      	mov	r0, r5
 8008e26:	4798      	blx	r3
 8008e28:	2800      	cmp	r0, #0
 8008e2a:	bfb8      	it	lt
 8008e2c:	f04f 36ff 	movlt.w	r6, #4294967295
 8008e30:	89a3      	ldrh	r3, [r4, #12]
 8008e32:	061a      	lsls	r2, r3, #24
 8008e34:	d503      	bpl.n	8008e3e <_fclose_r+0x86>
 8008e36:	6921      	ldr	r1, [r4, #16]
 8008e38:	4628      	mov	r0, r5
 8008e3a:	f7ff f88f 	bl	8007f5c <_free_r>
 8008e3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e40:	b141      	cbz	r1, 8008e54 <_fclose_r+0x9c>
 8008e42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e46:	4299      	cmp	r1, r3
 8008e48:	d002      	beq.n	8008e50 <_fclose_r+0x98>
 8008e4a:	4628      	mov	r0, r5
 8008e4c:	f7ff f886 	bl	8007f5c <_free_r>
 8008e50:	2300      	movs	r3, #0
 8008e52:	6363      	str	r3, [r4, #52]	; 0x34
 8008e54:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8008e56:	b121      	cbz	r1, 8008e62 <_fclose_r+0xaa>
 8008e58:	4628      	mov	r0, r5
 8008e5a:	f7ff f87f 	bl	8007f5c <_free_r>
 8008e5e:	2300      	movs	r3, #0
 8008e60:	64a3      	str	r3, [r4, #72]	; 0x48
 8008e62:	f7fe ff8d 	bl	8007d80 <__sfp_lock_acquire>
 8008e66:	2300      	movs	r3, #0
 8008e68:	81a3      	strh	r3, [r4, #12]
 8008e6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e6c:	07db      	lsls	r3, r3, #31
 8008e6e:	d402      	bmi.n	8008e76 <_fclose_r+0xbe>
 8008e70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e72:	f7ff f95e 	bl	8008132 <__retarget_lock_release_recursive>
 8008e76:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e78:	f7ff f959 	bl	800812e <__retarget_lock_close_recursive>
 8008e7c:	f7fe ff86 	bl	8007d8c <__sfp_lock_release>
 8008e80:	e79f      	b.n	8008dc2 <_fclose_r+0xa>
 8008e82:	bf00      	nop
 8008e84:	080098cc 	.word	0x080098cc
 8008e88:	080098ec 	.word	0x080098ec
 8008e8c:	080098ac 	.word	0x080098ac

08008e90 <__fputwc>:
 8008e90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008e94:	4680      	mov	r8, r0
 8008e96:	460e      	mov	r6, r1
 8008e98:	4614      	mov	r4, r2
 8008e9a:	f000 f9d3 	bl	8009244 <__locale_mb_cur_max>
 8008e9e:	2801      	cmp	r0, #1
 8008ea0:	d11c      	bne.n	8008edc <__fputwc+0x4c>
 8008ea2:	1e73      	subs	r3, r6, #1
 8008ea4:	2bfe      	cmp	r3, #254	; 0xfe
 8008ea6:	d819      	bhi.n	8008edc <__fputwc+0x4c>
 8008ea8:	f88d 6004 	strb.w	r6, [sp, #4]
 8008eac:	4605      	mov	r5, r0
 8008eae:	2700      	movs	r7, #0
 8008eb0:	f10d 0904 	add.w	r9, sp, #4
 8008eb4:	42af      	cmp	r7, r5
 8008eb6:	d020      	beq.n	8008efa <__fputwc+0x6a>
 8008eb8:	68a3      	ldr	r3, [r4, #8]
 8008eba:	f817 1009 	ldrb.w	r1, [r7, r9]
 8008ebe:	3b01      	subs	r3, #1
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	60a3      	str	r3, [r4, #8]
 8008ec4:	da04      	bge.n	8008ed0 <__fputwc+0x40>
 8008ec6:	69a2      	ldr	r2, [r4, #24]
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	db1a      	blt.n	8008f02 <__fputwc+0x72>
 8008ecc:	290a      	cmp	r1, #10
 8008ece:	d018      	beq.n	8008f02 <__fputwc+0x72>
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	1c5a      	adds	r2, r3, #1
 8008ed4:	6022      	str	r2, [r4, #0]
 8008ed6:	7019      	strb	r1, [r3, #0]
 8008ed8:	3701      	adds	r7, #1
 8008eda:	e7eb      	b.n	8008eb4 <__fputwc+0x24>
 8008edc:	4632      	mov	r2, r6
 8008ede:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8008ee2:	a901      	add	r1, sp, #4
 8008ee4:	4640      	mov	r0, r8
 8008ee6:	f000 fbe9 	bl	80096bc <_wcrtomb_r>
 8008eea:	1c42      	adds	r2, r0, #1
 8008eec:	4605      	mov	r5, r0
 8008eee:	d1de      	bne.n	8008eae <__fputwc+0x1e>
 8008ef0:	89a3      	ldrh	r3, [r4, #12]
 8008ef2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ef6:	81a3      	strh	r3, [r4, #12]
 8008ef8:	4606      	mov	r6, r0
 8008efa:	4630      	mov	r0, r6
 8008efc:	b003      	add	sp, #12
 8008efe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f02:	4622      	mov	r2, r4
 8008f04:	4640      	mov	r0, r8
 8008f06:	f000 fb7b 	bl	8009600 <__swbuf_r>
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	d1e4      	bne.n	8008ed8 <__fputwc+0x48>
 8008f0e:	4606      	mov	r6, r0
 8008f10:	e7f3      	b.n	8008efa <__fputwc+0x6a>

08008f12 <_fputwc_r>:
 8008f12:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8008f14:	07db      	lsls	r3, r3, #31
 8008f16:	b570      	push	{r4, r5, r6, lr}
 8008f18:	4605      	mov	r5, r0
 8008f1a:	460e      	mov	r6, r1
 8008f1c:	4614      	mov	r4, r2
 8008f1e:	d405      	bmi.n	8008f2c <_fputwc_r+0x1a>
 8008f20:	8993      	ldrh	r3, [r2, #12]
 8008f22:	0598      	lsls	r0, r3, #22
 8008f24:	d402      	bmi.n	8008f2c <_fputwc_r+0x1a>
 8008f26:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8008f28:	f7ff f902 	bl	8008130 <__retarget_lock_acquire_recursive>
 8008f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f30:	0499      	lsls	r1, r3, #18
 8008f32:	d406      	bmi.n	8008f42 <_fputwc_r+0x30>
 8008f34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008f38:	81a3      	strh	r3, [r4, #12]
 8008f3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008f40:	6663      	str	r3, [r4, #100]	; 0x64
 8008f42:	4622      	mov	r2, r4
 8008f44:	4628      	mov	r0, r5
 8008f46:	4631      	mov	r1, r6
 8008f48:	f7ff ffa2 	bl	8008e90 <__fputwc>
 8008f4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f4e:	07da      	lsls	r2, r3, #31
 8008f50:	4605      	mov	r5, r0
 8008f52:	d405      	bmi.n	8008f60 <_fputwc_r+0x4e>
 8008f54:	89a3      	ldrh	r3, [r4, #12]
 8008f56:	059b      	lsls	r3, r3, #22
 8008f58:	d402      	bmi.n	8008f60 <_fputwc_r+0x4e>
 8008f5a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f5c:	f7ff f8e9 	bl	8008132 <__retarget_lock_release_recursive>
 8008f60:	4628      	mov	r0, r5
 8008f62:	bd70      	pop	{r4, r5, r6, pc}

08008f64 <_fstat_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4c07      	ldr	r4, [pc, #28]	; (8008f84 <_fstat_r+0x20>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4605      	mov	r5, r0
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	4611      	mov	r1, r2
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	f7fc fb5b 	bl	800562c <_fstat>
 8008f76:	1c43      	adds	r3, r0, #1
 8008f78:	d102      	bne.n	8008f80 <_fstat_r+0x1c>
 8008f7a:	6823      	ldr	r3, [r4, #0]
 8008f7c:	b103      	cbz	r3, 8008f80 <_fstat_r+0x1c>
 8008f7e:	602b      	str	r3, [r5, #0]
 8008f80:	bd38      	pop	{r3, r4, r5, pc}
 8008f82:	bf00      	nop
 8008f84:	200009f0 	.word	0x200009f0

08008f88 <__sfvwrite_r>:
 8008f88:	6893      	ldr	r3, [r2, #8]
 8008f8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f8e:	4607      	mov	r7, r0
 8008f90:	460c      	mov	r4, r1
 8008f92:	4690      	mov	r8, r2
 8008f94:	b91b      	cbnz	r3, 8008f9e <__sfvwrite_r+0x16>
 8008f96:	2000      	movs	r0, #0
 8008f98:	b003      	add	sp, #12
 8008f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9e:	898b      	ldrh	r3, [r1, #12]
 8008fa0:	0718      	lsls	r0, r3, #28
 8008fa2:	d526      	bpl.n	8008ff2 <__sfvwrite_r+0x6a>
 8008fa4:	690b      	ldr	r3, [r1, #16]
 8008fa6:	b323      	cbz	r3, 8008ff2 <__sfvwrite_r+0x6a>
 8008fa8:	89a3      	ldrh	r3, [r4, #12]
 8008faa:	f8d8 6000 	ldr.w	r6, [r8]
 8008fae:	f013 0902 	ands.w	r9, r3, #2
 8008fb2:	d02d      	beq.n	8009010 <__sfvwrite_r+0x88>
 8008fb4:	f04f 0a00 	mov.w	sl, #0
 8008fb8:	f8df b264 	ldr.w	fp, [pc, #612]	; 8009220 <__sfvwrite_r+0x298>
 8008fbc:	46d1      	mov	r9, sl
 8008fbe:	f1b9 0f00 	cmp.w	r9, #0
 8008fc2:	d01f      	beq.n	8009004 <__sfvwrite_r+0x7c>
 8008fc4:	45d9      	cmp	r9, fp
 8008fc6:	464b      	mov	r3, r9
 8008fc8:	4652      	mov	r2, sl
 8008fca:	bf28      	it	cs
 8008fcc:	465b      	movcs	r3, fp
 8008fce:	6a21      	ldr	r1, [r4, #32]
 8008fd0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008fd2:	4638      	mov	r0, r7
 8008fd4:	47a8      	blx	r5
 8008fd6:	2800      	cmp	r0, #0
 8008fd8:	f340 8089 	ble.w	80090ee <__sfvwrite_r+0x166>
 8008fdc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008fe0:	4482      	add	sl, r0
 8008fe2:	eba9 0900 	sub.w	r9, r9, r0
 8008fe6:	1a18      	subs	r0, r3, r0
 8008fe8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fec:	2800      	cmp	r0, #0
 8008fee:	d1e6      	bne.n	8008fbe <__sfvwrite_r+0x36>
 8008ff0:	e7d1      	b.n	8008f96 <__sfvwrite_r+0xe>
 8008ff2:	4621      	mov	r1, r4
 8008ff4:	4638      	mov	r0, r7
 8008ff6:	f7fd feeb 	bl	8006dd0 <__swsetup_r>
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	d0d4      	beq.n	8008fa8 <__sfvwrite_r+0x20>
 8008ffe:	f04f 30ff 	mov.w	r0, #4294967295
 8009002:	e7c9      	b.n	8008f98 <__sfvwrite_r+0x10>
 8009004:	f8d6 a000 	ldr.w	sl, [r6]
 8009008:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800900c:	3608      	adds	r6, #8
 800900e:	e7d6      	b.n	8008fbe <__sfvwrite_r+0x36>
 8009010:	f013 0301 	ands.w	r3, r3, #1
 8009014:	d043      	beq.n	800909e <__sfvwrite_r+0x116>
 8009016:	4648      	mov	r0, r9
 8009018:	46ca      	mov	sl, r9
 800901a:	46cb      	mov	fp, r9
 800901c:	f1bb 0f00 	cmp.w	fp, #0
 8009020:	f000 80d9 	beq.w	80091d6 <__sfvwrite_r+0x24e>
 8009024:	b950      	cbnz	r0, 800903c <__sfvwrite_r+0xb4>
 8009026:	465a      	mov	r2, fp
 8009028:	210a      	movs	r1, #10
 800902a:	4650      	mov	r0, sl
 800902c:	f7f7 f8f0 	bl	8000210 <memchr>
 8009030:	2800      	cmp	r0, #0
 8009032:	f000 80d5 	beq.w	80091e0 <__sfvwrite_r+0x258>
 8009036:	3001      	adds	r0, #1
 8009038:	eba0 090a 	sub.w	r9, r0, sl
 800903c:	6820      	ldr	r0, [r4, #0]
 800903e:	6921      	ldr	r1, [r4, #16]
 8009040:	6962      	ldr	r2, [r4, #20]
 8009042:	45d9      	cmp	r9, fp
 8009044:	464b      	mov	r3, r9
 8009046:	bf28      	it	cs
 8009048:	465b      	movcs	r3, fp
 800904a:	4288      	cmp	r0, r1
 800904c:	f240 80cb 	bls.w	80091e6 <__sfvwrite_r+0x25e>
 8009050:	68a5      	ldr	r5, [r4, #8]
 8009052:	4415      	add	r5, r2
 8009054:	42ab      	cmp	r3, r5
 8009056:	f340 80c6 	ble.w	80091e6 <__sfvwrite_r+0x25e>
 800905a:	4651      	mov	r1, sl
 800905c:	462a      	mov	r2, r5
 800905e:	f000 f923 	bl	80092a8 <memmove>
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	442b      	add	r3, r5
 8009066:	6023      	str	r3, [r4, #0]
 8009068:	4621      	mov	r1, r4
 800906a:	4638      	mov	r0, r7
 800906c:	f7fe fe0c 	bl	8007c88 <_fflush_r>
 8009070:	2800      	cmp	r0, #0
 8009072:	d13c      	bne.n	80090ee <__sfvwrite_r+0x166>
 8009074:	ebb9 0905 	subs.w	r9, r9, r5
 8009078:	f040 80cf 	bne.w	800921a <__sfvwrite_r+0x292>
 800907c:	4621      	mov	r1, r4
 800907e:	4638      	mov	r0, r7
 8009080:	f7fe fe02 	bl	8007c88 <_fflush_r>
 8009084:	2800      	cmp	r0, #0
 8009086:	d132      	bne.n	80090ee <__sfvwrite_r+0x166>
 8009088:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800908c:	44aa      	add	sl, r5
 800908e:	ebab 0b05 	sub.w	fp, fp, r5
 8009092:	1b5d      	subs	r5, r3, r5
 8009094:	f8c8 5008 	str.w	r5, [r8, #8]
 8009098:	2d00      	cmp	r5, #0
 800909a:	d1bf      	bne.n	800901c <__sfvwrite_r+0x94>
 800909c:	e77b      	b.n	8008f96 <__sfvwrite_r+0xe>
 800909e:	4699      	mov	r9, r3
 80090a0:	469a      	mov	sl, r3
 80090a2:	f1ba 0f00 	cmp.w	sl, #0
 80090a6:	d027      	beq.n	80090f8 <__sfvwrite_r+0x170>
 80090a8:	89a2      	ldrh	r2, [r4, #12]
 80090aa:	68a5      	ldr	r5, [r4, #8]
 80090ac:	0591      	lsls	r1, r2, #22
 80090ae:	d565      	bpl.n	800917c <__sfvwrite_r+0x1f4>
 80090b0:	45aa      	cmp	sl, r5
 80090b2:	d33b      	bcc.n	800912c <__sfvwrite_r+0x1a4>
 80090b4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80090b8:	d036      	beq.n	8009128 <__sfvwrite_r+0x1a0>
 80090ba:	6921      	ldr	r1, [r4, #16]
 80090bc:	6823      	ldr	r3, [r4, #0]
 80090be:	1a5b      	subs	r3, r3, r1
 80090c0:	9301      	str	r3, [sp, #4]
 80090c2:	6963      	ldr	r3, [r4, #20]
 80090c4:	2002      	movs	r0, #2
 80090c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80090ca:	fb93 fbf0 	sdiv	fp, r3, r0
 80090ce:	9b01      	ldr	r3, [sp, #4]
 80090d0:	1c58      	adds	r0, r3, #1
 80090d2:	4450      	add	r0, sl
 80090d4:	4583      	cmp	fp, r0
 80090d6:	bf38      	it	cc
 80090d8:	4683      	movcc	fp, r0
 80090da:	0553      	lsls	r3, r2, #21
 80090dc:	d53e      	bpl.n	800915c <__sfvwrite_r+0x1d4>
 80090de:	4659      	mov	r1, fp
 80090e0:	4638      	mov	r0, r7
 80090e2:	f7ff f89b 	bl	800821c <_malloc_r>
 80090e6:	4605      	mov	r5, r0
 80090e8:	b950      	cbnz	r0, 8009100 <__sfvwrite_r+0x178>
 80090ea:	230c      	movs	r3, #12
 80090ec:	603b      	str	r3, [r7, #0]
 80090ee:	89a3      	ldrh	r3, [r4, #12]
 80090f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090f4:	81a3      	strh	r3, [r4, #12]
 80090f6:	e782      	b.n	8008ffe <__sfvwrite_r+0x76>
 80090f8:	e896 0600 	ldmia.w	r6, {r9, sl}
 80090fc:	3608      	adds	r6, #8
 80090fe:	e7d0      	b.n	80090a2 <__sfvwrite_r+0x11a>
 8009100:	9a01      	ldr	r2, [sp, #4]
 8009102:	6921      	ldr	r1, [r4, #16]
 8009104:	f7ff fa98 	bl	8008638 <memcpy>
 8009108:	89a2      	ldrh	r2, [r4, #12]
 800910a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800910e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009112:	81a2      	strh	r2, [r4, #12]
 8009114:	9b01      	ldr	r3, [sp, #4]
 8009116:	6125      	str	r5, [r4, #16]
 8009118:	441d      	add	r5, r3
 800911a:	ebab 0303 	sub.w	r3, fp, r3
 800911e:	6025      	str	r5, [r4, #0]
 8009120:	f8c4 b014 	str.w	fp, [r4, #20]
 8009124:	4655      	mov	r5, sl
 8009126:	60a3      	str	r3, [r4, #8]
 8009128:	45aa      	cmp	sl, r5
 800912a:	d200      	bcs.n	800912e <__sfvwrite_r+0x1a6>
 800912c:	4655      	mov	r5, sl
 800912e:	462a      	mov	r2, r5
 8009130:	4649      	mov	r1, r9
 8009132:	6820      	ldr	r0, [r4, #0]
 8009134:	f000 f8b8 	bl	80092a8 <memmove>
 8009138:	68a3      	ldr	r3, [r4, #8]
 800913a:	1b5b      	subs	r3, r3, r5
 800913c:	60a3      	str	r3, [r4, #8]
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	441d      	add	r5, r3
 8009142:	6025      	str	r5, [r4, #0]
 8009144:	4655      	mov	r5, sl
 8009146:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800914a:	44a9      	add	r9, r5
 800914c:	ebaa 0a05 	sub.w	sl, sl, r5
 8009150:	1b5d      	subs	r5, r3, r5
 8009152:	f8c8 5008 	str.w	r5, [r8, #8]
 8009156:	2d00      	cmp	r5, #0
 8009158:	d1a3      	bne.n	80090a2 <__sfvwrite_r+0x11a>
 800915a:	e71c      	b.n	8008f96 <__sfvwrite_r+0xe>
 800915c:	465a      	mov	r2, fp
 800915e:	4638      	mov	r0, r7
 8009160:	f000 f8ce 	bl	8009300 <_realloc_r>
 8009164:	4605      	mov	r5, r0
 8009166:	2800      	cmp	r0, #0
 8009168:	d1d4      	bne.n	8009114 <__sfvwrite_r+0x18c>
 800916a:	6921      	ldr	r1, [r4, #16]
 800916c:	4638      	mov	r0, r7
 800916e:	f7fe fef5 	bl	8007f5c <_free_r>
 8009172:	89a3      	ldrh	r3, [r4, #12]
 8009174:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009178:	81a3      	strh	r3, [r4, #12]
 800917a:	e7b6      	b.n	80090ea <__sfvwrite_r+0x162>
 800917c:	6820      	ldr	r0, [r4, #0]
 800917e:	6923      	ldr	r3, [r4, #16]
 8009180:	4298      	cmp	r0, r3
 8009182:	d802      	bhi.n	800918a <__sfvwrite_r+0x202>
 8009184:	6962      	ldr	r2, [r4, #20]
 8009186:	4592      	cmp	sl, r2
 8009188:	d215      	bcs.n	80091b6 <__sfvwrite_r+0x22e>
 800918a:	4555      	cmp	r5, sl
 800918c:	bf28      	it	cs
 800918e:	4655      	movcs	r5, sl
 8009190:	462a      	mov	r2, r5
 8009192:	4649      	mov	r1, r9
 8009194:	f000 f888 	bl	80092a8 <memmove>
 8009198:	68a3      	ldr	r3, [r4, #8]
 800919a:	6822      	ldr	r2, [r4, #0]
 800919c:	1b5b      	subs	r3, r3, r5
 800919e:	442a      	add	r2, r5
 80091a0:	60a3      	str	r3, [r4, #8]
 80091a2:	6022      	str	r2, [r4, #0]
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d1ce      	bne.n	8009146 <__sfvwrite_r+0x1be>
 80091a8:	4621      	mov	r1, r4
 80091aa:	4638      	mov	r0, r7
 80091ac:	f7fe fd6c 	bl	8007c88 <_fflush_r>
 80091b0:	2800      	cmp	r0, #0
 80091b2:	d0c8      	beq.n	8009146 <__sfvwrite_r+0x1be>
 80091b4:	e79b      	b.n	80090ee <__sfvwrite_r+0x166>
 80091b6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80091ba:	4553      	cmp	r3, sl
 80091bc:	bf28      	it	cs
 80091be:	4653      	movcs	r3, sl
 80091c0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80091c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80091c6:	6a21      	ldr	r1, [r4, #32]
 80091c8:	4353      	muls	r3, r2
 80091ca:	4638      	mov	r0, r7
 80091cc:	464a      	mov	r2, r9
 80091ce:	47a8      	blx	r5
 80091d0:	1e05      	subs	r5, r0, #0
 80091d2:	dcb8      	bgt.n	8009146 <__sfvwrite_r+0x1be>
 80091d4:	e78b      	b.n	80090ee <__sfvwrite_r+0x166>
 80091d6:	e896 0c00 	ldmia.w	r6, {sl, fp}
 80091da:	2000      	movs	r0, #0
 80091dc:	3608      	adds	r6, #8
 80091de:	e71d      	b.n	800901c <__sfvwrite_r+0x94>
 80091e0:	f10b 0901 	add.w	r9, fp, #1
 80091e4:	e72a      	b.n	800903c <__sfvwrite_r+0xb4>
 80091e6:	4293      	cmp	r3, r2
 80091e8:	db09      	blt.n	80091fe <__sfvwrite_r+0x276>
 80091ea:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80091ec:	6a21      	ldr	r1, [r4, #32]
 80091ee:	4613      	mov	r3, r2
 80091f0:	4638      	mov	r0, r7
 80091f2:	4652      	mov	r2, sl
 80091f4:	47a8      	blx	r5
 80091f6:	1e05      	subs	r5, r0, #0
 80091f8:	f73f af3c 	bgt.w	8009074 <__sfvwrite_r+0xec>
 80091fc:	e777      	b.n	80090ee <__sfvwrite_r+0x166>
 80091fe:	461a      	mov	r2, r3
 8009200:	4651      	mov	r1, sl
 8009202:	9301      	str	r3, [sp, #4]
 8009204:	f000 f850 	bl	80092a8 <memmove>
 8009208:	9b01      	ldr	r3, [sp, #4]
 800920a:	68a2      	ldr	r2, [r4, #8]
 800920c:	1ad2      	subs	r2, r2, r3
 800920e:	60a2      	str	r2, [r4, #8]
 8009210:	6822      	ldr	r2, [r4, #0]
 8009212:	441a      	add	r2, r3
 8009214:	6022      	str	r2, [r4, #0]
 8009216:	461d      	mov	r5, r3
 8009218:	e72c      	b.n	8009074 <__sfvwrite_r+0xec>
 800921a:	2001      	movs	r0, #1
 800921c:	e734      	b.n	8009088 <__sfvwrite_r+0x100>
 800921e:	bf00      	nop
 8009220:	7ffffc00 	.word	0x7ffffc00

08009224 <_isatty_r>:
 8009224:	b538      	push	{r3, r4, r5, lr}
 8009226:	4c06      	ldr	r4, [pc, #24]	; (8009240 <_isatty_r+0x1c>)
 8009228:	2300      	movs	r3, #0
 800922a:	4605      	mov	r5, r0
 800922c:	4608      	mov	r0, r1
 800922e:	6023      	str	r3, [r4, #0]
 8009230:	f7fc fa02 	bl	8005638 <_isatty>
 8009234:	1c43      	adds	r3, r0, #1
 8009236:	d102      	bne.n	800923e <_isatty_r+0x1a>
 8009238:	6823      	ldr	r3, [r4, #0]
 800923a:	b103      	cbz	r3, 800923e <_isatty_r+0x1a>
 800923c:	602b      	str	r3, [r5, #0]
 800923e:	bd38      	pop	{r3, r4, r5, pc}
 8009240:	200009f0 	.word	0x200009f0

08009244 <__locale_mb_cur_max>:
 8009244:	4b04      	ldr	r3, [pc, #16]	; (8009258 <__locale_mb_cur_max+0x14>)
 8009246:	4a05      	ldr	r2, [pc, #20]	; (800925c <__locale_mb_cur_max+0x18>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	6a1b      	ldr	r3, [r3, #32]
 800924c:	2b00      	cmp	r3, #0
 800924e:	bf08      	it	eq
 8009250:	4613      	moveq	r3, r2
 8009252:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009256:	4770      	bx	lr
 8009258:	2000000c 	.word	0x2000000c
 800925c:	20000510 	.word	0x20000510

08009260 <_lseek_r>:
 8009260:	b538      	push	{r3, r4, r5, lr}
 8009262:	4c07      	ldr	r4, [pc, #28]	; (8009280 <_lseek_r+0x20>)
 8009264:	4605      	mov	r5, r0
 8009266:	4608      	mov	r0, r1
 8009268:	4611      	mov	r1, r2
 800926a:	2200      	movs	r2, #0
 800926c:	6022      	str	r2, [r4, #0]
 800926e:	461a      	mov	r2, r3
 8009270:	f7fc f9e4 	bl	800563c <_lseek>
 8009274:	1c43      	adds	r3, r0, #1
 8009276:	d102      	bne.n	800927e <_lseek_r+0x1e>
 8009278:	6823      	ldr	r3, [r4, #0]
 800927a:	b103      	cbz	r3, 800927e <_lseek_r+0x1e>
 800927c:	602b      	str	r3, [r5, #0]
 800927e:	bd38      	pop	{r3, r4, r5, pc}
 8009280:	200009f0 	.word	0x200009f0

08009284 <__ascii_mbtowc>:
 8009284:	b082      	sub	sp, #8
 8009286:	b901      	cbnz	r1, 800928a <__ascii_mbtowc+0x6>
 8009288:	a901      	add	r1, sp, #4
 800928a:	b142      	cbz	r2, 800929e <__ascii_mbtowc+0x1a>
 800928c:	b14b      	cbz	r3, 80092a2 <__ascii_mbtowc+0x1e>
 800928e:	7813      	ldrb	r3, [r2, #0]
 8009290:	600b      	str	r3, [r1, #0]
 8009292:	7812      	ldrb	r2, [r2, #0]
 8009294:	1c10      	adds	r0, r2, #0
 8009296:	bf18      	it	ne
 8009298:	2001      	movne	r0, #1
 800929a:	b002      	add	sp, #8
 800929c:	4770      	bx	lr
 800929e:	4610      	mov	r0, r2
 80092a0:	e7fb      	b.n	800929a <__ascii_mbtowc+0x16>
 80092a2:	f06f 0001 	mvn.w	r0, #1
 80092a6:	e7f8      	b.n	800929a <__ascii_mbtowc+0x16>

080092a8 <memmove>:
 80092a8:	4288      	cmp	r0, r1
 80092aa:	b510      	push	{r4, lr}
 80092ac:	eb01 0302 	add.w	r3, r1, r2
 80092b0:	d803      	bhi.n	80092ba <memmove+0x12>
 80092b2:	1e42      	subs	r2, r0, #1
 80092b4:	4299      	cmp	r1, r3
 80092b6:	d10c      	bne.n	80092d2 <memmove+0x2a>
 80092b8:	bd10      	pop	{r4, pc}
 80092ba:	4298      	cmp	r0, r3
 80092bc:	d2f9      	bcs.n	80092b2 <memmove+0xa>
 80092be:	1881      	adds	r1, r0, r2
 80092c0:	1ad2      	subs	r2, r2, r3
 80092c2:	42d3      	cmn	r3, r2
 80092c4:	d100      	bne.n	80092c8 <memmove+0x20>
 80092c6:	bd10      	pop	{r4, pc}
 80092c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80092d0:	e7f7      	b.n	80092c2 <memmove+0x1a>
 80092d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092d6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80092da:	e7eb      	b.n	80092b4 <memmove+0xc>

080092dc <_read_r>:
 80092dc:	b538      	push	{r3, r4, r5, lr}
 80092de:	4c07      	ldr	r4, [pc, #28]	; (80092fc <_read_r+0x20>)
 80092e0:	4605      	mov	r5, r0
 80092e2:	4608      	mov	r0, r1
 80092e4:	4611      	mov	r1, r2
 80092e6:	2200      	movs	r2, #0
 80092e8:	6022      	str	r2, [r4, #0]
 80092ea:	461a      	mov	r2, r3
 80092ec:	f7fc f95a 	bl	80055a4 <_read>
 80092f0:	1c43      	adds	r3, r0, #1
 80092f2:	d102      	bne.n	80092fa <_read_r+0x1e>
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	b103      	cbz	r3, 80092fa <_read_r+0x1e>
 80092f8:	602b      	str	r3, [r5, #0]
 80092fa:	bd38      	pop	{r3, r4, r5, pc}
 80092fc:	200009f0 	.word	0x200009f0

08009300 <_realloc_r>:
 8009300:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009304:	4682      	mov	sl, r0
 8009306:	460c      	mov	r4, r1
 8009308:	b929      	cbnz	r1, 8009316 <_realloc_r+0x16>
 800930a:	4611      	mov	r1, r2
 800930c:	b003      	add	sp, #12
 800930e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009312:	f7fe bf83 	b.w	800821c <_malloc_r>
 8009316:	9201      	str	r2, [sp, #4]
 8009318:	f7ff f99a 	bl	8008650 <__malloc_lock>
 800931c:	9a01      	ldr	r2, [sp, #4]
 800931e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8009322:	f102 080b 	add.w	r8, r2, #11
 8009326:	f1b8 0f16 	cmp.w	r8, #22
 800932a:	f1a4 0908 	sub.w	r9, r4, #8
 800932e:	f025 0603 	bic.w	r6, r5, #3
 8009332:	d90a      	bls.n	800934a <_realloc_r+0x4a>
 8009334:	f038 0807 	bics.w	r8, r8, #7
 8009338:	d509      	bpl.n	800934e <_realloc_r+0x4e>
 800933a:	230c      	movs	r3, #12
 800933c:	f8ca 3000 	str.w	r3, [sl]
 8009340:	2700      	movs	r7, #0
 8009342:	4638      	mov	r0, r7
 8009344:	b003      	add	sp, #12
 8009346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934a:	f04f 0810 	mov.w	r8, #16
 800934e:	4590      	cmp	r8, r2
 8009350:	d3f3      	bcc.n	800933a <_realloc_r+0x3a>
 8009352:	45b0      	cmp	r8, r6
 8009354:	f340 8145 	ble.w	80095e2 <_realloc_r+0x2e2>
 8009358:	4ba8      	ldr	r3, [pc, #672]	; (80095fc <_realloc_r+0x2fc>)
 800935a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800935e:	eb09 0106 	add.w	r1, r9, r6
 8009362:	4571      	cmp	r1, lr
 8009364:	469b      	mov	fp, r3
 8009366:	684b      	ldr	r3, [r1, #4]
 8009368:	d005      	beq.n	8009376 <_realloc_r+0x76>
 800936a:	f023 0001 	bic.w	r0, r3, #1
 800936e:	4408      	add	r0, r1
 8009370:	6840      	ldr	r0, [r0, #4]
 8009372:	07c7      	lsls	r7, r0, #31
 8009374:	d447      	bmi.n	8009406 <_realloc_r+0x106>
 8009376:	f023 0303 	bic.w	r3, r3, #3
 800937a:	4571      	cmp	r1, lr
 800937c:	eb06 0703 	add.w	r7, r6, r3
 8009380:	d119      	bne.n	80093b6 <_realloc_r+0xb6>
 8009382:	f108 0010 	add.w	r0, r8, #16
 8009386:	4287      	cmp	r7, r0
 8009388:	db3f      	blt.n	800940a <_realloc_r+0x10a>
 800938a:	eb09 0308 	add.w	r3, r9, r8
 800938e:	eba7 0708 	sub.w	r7, r7, r8
 8009392:	f047 0701 	orr.w	r7, r7, #1
 8009396:	f8cb 3008 	str.w	r3, [fp, #8]
 800939a:	605f      	str	r7, [r3, #4]
 800939c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80093a0:	f003 0301 	and.w	r3, r3, #1
 80093a4:	ea43 0308 	orr.w	r3, r3, r8
 80093a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80093ac:	4650      	mov	r0, sl
 80093ae:	f7ff f955 	bl	800865c <__malloc_unlock>
 80093b2:	4627      	mov	r7, r4
 80093b4:	e7c5      	b.n	8009342 <_realloc_r+0x42>
 80093b6:	45b8      	cmp	r8, r7
 80093b8:	dc27      	bgt.n	800940a <_realloc_r+0x10a>
 80093ba:	68cb      	ldr	r3, [r1, #12]
 80093bc:	688a      	ldr	r2, [r1, #8]
 80093be:	60d3      	str	r3, [r2, #12]
 80093c0:	609a      	str	r2, [r3, #8]
 80093c2:	eba7 0008 	sub.w	r0, r7, r8
 80093c6:	280f      	cmp	r0, #15
 80093c8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80093cc:	eb09 0207 	add.w	r2, r9, r7
 80093d0:	f240 8109 	bls.w	80095e6 <_realloc_r+0x2e6>
 80093d4:	eb09 0108 	add.w	r1, r9, r8
 80093d8:	f003 0301 	and.w	r3, r3, #1
 80093dc:	ea43 0308 	orr.w	r3, r3, r8
 80093e0:	f040 0001 	orr.w	r0, r0, #1
 80093e4:	f8c9 3004 	str.w	r3, [r9, #4]
 80093e8:	6048      	str	r0, [r1, #4]
 80093ea:	6853      	ldr	r3, [r2, #4]
 80093ec:	f043 0301 	orr.w	r3, r3, #1
 80093f0:	6053      	str	r3, [r2, #4]
 80093f2:	3108      	adds	r1, #8
 80093f4:	4650      	mov	r0, sl
 80093f6:	f7fe fdb1 	bl	8007f5c <_free_r>
 80093fa:	4650      	mov	r0, sl
 80093fc:	f7ff f92e 	bl	800865c <__malloc_unlock>
 8009400:	f109 0708 	add.w	r7, r9, #8
 8009404:	e79d      	b.n	8009342 <_realloc_r+0x42>
 8009406:	2300      	movs	r3, #0
 8009408:	4619      	mov	r1, r3
 800940a:	07e8      	lsls	r0, r5, #31
 800940c:	f100 8084 	bmi.w	8009518 <_realloc_r+0x218>
 8009410:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009414:	eba9 0505 	sub.w	r5, r9, r5
 8009418:	6868      	ldr	r0, [r5, #4]
 800941a:	f020 0003 	bic.w	r0, r0, #3
 800941e:	4430      	add	r0, r6
 8009420:	2900      	cmp	r1, #0
 8009422:	d076      	beq.n	8009512 <_realloc_r+0x212>
 8009424:	4571      	cmp	r1, lr
 8009426:	d150      	bne.n	80094ca <_realloc_r+0x1ca>
 8009428:	4403      	add	r3, r0
 800942a:	f108 0110 	add.w	r1, r8, #16
 800942e:	428b      	cmp	r3, r1
 8009430:	db6f      	blt.n	8009512 <_realloc_r+0x212>
 8009432:	462f      	mov	r7, r5
 8009434:	68ea      	ldr	r2, [r5, #12]
 8009436:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800943a:	60ca      	str	r2, [r1, #12]
 800943c:	6091      	str	r1, [r2, #8]
 800943e:	1f32      	subs	r2, r6, #4
 8009440:	2a24      	cmp	r2, #36	; 0x24
 8009442:	d83b      	bhi.n	80094bc <_realloc_r+0x1bc>
 8009444:	2a13      	cmp	r2, #19
 8009446:	d936      	bls.n	80094b6 <_realloc_r+0x1b6>
 8009448:	6821      	ldr	r1, [r4, #0]
 800944a:	60a9      	str	r1, [r5, #8]
 800944c:	6861      	ldr	r1, [r4, #4]
 800944e:	60e9      	str	r1, [r5, #12]
 8009450:	2a1b      	cmp	r2, #27
 8009452:	d81c      	bhi.n	800948e <_realloc_r+0x18e>
 8009454:	f105 0210 	add.w	r2, r5, #16
 8009458:	f104 0108 	add.w	r1, r4, #8
 800945c:	6808      	ldr	r0, [r1, #0]
 800945e:	6010      	str	r0, [r2, #0]
 8009460:	6848      	ldr	r0, [r1, #4]
 8009462:	6050      	str	r0, [r2, #4]
 8009464:	6889      	ldr	r1, [r1, #8]
 8009466:	6091      	str	r1, [r2, #8]
 8009468:	eb05 0208 	add.w	r2, r5, r8
 800946c:	eba3 0308 	sub.w	r3, r3, r8
 8009470:	f043 0301 	orr.w	r3, r3, #1
 8009474:	f8cb 2008 	str.w	r2, [fp, #8]
 8009478:	6053      	str	r3, [r2, #4]
 800947a:	686b      	ldr	r3, [r5, #4]
 800947c:	f003 0301 	and.w	r3, r3, #1
 8009480:	ea43 0308 	orr.w	r3, r3, r8
 8009484:	606b      	str	r3, [r5, #4]
 8009486:	4650      	mov	r0, sl
 8009488:	f7ff f8e8 	bl	800865c <__malloc_unlock>
 800948c:	e759      	b.n	8009342 <_realloc_r+0x42>
 800948e:	68a1      	ldr	r1, [r4, #8]
 8009490:	6129      	str	r1, [r5, #16]
 8009492:	68e1      	ldr	r1, [r4, #12]
 8009494:	6169      	str	r1, [r5, #20]
 8009496:	2a24      	cmp	r2, #36	; 0x24
 8009498:	bf01      	itttt	eq
 800949a:	6922      	ldreq	r2, [r4, #16]
 800949c:	61aa      	streq	r2, [r5, #24]
 800949e:	6960      	ldreq	r0, [r4, #20]
 80094a0:	61e8      	streq	r0, [r5, #28]
 80094a2:	bf19      	ittee	ne
 80094a4:	f105 0218 	addne.w	r2, r5, #24
 80094a8:	f104 0110 	addne.w	r1, r4, #16
 80094ac:	f105 0220 	addeq.w	r2, r5, #32
 80094b0:	f104 0118 	addeq.w	r1, r4, #24
 80094b4:	e7d2      	b.n	800945c <_realloc_r+0x15c>
 80094b6:	463a      	mov	r2, r7
 80094b8:	4621      	mov	r1, r4
 80094ba:	e7cf      	b.n	800945c <_realloc_r+0x15c>
 80094bc:	4621      	mov	r1, r4
 80094be:	4638      	mov	r0, r7
 80094c0:	9301      	str	r3, [sp, #4]
 80094c2:	f7ff fef1 	bl	80092a8 <memmove>
 80094c6:	9b01      	ldr	r3, [sp, #4]
 80094c8:	e7ce      	b.n	8009468 <_realloc_r+0x168>
 80094ca:	18c7      	adds	r7, r0, r3
 80094cc:	45b8      	cmp	r8, r7
 80094ce:	dc20      	bgt.n	8009512 <_realloc_r+0x212>
 80094d0:	68cb      	ldr	r3, [r1, #12]
 80094d2:	688a      	ldr	r2, [r1, #8]
 80094d4:	60d3      	str	r3, [r2, #12]
 80094d6:	609a      	str	r2, [r3, #8]
 80094d8:	4628      	mov	r0, r5
 80094da:	68eb      	ldr	r3, [r5, #12]
 80094dc:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80094e0:	60d3      	str	r3, [r2, #12]
 80094e2:	609a      	str	r2, [r3, #8]
 80094e4:	1f32      	subs	r2, r6, #4
 80094e6:	2a24      	cmp	r2, #36	; 0x24
 80094e8:	d842      	bhi.n	8009570 <_realloc_r+0x270>
 80094ea:	2a13      	cmp	r2, #19
 80094ec:	d93e      	bls.n	800956c <_realloc_r+0x26c>
 80094ee:	6823      	ldr	r3, [r4, #0]
 80094f0:	60ab      	str	r3, [r5, #8]
 80094f2:	6863      	ldr	r3, [r4, #4]
 80094f4:	60eb      	str	r3, [r5, #12]
 80094f6:	2a1b      	cmp	r2, #27
 80094f8:	d824      	bhi.n	8009544 <_realloc_r+0x244>
 80094fa:	f105 0010 	add.w	r0, r5, #16
 80094fe:	f104 0308 	add.w	r3, r4, #8
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	6002      	str	r2, [r0, #0]
 8009506:	685a      	ldr	r2, [r3, #4]
 8009508:	6042      	str	r2, [r0, #4]
 800950a:	689b      	ldr	r3, [r3, #8]
 800950c:	6083      	str	r3, [r0, #8]
 800950e:	46a9      	mov	r9, r5
 8009510:	e757      	b.n	80093c2 <_realloc_r+0xc2>
 8009512:	4580      	cmp	r8, r0
 8009514:	4607      	mov	r7, r0
 8009516:	dddf      	ble.n	80094d8 <_realloc_r+0x1d8>
 8009518:	4611      	mov	r1, r2
 800951a:	4650      	mov	r0, sl
 800951c:	f7fe fe7e 	bl	800821c <_malloc_r>
 8009520:	4607      	mov	r7, r0
 8009522:	2800      	cmp	r0, #0
 8009524:	d0af      	beq.n	8009486 <_realloc_r+0x186>
 8009526:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800952a:	f023 0301 	bic.w	r3, r3, #1
 800952e:	f1a0 0208 	sub.w	r2, r0, #8
 8009532:	444b      	add	r3, r9
 8009534:	429a      	cmp	r2, r3
 8009536:	d11f      	bne.n	8009578 <_realloc_r+0x278>
 8009538:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800953c:	f027 0703 	bic.w	r7, r7, #3
 8009540:	4437      	add	r7, r6
 8009542:	e73e      	b.n	80093c2 <_realloc_r+0xc2>
 8009544:	68a3      	ldr	r3, [r4, #8]
 8009546:	612b      	str	r3, [r5, #16]
 8009548:	68e3      	ldr	r3, [r4, #12]
 800954a:	616b      	str	r3, [r5, #20]
 800954c:	2a24      	cmp	r2, #36	; 0x24
 800954e:	bf01      	itttt	eq
 8009550:	6923      	ldreq	r3, [r4, #16]
 8009552:	61ab      	streq	r3, [r5, #24]
 8009554:	6962      	ldreq	r2, [r4, #20]
 8009556:	61ea      	streq	r2, [r5, #28]
 8009558:	bf19      	ittee	ne
 800955a:	f105 0018 	addne.w	r0, r5, #24
 800955e:	f104 0310 	addne.w	r3, r4, #16
 8009562:	f105 0020 	addeq.w	r0, r5, #32
 8009566:	f104 0318 	addeq.w	r3, r4, #24
 800956a:	e7ca      	b.n	8009502 <_realloc_r+0x202>
 800956c:	4623      	mov	r3, r4
 800956e:	e7c8      	b.n	8009502 <_realloc_r+0x202>
 8009570:	4621      	mov	r1, r4
 8009572:	f7ff fe99 	bl	80092a8 <memmove>
 8009576:	e7ca      	b.n	800950e <_realloc_r+0x20e>
 8009578:	1f32      	subs	r2, r6, #4
 800957a:	2a24      	cmp	r2, #36	; 0x24
 800957c:	d82d      	bhi.n	80095da <_realloc_r+0x2da>
 800957e:	2a13      	cmp	r2, #19
 8009580:	d928      	bls.n	80095d4 <_realloc_r+0x2d4>
 8009582:	6823      	ldr	r3, [r4, #0]
 8009584:	6003      	str	r3, [r0, #0]
 8009586:	6863      	ldr	r3, [r4, #4]
 8009588:	6043      	str	r3, [r0, #4]
 800958a:	2a1b      	cmp	r2, #27
 800958c:	d80e      	bhi.n	80095ac <_realloc_r+0x2ac>
 800958e:	f100 0308 	add.w	r3, r0, #8
 8009592:	f104 0208 	add.w	r2, r4, #8
 8009596:	6811      	ldr	r1, [r2, #0]
 8009598:	6019      	str	r1, [r3, #0]
 800959a:	6851      	ldr	r1, [r2, #4]
 800959c:	6059      	str	r1, [r3, #4]
 800959e:	6892      	ldr	r2, [r2, #8]
 80095a0:	609a      	str	r2, [r3, #8]
 80095a2:	4621      	mov	r1, r4
 80095a4:	4650      	mov	r0, sl
 80095a6:	f7fe fcd9 	bl	8007f5c <_free_r>
 80095aa:	e76c      	b.n	8009486 <_realloc_r+0x186>
 80095ac:	68a3      	ldr	r3, [r4, #8]
 80095ae:	6083      	str	r3, [r0, #8]
 80095b0:	68e3      	ldr	r3, [r4, #12]
 80095b2:	60c3      	str	r3, [r0, #12]
 80095b4:	2a24      	cmp	r2, #36	; 0x24
 80095b6:	bf01      	itttt	eq
 80095b8:	6923      	ldreq	r3, [r4, #16]
 80095ba:	6103      	streq	r3, [r0, #16]
 80095bc:	6961      	ldreq	r1, [r4, #20]
 80095be:	6141      	streq	r1, [r0, #20]
 80095c0:	bf19      	ittee	ne
 80095c2:	f100 0310 	addne.w	r3, r0, #16
 80095c6:	f104 0210 	addne.w	r2, r4, #16
 80095ca:	f100 0318 	addeq.w	r3, r0, #24
 80095ce:	f104 0218 	addeq.w	r2, r4, #24
 80095d2:	e7e0      	b.n	8009596 <_realloc_r+0x296>
 80095d4:	4603      	mov	r3, r0
 80095d6:	4622      	mov	r2, r4
 80095d8:	e7dd      	b.n	8009596 <_realloc_r+0x296>
 80095da:	4621      	mov	r1, r4
 80095dc:	f7ff fe64 	bl	80092a8 <memmove>
 80095e0:	e7df      	b.n	80095a2 <_realloc_r+0x2a2>
 80095e2:	4637      	mov	r7, r6
 80095e4:	e6ed      	b.n	80093c2 <_realloc_r+0xc2>
 80095e6:	f003 0301 	and.w	r3, r3, #1
 80095ea:	431f      	orrs	r7, r3
 80095ec:	f8c9 7004 	str.w	r7, [r9, #4]
 80095f0:	6853      	ldr	r3, [r2, #4]
 80095f2:	f043 0301 	orr.w	r3, r3, #1
 80095f6:	6053      	str	r3, [r2, #4]
 80095f8:	e6ff      	b.n	80093fa <_realloc_r+0xfa>
 80095fa:	bf00      	nop
 80095fc:	20000100 	.word	0x20000100

08009600 <__swbuf_r>:
 8009600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009602:	460e      	mov	r6, r1
 8009604:	4614      	mov	r4, r2
 8009606:	4605      	mov	r5, r0
 8009608:	b118      	cbz	r0, 8009612 <__swbuf_r+0x12>
 800960a:	6983      	ldr	r3, [r0, #24]
 800960c:	b90b      	cbnz	r3, 8009612 <__swbuf_r+0x12>
 800960e:	f7fe fbcf 	bl	8007db0 <__sinit>
 8009612:	4b27      	ldr	r3, [pc, #156]	; (80096b0 <__swbuf_r+0xb0>)
 8009614:	429c      	cmp	r4, r3
 8009616:	d12f      	bne.n	8009678 <__swbuf_r+0x78>
 8009618:	686c      	ldr	r4, [r5, #4]
 800961a:	69a3      	ldr	r3, [r4, #24]
 800961c:	60a3      	str	r3, [r4, #8]
 800961e:	89a3      	ldrh	r3, [r4, #12]
 8009620:	0719      	lsls	r1, r3, #28
 8009622:	d533      	bpl.n	800968c <__swbuf_r+0x8c>
 8009624:	6923      	ldr	r3, [r4, #16]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d030      	beq.n	800968c <__swbuf_r+0x8c>
 800962a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800962e:	b2f6      	uxtb	r6, r6
 8009630:	049a      	lsls	r2, r3, #18
 8009632:	4637      	mov	r7, r6
 8009634:	d534      	bpl.n	80096a0 <__swbuf_r+0xa0>
 8009636:	6923      	ldr	r3, [r4, #16]
 8009638:	6820      	ldr	r0, [r4, #0]
 800963a:	1ac0      	subs	r0, r0, r3
 800963c:	6963      	ldr	r3, [r4, #20]
 800963e:	4298      	cmp	r0, r3
 8009640:	db04      	blt.n	800964c <__swbuf_r+0x4c>
 8009642:	4621      	mov	r1, r4
 8009644:	4628      	mov	r0, r5
 8009646:	f7fe fb1f 	bl	8007c88 <_fflush_r>
 800964a:	bb28      	cbnz	r0, 8009698 <__swbuf_r+0x98>
 800964c:	68a3      	ldr	r3, [r4, #8]
 800964e:	3b01      	subs	r3, #1
 8009650:	60a3      	str	r3, [r4, #8]
 8009652:	6823      	ldr	r3, [r4, #0]
 8009654:	1c5a      	adds	r2, r3, #1
 8009656:	6022      	str	r2, [r4, #0]
 8009658:	701e      	strb	r6, [r3, #0]
 800965a:	6963      	ldr	r3, [r4, #20]
 800965c:	3001      	adds	r0, #1
 800965e:	4298      	cmp	r0, r3
 8009660:	d004      	beq.n	800966c <__swbuf_r+0x6c>
 8009662:	89a3      	ldrh	r3, [r4, #12]
 8009664:	07db      	lsls	r3, r3, #31
 8009666:	d519      	bpl.n	800969c <__swbuf_r+0x9c>
 8009668:	2e0a      	cmp	r6, #10
 800966a:	d117      	bne.n	800969c <__swbuf_r+0x9c>
 800966c:	4621      	mov	r1, r4
 800966e:	4628      	mov	r0, r5
 8009670:	f7fe fb0a 	bl	8007c88 <_fflush_r>
 8009674:	b190      	cbz	r0, 800969c <__swbuf_r+0x9c>
 8009676:	e00f      	b.n	8009698 <__swbuf_r+0x98>
 8009678:	4b0e      	ldr	r3, [pc, #56]	; (80096b4 <__swbuf_r+0xb4>)
 800967a:	429c      	cmp	r4, r3
 800967c:	d101      	bne.n	8009682 <__swbuf_r+0x82>
 800967e:	68ac      	ldr	r4, [r5, #8]
 8009680:	e7cb      	b.n	800961a <__swbuf_r+0x1a>
 8009682:	4b0d      	ldr	r3, [pc, #52]	; (80096b8 <__swbuf_r+0xb8>)
 8009684:	429c      	cmp	r4, r3
 8009686:	bf08      	it	eq
 8009688:	68ec      	ldreq	r4, [r5, #12]
 800968a:	e7c6      	b.n	800961a <__swbuf_r+0x1a>
 800968c:	4621      	mov	r1, r4
 800968e:	4628      	mov	r0, r5
 8009690:	f7fd fb9e 	bl	8006dd0 <__swsetup_r>
 8009694:	2800      	cmp	r0, #0
 8009696:	d0c8      	beq.n	800962a <__swbuf_r+0x2a>
 8009698:	f04f 37ff 	mov.w	r7, #4294967295
 800969c:	4638      	mov	r0, r7
 800969e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80096a4:	81a3      	strh	r3, [r4, #12]
 80096a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096ac:	6663      	str	r3, [r4, #100]	; 0x64
 80096ae:	e7c2      	b.n	8009636 <__swbuf_r+0x36>
 80096b0:	080098cc 	.word	0x080098cc
 80096b4:	080098ec 	.word	0x080098ec
 80096b8:	080098ac 	.word	0x080098ac

080096bc <_wcrtomb_r>:
 80096bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096be:	4605      	mov	r5, r0
 80096c0:	b085      	sub	sp, #20
 80096c2:	461e      	mov	r6, r3
 80096c4:	460f      	mov	r7, r1
 80096c6:	4c0f      	ldr	r4, [pc, #60]	; (8009704 <_wcrtomb_r+0x48>)
 80096c8:	b991      	cbnz	r1, 80096f0 <_wcrtomb_r+0x34>
 80096ca:	6822      	ldr	r2, [r4, #0]
 80096cc:	490e      	ldr	r1, [pc, #56]	; (8009708 <_wcrtomb_r+0x4c>)
 80096ce:	6a12      	ldr	r2, [r2, #32]
 80096d0:	2a00      	cmp	r2, #0
 80096d2:	bf08      	it	eq
 80096d4:	460a      	moveq	r2, r1
 80096d6:	a901      	add	r1, sp, #4
 80096d8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80096dc:	463a      	mov	r2, r7
 80096de:	47a0      	blx	r4
 80096e0:	1c43      	adds	r3, r0, #1
 80096e2:	bf01      	itttt	eq
 80096e4:	2300      	moveq	r3, #0
 80096e6:	6033      	streq	r3, [r6, #0]
 80096e8:	238a      	moveq	r3, #138	; 0x8a
 80096ea:	602b      	streq	r3, [r5, #0]
 80096ec:	b005      	add	sp, #20
 80096ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096f0:	6824      	ldr	r4, [r4, #0]
 80096f2:	4f05      	ldr	r7, [pc, #20]	; (8009708 <_wcrtomb_r+0x4c>)
 80096f4:	6a24      	ldr	r4, [r4, #32]
 80096f6:	2c00      	cmp	r4, #0
 80096f8:	bf08      	it	eq
 80096fa:	463c      	moveq	r4, r7
 80096fc:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8009700:	e7ed      	b.n	80096de <_wcrtomb_r+0x22>
 8009702:	bf00      	nop
 8009704:	2000000c 	.word	0x2000000c
 8009708:	20000510 	.word	0x20000510

0800970c <__ascii_wctomb>:
 800970c:	b149      	cbz	r1, 8009722 <__ascii_wctomb+0x16>
 800970e:	2aff      	cmp	r2, #255	; 0xff
 8009710:	bf85      	ittet	hi
 8009712:	238a      	movhi	r3, #138	; 0x8a
 8009714:	6003      	strhi	r3, [r0, #0]
 8009716:	700a      	strbls	r2, [r1, #0]
 8009718:	f04f 30ff 	movhi.w	r0, #4294967295
 800971c:	bf98      	it	ls
 800971e:	2001      	movls	r0, #1
 8009720:	4770      	bx	lr
 8009722:	4608      	mov	r0, r1
 8009724:	4770      	bx	lr

08009726 <abort>:
 8009726:	b508      	push	{r3, lr}
 8009728:	2006      	movs	r0, #6
 800972a:	f000 f82b 	bl	8009784 <raise>
 800972e:	2001      	movs	r0, #1
 8009730:	f7fb ff32 	bl	8005598 <_exit>

08009734 <_raise_r>:
 8009734:	291f      	cmp	r1, #31
 8009736:	b538      	push	{r3, r4, r5, lr}
 8009738:	4604      	mov	r4, r0
 800973a:	460d      	mov	r5, r1
 800973c:	d904      	bls.n	8009748 <_raise_r+0x14>
 800973e:	2316      	movs	r3, #22
 8009740:	6003      	str	r3, [r0, #0]
 8009742:	f04f 30ff 	mov.w	r0, #4294967295
 8009746:	bd38      	pop	{r3, r4, r5, pc}
 8009748:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800974a:	b112      	cbz	r2, 8009752 <_raise_r+0x1e>
 800974c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009750:	b94b      	cbnz	r3, 8009766 <_raise_r+0x32>
 8009752:	4620      	mov	r0, r4
 8009754:	f000 f830 	bl	80097b8 <_getpid_r>
 8009758:	462a      	mov	r2, r5
 800975a:	4601      	mov	r1, r0
 800975c:	4620      	mov	r0, r4
 800975e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009762:	f000 b817 	b.w	8009794 <_kill_r>
 8009766:	2b01      	cmp	r3, #1
 8009768:	d00a      	beq.n	8009780 <_raise_r+0x4c>
 800976a:	1c59      	adds	r1, r3, #1
 800976c:	d103      	bne.n	8009776 <_raise_r+0x42>
 800976e:	2316      	movs	r3, #22
 8009770:	6003      	str	r3, [r0, #0]
 8009772:	2001      	movs	r0, #1
 8009774:	bd38      	pop	{r3, r4, r5, pc}
 8009776:	2400      	movs	r4, #0
 8009778:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800977c:	4628      	mov	r0, r5
 800977e:	4798      	blx	r3
 8009780:	2000      	movs	r0, #0
 8009782:	bd38      	pop	{r3, r4, r5, pc}

08009784 <raise>:
 8009784:	4b02      	ldr	r3, [pc, #8]	; (8009790 <raise+0xc>)
 8009786:	4601      	mov	r1, r0
 8009788:	6818      	ldr	r0, [r3, #0]
 800978a:	f7ff bfd3 	b.w	8009734 <_raise_r>
 800978e:	bf00      	nop
 8009790:	2000000c 	.word	0x2000000c

08009794 <_kill_r>:
 8009794:	b538      	push	{r3, r4, r5, lr}
 8009796:	4c07      	ldr	r4, [pc, #28]	; (80097b4 <_kill_r+0x20>)
 8009798:	2300      	movs	r3, #0
 800979a:	4605      	mov	r5, r0
 800979c:	4608      	mov	r0, r1
 800979e:	4611      	mov	r1, r2
 80097a0:	6023      	str	r3, [r4, #0]
 80097a2:	f7fb fef1 	bl	8005588 <_kill>
 80097a6:	1c43      	adds	r3, r0, #1
 80097a8:	d102      	bne.n	80097b0 <_kill_r+0x1c>
 80097aa:	6823      	ldr	r3, [r4, #0]
 80097ac:	b103      	cbz	r3, 80097b0 <_kill_r+0x1c>
 80097ae:	602b      	str	r3, [r5, #0]
 80097b0:	bd38      	pop	{r3, r4, r5, pc}
 80097b2:	bf00      	nop
 80097b4:	200009f0 	.word	0x200009f0

080097b8 <_getpid_r>:
 80097b8:	f7fb bee4 	b.w	8005584 <_getpid>

080097bc <_init>:
 80097bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097be:	bf00      	nop
 80097c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097c2:	bc08      	pop	{r3}
 80097c4:	469e      	mov	lr, r3
 80097c6:	4770      	bx	lr

080097c8 <_fini>:
 80097c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ca:	bf00      	nop
 80097cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80097ce:	bc08      	pop	{r3}
 80097d0:	469e      	mov	lr, r3
 80097d2:	4770      	bx	lr
