vsim -gui work.integration(rtl)

add wave -position insertpoint  \
sim:/integration/clock \
sim:/integration/RST \
sim:/integration/OutPort \
sim:/integration/InPort \
sim:/integration/noChange \
sim:/integration/jmp \
sim:/integration/PCIN \
sim:/integration/PCOUT \
sim:/integration/IR \
sim:/integration/RD_Buffer \
sim:/integration/RS_Buffer \
sim:/integration/SGIN_Buffer \
sim:/integration/control_Buffer \
sim:/integration/Address_Buffer \
sim:/integration/aluResult \
sim:/integration/memoryIN \
sim:/integration/memoryOUT \
mem load -i {E:/third year/semester 2/Arch/model_Project/Pipelined-Processor/Assembler/output.mem} /integration/FetchStagePort/instructionsMemory/ram_block
add wave -position insertpoint  \
sim:/integration/RST \
sim:/integration/OutPort \
sim:/integration/InPort \
sim:/integration/noChange \
sim:/integration/jmp \
sim:/integration/PCIN \
sim:/integration/PCOUT \
sim:/integration/IR \
sim:/integration/RD_Buffer \
sim:/integration/RS_Buffer \
sim:/integration/SGIN_Buffer \
sim:/integration/control_Buffer \
sim:/integration/Address_Buffer \
sim:/integration/aluResult \
sim:/integration/memoryRead \
sim:/integration/memoryWrite \
sim:/integration/pop \
sim:/integration/push \
sim:/integration/memoryIN \
sim:/integration/memoryOUT \
sim:/integration/resetSP \
sim:/integration/writeAddress \
sim:/integration/memoryBuffer \
sim:/integration/writeBackData \
sim:/integration/writeBackAddress \
sim:/integration/writeBackSignal \
sim:/integration/DecodeStagePort/R0/q \
sim:/integration/DecodeStagePort/R1/q \
sim:/integration/DecodeStagePort/R2/q \
sim:/integration/DecodeStagePort/R3/q \
sim:/integration/DecodeStagePort/R4/q \
sim:/integration/ExecuteStagePort/l_flagReg\

force -freeze sim:/integration/RST 1 0
force -freeze sim:/integration/noChange 0 0
force -freeze sim:/integration/jmp 0 0
force -freeze sim:/integration/InPort 32'd5 0
force -freeze sim:/integration/clock 1 0, 0 {50 ps} -r 100
run

force -freeze sim:/integration/RST 0 0
run 1400
