{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682905656958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682905656960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 22:47:36 2023 " "Processing started: Sun Apr 30 22:47:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682905656960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905656960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemTest -c MemTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off MemTest -c MemTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905656961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682905657676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682905657676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905680445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905680445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905680455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905680455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_decode_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file instr_decode_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decode_demo " "Found entity 1: instr_decode_demo" {  } { { "instr_decode_demo.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/instr_decode_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905680465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905680465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E instr_decode_demo.v(54) " "Verilog HDL Implicit Net warning at instr_decode_demo.v(54): created implicit net for \"E\"" {  } { { "instr_decode_demo.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/instr_decode_demo.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682905680465 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FLTi instr_decode_demo.v(55) " "Verilog HDL Implicit Net warning at instr_decode_demo.v(55): created implicit net for \"FLTi\"" {  } { { "instr_decode_demo.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/instr_decode_demo.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682905680466 ""}
{ "Warning" "WSGN_SEARCH_FILE" "memtest.v 1 1 " "Using design file memtest.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemTest " "Found entity 1: MemTest" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682905680539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1682905680539 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemTest " "Elaborating entity \"MemTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682905680560 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED memtest.v(4) " "Output port \"LED\" at memtest.v(4) has no driver" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682905680584 "|MemTest"}
{ "Warning" "WSGN_EMPTY_SHELL" "MemTest " "Entity \"MemTest\" contains only dangling pins" {  } {  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1682905680651 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682905682447 "|MemTest|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682905682447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682905683453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682905683453 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[0\] " "No output dependent on input pin \"clk\[0\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[1\] " "No output dependent on input pin \"clk\[1\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[2\] " "No output dependent on input pin \"clk\[2\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[3\] " "No output dependent on input pin \"clk\[3\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[4\] " "No output dependent on input pin \"clk\[4\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[5\] " "No output dependent on input pin \"clk\[5\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[6\] " "No output dependent on input pin \"clk\[6\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk\[7\] " "No output dependent on input pin \"clk\[7\]\"" {  } { { "memtest.v" "" { Text "//Mac/Home/Documents/School/Winter 2023/SYP/memtest.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682905683689 "|MemTest|clk[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682905683689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682905683690 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682905683690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682905683690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9080 " "Peak virtual memory: 9080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682905683729 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 22:48:03 2023 " "Processing ended: Sun Apr 30 22:48:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682905683729 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682905683729 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682905683729 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682905683729 ""}
