Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 12 20:55:05 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             120 |           49 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+----------------------------+----------------------------+------------------+----------------+
|    Clock Signal    |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------+----------------------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG     |                            |                            |                2 |              2 |
|  clk_IBUF_BUFG     |                            | reset_cond/M_reset_cond_in |                2 |              4 |
|  clk_IBUF_BUFG     | cnt/E[0]                   | reset_cond/Q[0]            |                2 |              4 |
|  sel/alufn_dff_clk |                            | reset_cond/Q[0]            |                2 |              5 |
|  sel/a_dff_clk     |                            | reset_cond/Q[0]            |               10 |             16 |
|  sel/b_dff_clk     |                            | reset_cond/Q[0]            |               12 |             16 |
|  clk_IBUF_BUFG     |                            | reset_cond/Q[0]            |                6 |             18 |
|  clk_IBUF_BUFG     | btn_cnd/M_ctr_q[0]_i_2_n_0 | btn_cnd/sync/clear         |                6 |             21 |
|  btn_cnd/clk       |                            | reset_cond/Q[0]            |                8 |             28 |
|  M_cnt_clk_BUFG    |                            | reset_cond/Q[0]            |                9 |             33 |
+--------------------+----------------------------+----------------------------+------------------+----------------+


