
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003446                       # Number of seconds simulated
sim_ticks                                  3445644312                       # Number of ticks simulated
final_tick                               574976681988                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153073                       # Simulator instruction rate (inst/s)
host_op_rate                                   201048                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 250633                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892988                       # Number of bytes of host memory used
host_seconds                                 13747.78                       # Real time elapsed on the host
sim_insts                                  2104414430                       # Number of instructions simulated
sim_ops                                    2763960106                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       268160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       228096                       # Number of bytes read from this memory
system.physmem.bytes_read::total               507392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       170112                       # Number of bytes written to this memory
system.physmem.bytes_written::total            170112                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2095                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1782                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3964                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1329                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1329                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1634527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     77825793                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1597379                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66198359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               147256058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1634527                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1597379                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3231906                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49370157                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49370157                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49370157                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1634527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     77825793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1597379                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66198359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              196626215                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8262937                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853220                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2487475                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189155                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435763                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384882                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199846                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5702                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3498868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15853102                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853220                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584728                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357274                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         875843                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        378536                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720664                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91451                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7920213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.306133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.287501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4562939     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600587      7.58%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294609      3.72%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222435      2.81%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180786      2.28%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160307      2.02%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54567      0.69%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195989      2.47%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647994     20.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7920213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345303                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.918580                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622249                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       354856                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244161                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16244                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682702                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313037                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2851                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17719404                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4389                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682702                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774075                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         169390                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42318                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107216                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144505                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17160446                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71082                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60933                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22728935                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78131525                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78131525                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7825493                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2146                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1145                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367124                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2624695                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595035                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7470                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       236590                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16140470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13765490                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17662                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4657137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12657712                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7920213                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.738020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.854241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2852167     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1671379     21.10%     57.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       872712     11.02%     68.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001423     12.64%     80.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       733840      9.27%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477016      6.02%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       204181      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61068      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46427      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7920213                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58574     73.30%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12483     15.62%     88.92% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8858     11.08%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10806278     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109498      0.80%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359064     17.14%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       489654      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13765490                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.665932                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79915                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005805                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35548770                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20799870                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13284203                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13845405                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22468                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       736618                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          118                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155279                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682702                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         103840                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7420                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16142621                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62674                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2624695                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595035                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3841                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          118                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111292                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207138                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13464372                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257266                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301118                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734680                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017332                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            477414                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.629490                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13309409                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13284203                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996586                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694749                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.607685                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406026                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370187                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4772539                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2035                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187394                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7237511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.286550                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3401015     46.99%     46.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532417     21.17%     68.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836249     11.55%     79.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305668      4.22%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       263437      3.64%     87.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117493      1.62%     89.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282521      3.90%     93.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77759      1.07%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       420952      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7237511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370187                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928960                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       420952                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22959181                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32969053                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3881                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 342724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370187                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.826293                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.826293                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.210224                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.210224                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62342603                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17441662                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18277470                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2030                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8262937                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2913243                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2370973                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       196051                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1207122                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1128414                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          307249                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8726                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2909217                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16080752                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2913243                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1435663                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3540269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051476                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        694264                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1424433                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        83203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7995478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.488290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4455209     55.72%     55.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          311479      3.90%     59.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          250756      3.14%     62.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          608575      7.61%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          161522      2.02%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          219940      2.75%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          152490      1.91%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           88432      1.11%     78.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1747075     21.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7995478                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.352567                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.946130                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3037548                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       681271                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3403349                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21852                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        851452                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       496817                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19257572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1453                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        851452                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3260074                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         109188                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       250860                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3198080                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       325819                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18571508                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          277                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        131596                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       105092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           31                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25978391                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86693962                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86693962                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15935616                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10042694                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3992                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2430                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           910670                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1745691                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       903675                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18314                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       304622                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17539554                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3997                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13911799                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28863                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6040776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18598669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          822                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7995478                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.739958                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.892542                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2858469     35.75%     35.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1694053     21.19%     56.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1098508     13.74%     70.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       817923     10.23%     80.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       710999      8.89%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       368237      4.61%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       316835      3.96%     98.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62862      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        67592      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7995478                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82138     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17948     15.22%     84.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17855     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11564717     83.13%     83.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       193992      1.39%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1553      0.01%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1389321      9.99%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       762216      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13911799                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.683639                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             117943                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008478                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35965879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23584501                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13552914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14029742                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        53319                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       690523                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          178                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       227226                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        851452                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62273                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7709                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17543552                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1745691                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       903675                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2413                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6206                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          178                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       111490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230413                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13689083                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1300564                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       222713                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2043388                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1928845                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            742824                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.656685                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13562286                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13552914                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8810759                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25039040                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.640205                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351881                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9337429                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11476292                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6067335                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199262                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7144026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.606418                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.138277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2834972     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1951461     27.32%     67.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       787947     11.03%     78.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453314      6.35%     84.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       361241      5.06%     89.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       150950      2.11%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       177911      2.49%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88025      1.23%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       338205      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7144026                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9337429                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11476292                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1731610                       # Number of memory references committed
system.switch_cpus1.commit.loads              1055165                       # Number of loads committed
system.switch_cpus1.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1646085                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10343741                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       233950                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       338205                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24349292                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35939328                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 267459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9337429                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11476292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9337429                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.884926                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.884926                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.130038                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.130038                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61582089                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18722322                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17759930                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3170                       # number of misc regfile writes
system.l20.replacements                          2138                       # number of replacements
system.l20.tagsinuse                      2047.417512                       # Cycle average of tags in use
system.l20.total_refs                          107440                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.666507                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.177239                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    28.321871                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   955.558953                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1033.359449                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014735                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.013829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.466582                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.504570                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999716                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3324                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3328                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             756                       # number of Writeback hits
system.l20.Writeback_hits::total                  756                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3348                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3352                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3348                       # number of overall hits
system.l20.overall_hits::total                   3352                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2095                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2139                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2095                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2139                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2095                       # number of overall misses
system.l20.overall_misses::total                 2139                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5163929                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    211095035                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      216258964                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5163929                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    211095035                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       216258964                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5163929                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    211095035                       # number of overall miss cycles
system.l20.overall_miss_latency::total      216258964                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           48                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5419                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5467                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          756                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              756                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           48                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5443                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5491                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           48                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5443                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5491                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.386603                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.391257                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.384898                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.389547                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.916667                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.384898                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.389547                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 117362.022727                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100761.353222                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 101102.834970                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 117362.022727                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100761.353222                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 101102.834970                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 117362.022727                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100761.353222                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 101102.834970                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 314                       # number of writebacks
system.l20.writebacks::total                      314                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2095                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2139                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2095                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2139                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2095                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2139                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4834297                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    195337646                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    200171943                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4834297                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    195337646                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    200171943                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4834297                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    195337646                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    200171943                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.386603                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.391257                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.384898                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.389547                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.916667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.384898                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.389547                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 109870.386364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93239.926492                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 93582.021038                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 109870.386364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93239.926492                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 93582.021038                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 109870.386364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93239.926492                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 93582.021038                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1826                       # number of replacements
system.l21.tagsinuse                      2046.676175                       # Cycle average of tags in use
system.l21.total_refs                          200302                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3874                       # Sample count of references to valid blocks.
system.l21.avg_refs                         51.704182                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           33.418001                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.144377                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   815.174690                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1168.939107                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016317                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.014231                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.398035                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.570771                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999354                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3433                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3434                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1940                       # number of Writeback hits
system.l21.Writeback_hits::total                 1940                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           48                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   48                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3481                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3482                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3481                       # number of overall hits
system.l21.overall_hits::total                   3482                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1782                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1825                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1782                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1825                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1782                       # number of overall misses
system.l21.overall_misses::total                 1825                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7219012                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    180823600                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      188042612                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7219012                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    180823600                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       188042612                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7219012                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    180823600                       # number of overall miss cycles
system.l21.overall_miss_latency::total      188042612                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5215                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5259                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1940                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1940                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           48                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               48                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5263                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5307                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5263                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5307                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.341707                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.347024                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.338590                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.343885                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.977273                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.338590                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.343885                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       167884                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 101472.278339                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 103037.047671                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       167884                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 101472.278339                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 103037.047671                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       167884                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 101472.278339                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 103037.047671                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1015                       # number of writebacks
system.l21.writebacks::total                     1015                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1782                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1825                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1782                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1825                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1782                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1825                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      6895002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    167084115                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    173979117                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      6895002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    167084115                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    173979117                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      6895002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    167084115                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    173979117                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.341707                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.347024                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.338590                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.343885                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.977273                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.338590                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.343885                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160348.883721                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93762.129630                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 95331.023014                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 160348.883721                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 93762.129630                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 95331.023014                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 160348.883721                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 93762.129630                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 95331.023014                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               556.076224                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001753129                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1769881.853357                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.969270                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.106955                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065656                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825492                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891148                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720608                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720608                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720608                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720608                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720608                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720608                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6312930                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6312930                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6312930                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6312930                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6312930                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6312930                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720664                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720664                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720664                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720664                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720664                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720664                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 112730.892857                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 112730.892857                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 112730.892857                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 112730.892857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 112730.892857                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 112730.892857                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           48                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           48                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5428518                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5428518                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5428518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5428518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5428518                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5428518                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 113094.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 113094.125000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 113094.125000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 113094.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 113094.125000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 113094.125000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249632                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39173.474645                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.238009                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.761991                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786086                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213914                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055185                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055185                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1117                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1117                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1015                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492769                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492769                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492769                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492769                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18092                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18092                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18164                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18164                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18164                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18164                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1319931107                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1319931107                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2335763                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2335763                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1322266870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1322266870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1322266870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1322266870                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073277                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1015                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510933                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510933                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510933                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510933                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008726                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008726                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007234                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 72956.616571                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 72956.616571                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32441.152778                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32441.152778                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 72796.017948                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72796.017948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 72796.017948                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72796.017948                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu0.dcache.writebacks::total              756                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12673                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12673                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12721                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12721                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12721                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5419                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    239721367                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    239721367                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       537200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       537200                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    240258567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    240258567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    240258567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    240258567                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44237.196346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44237.196346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22383.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22383.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 44140.835385                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44140.835385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 44140.835385                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44140.835385                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.537470                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086510294                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097510.220077                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.537470                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064964                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824579                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1424378                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1424378                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1424378                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1424378                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1424378                       # number of overall hits
system.cpu1.icache.overall_hits::total        1424378                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           55                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           55                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           55                       # number of overall misses
system.cpu1.icache.overall_misses::total           55                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10547005                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10547005                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10547005                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10547005                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10547005                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10547005                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1424433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1424433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1424433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1424433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1424433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1424433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 191763.727273                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 191763.727273                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 191763.727273                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 191763.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 191763.727273                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 191763.727273                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7338260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7338260                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7338260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7338260                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7338260                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7338260                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 166778.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 166778.636364                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 166778.636364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 166778.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 166778.636364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 166778.636364                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5263                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170690356                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5519                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              30927.768799                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.441860                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.558140                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880632                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119368                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       986700                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         986700                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       672785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        672785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1796                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1796                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1585                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1585                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1659485                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1659485                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1659485                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1659485                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13373                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13373                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          329                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          329                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13702                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13702                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13702                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13702                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    838128620                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    838128620                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     29537371                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     29537371                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    867665991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    867665991                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    867665991                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    867665991                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1000073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1000073                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       673114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       673114                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1585                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1585                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1673187                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1673187                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1673187                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1673187                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013372                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013372                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000489                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000489                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008189                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008189                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008189                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008189                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 62673.193749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62673.193749                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89779.243161                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89779.243161                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 63324.039629                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63324.039629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 63324.039629                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63324.039629                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       427277                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 142425.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1940                       # number of writebacks
system.cpu1.dcache.writebacks::total             1940                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8158                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8158                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          281                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8439                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8439                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8439                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5215                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5263                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5263                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5263                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    212185991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    212185991                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1001602                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1001602                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    213187593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    213187593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    213187593                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    213187593                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005215                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003145                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003145                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003145                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003145                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40687.630105                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40687.630105                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20866.708333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20866.708333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40506.857876                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40506.857876                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40506.857876                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40506.857876                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
