
TransistorTester.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000100  00800100  000066aa  0000675e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000066aa  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000b2  00800200  00800200  0000685e  2**0
                  ALLOC
  3 .eeprom       000002a7  00810000  00810000  0000685e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .debug_aranges 00000260  00000000  00000000  00006b05  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000dfa  00000000  00000000  00006d65  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000045a7  00000000  00000000  00007b5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014fa  00000000  00000000  0000c106  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004d68  00000000  00000000  0000d600  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003b0  00000000  00000000  00012368  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e14  00000000  00000000  00012718  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000029f2  00000000  00000000  0001352c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000030  00000000  00000000  00015f1e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 f9 00 	jmp	0x1f2	; 0x1f2 <__ctors_end>
       4:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
       8:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
       c:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      10:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      14:	0c 94 b7 21 	jmp	0x436e	; 0x436e <__vector_5>
      18:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      1c:	0c 94 ca 04 	jmp	0x994	; 0x994 <__vector_7>
      20:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      24:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      28:	0c 94 79 18 	jmp	0x30f2	; 0x30f2 <__vector_10>
      2c:	0c 94 a9 21 	jmp	0x4352	; 0x4352 <__vector_11>
      30:	0c 94 9b 21 	jmp	0x4336	; 0x4336 <__vector_12>
      34:	0c 94 53 18 	jmp	0x30a6	; 0x30a6 <__vector_13>
      38:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      3c:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      40:	0c 94 74 21 	jmp	0x42e8	; 0x42e8 <__vector_16>
      44:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      48:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      4c:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      50:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      54:	0c 94 cb 04 	jmp	0x996	; 0x996 <__vector_21>
      58:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      5c:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      60:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>
      64:	0c 94 16 01 	jmp	0x22c	; 0x22c <__bad_interrupt>

00000068 <LogTab>:
      68:	00 00 14 00 29 00 3e 00 53 00 69 00 80 00 97 00     ....).>.S.i.....
      78:	ae 00 c6 00 df 00 f8 00 12 01 2d 01 49 01 65 01     ..........-.I.e.
      88:	82 01 a0 01 be 01 de 01 ff 01 21 02 44 02 68 02     ..........!.D.h.
      98:	8e 02 b5 02 de 02 09 03 35 03 64 03 94 03 c8 03     ........5.d.....
      a8:	fe 03 37 04 73 04 b4 04 f9 04 43 05 93 05 ea 05     ..7.s.....C.....
      b8:	49 06 b3 06 29 07 ae 07 48 08 ff 08 de 09           I...)...H.....

000000c6 <RHtab>:
      c6:	ba 03 87 03 58 03 2e 03 07 03 e4 02 c3 02 a4 02     ....X...........
      d6:	88 02                                               ..

000000d8 <HelpCalibration_str>:
      d8:	4e 6f 74 20 63 61 6c 69 62 72 61 74 65 64 21 20     Not calibrated! 
      e8:	46 6f 72 ff 63 61 6c 69 62 72 61 74 69 6f 6e 20     For.calibration 
      f8:	63 6c 61 6d 62 20 74 68 65 20 33 ff 70 69 6e 73     clamb the 3.pins
     108:	20 74 6f 67 65 74 68 65 72 20 61 6e 64 20 73 74      together and st
     118:	61 72 74 20 77 69 74 68 20 74 68 65 ff 6b 65 79     art with the.key
     128:	2e 20 41 63 6b 6e 6f 77 6c 65 64 67 65 20 74 68     . Acknowledge th
     138:	65 20 73 65 6c 66 2d 74 65 73 74 20 77 69 74 68     e self-test with
     148:	20 74 68 65 20 6b 65 79 20 77 69 74 68 69 6e ff      the key within.
     158:	32 73 2e 20 44 69 73 63 6f 6e 6e 65 63 74 20 70     2s. Disconnect p
     168:	69 6e 73 20 61 66 74 65 72 20 74 68 65 ff 6d 65     ins after the.me
     178:	73 73 61 67 65 20 22 69 73 6f 6c 61 74 65 ff 50     ssage "isolate.P
     188:	72 6f 62 65 21 22 20 69 73 20 73 68 6f 77 6e 2e     robe!" is shown.
     198:	20 53 6f 66 74 77 61 72 65 20 61 6e 64 20 64 6f      Software and do
     1a8:	63 75 6d 65 6e 74 61 74 69 6f 6e 20 69 73 20 61     cumentation is a
     1b8:	74 20 73 76 6e 3a 2f 2f 20 6d 69 6b 72 6f 63 6f     t svn:// mikroco
     1c8:	6e 74 72 6f 6c 6c 65 72 2e 20 6e 65 74 2f 74 72     ntroller. net/tr
     1d8:	61 6e 73 69 73 74 6f 72 20 74 65 73 74 65 72 20     ansistor tester 
	...

000001e9 <PinRLtab>:
     1e9:	01 04 10                                            ...

000001ec <PinRHtab>:
     1ec:	02 08 20                                            .. 

000001ef <PinADCtab>:
     1ef:	01 02 04                                            ...

000001f2 <__ctors_end>:
     1f2:	11 24       	eor	r1, r1
     1f4:	1f be       	out	0x3f, r1	; 63
     1f6:	cf ef       	ldi	r28, 0xFF	; 255
     1f8:	d8 e0       	ldi	r29, 0x08	; 8
     1fa:	de bf       	out	0x3e, r29	; 62
     1fc:	cd bf       	out	0x3d, r28	; 61

000001fe <__do_clear_bss>:
     1fe:	12 e0       	ldi	r17, 0x02	; 2
     200:	a0 e0       	ldi	r26, 0x00	; 0
     202:	b2 e0       	ldi	r27, 0x02	; 2
     204:	01 c0       	rjmp	.+2      	; 0x208 <.do_clear_bss_start>

00000206 <.do_clear_bss_loop>:
     206:	1d 92       	st	X+, r1

00000208 <.do_clear_bss_start>:
     208:	a2 3b       	cpi	r26, 0xB2	; 178
     20a:	b1 07       	cpc	r27, r17
     20c:	e1 f7       	brne	.-8      	; 0x206 <.do_clear_bss_loop>

0000020e <__do_copy_data>:
     20e:	12 e0       	ldi	r17, 0x02	; 2
     210:	a0 e0       	ldi	r26, 0x00	; 0
     212:	b1 e0       	ldi	r27, 0x01	; 1
     214:	ea ea       	ldi	r30, 0xAA	; 170
     216:	f6 e6       	ldi	r31, 0x66	; 102
     218:	02 c0       	rjmp	.+4      	; 0x21e <.do_copy_data_start>

0000021a <.do_copy_data_loop>:
     21a:	05 90       	lpm	r0, Z+
     21c:	0d 92       	st	X+, r0

0000021e <.do_copy_data_start>:
     21e:	a0 30       	cpi	r26, 0x00	; 0
     220:	b1 07       	cpc	r27, r17
     222:	d9 f7       	brne	.-10     	; 0x21a <.do_copy_data_loop>
     224:	0e 94 9b 09 	call	0x1336	; 0x1336 <main>
     228:	0c 94 53 33 	jmp	0x66a6	; 0x66a6 <_exit>

0000022c <__bad_interrupt>:
     22c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000230 <_lcd_hw_write>:
     230:	80 fd       	sbrc	r24, 0
     232:	5c 9a       	sbi	0x0b, 4	; 11
     234:	80 ff       	sbrs	r24, 0
     236:	5c 98       	cbi	0x0b, 4	; 11
     238:	54 9a       	sbi	0x0a, 4	; 10
     23a:	00 00       	nop
     23c:	5d 9a       	sbi	0x0b, 5	; 11
     23e:	55 9a       	sbi	0x0a, 5	; 10
     240:	58 98       	cbi	0x0b, 0	; 11
     242:	59 98       	cbi	0x0b, 1	; 11
     244:	5a 98       	cbi	0x0b, 2	; 11
     246:	5b 98       	cbi	0x0b, 3	; 11
     248:	64 fd       	sbrc	r22, 4
     24a:	58 9a       	sbi	0x0b, 0	; 11
     24c:	50 9a       	sbi	0x0a, 0	; 10
     24e:	65 fd       	sbrc	r22, 5
     250:	59 9a       	sbi	0x0b, 1	; 11
     252:	51 9a       	sbi	0x0a, 1	; 10
     254:	66 fd       	sbrc	r22, 6
     256:	5a 9a       	sbi	0x0b, 2	; 11
     258:	52 9a       	sbi	0x0a, 2	; 10
     25a:	67 fd       	sbrc	r22, 7
     25c:	5b 9a       	sbi	0x0b, 3	; 11
     25e:	53 9a       	sbi	0x0a, 3	; 10
     260:	00 00       	nop
     262:	5d 98       	cbi	0x0b, 5	; 11
     264:	45 d2       	rcall	.+1162   	; 0x6f0 <wait1us>
     266:	87 fd       	sbrc	r24, 7
     268:	10 c0       	rjmp	.+32     	; 0x28a <_lcd_hw_write_exit>
     26a:	5d 9a       	sbi	0x0b, 5	; 11
     26c:	58 98       	cbi	0x0b, 0	; 11
     26e:	59 98       	cbi	0x0b, 1	; 11
     270:	5a 98       	cbi	0x0b, 2	; 11
     272:	5b 98       	cbi	0x0b, 3	; 11
     274:	60 fd       	sbrc	r22, 0
     276:	58 9a       	sbi	0x0b, 0	; 11
     278:	61 fd       	sbrc	r22, 1
     27a:	59 9a       	sbi	0x0b, 1	; 11
     27c:	62 fd       	sbrc	r22, 2
     27e:	5a 9a       	sbi	0x0b, 2	; 11
     280:	63 fd       	sbrc	r22, 3
     282:	5b 9a       	sbi	0x0b, 3	; 11
     284:	00 00       	nop
     286:	5d 98       	cbi	0x0b, 5	; 11
     288:	33 d2       	rcall	.+1126   	; 0x6f0 <wait1us>

0000028a <_lcd_hw_write_exit>:
     28a:	08 95       	ret

0000028c <lcd_space>:
     28c:	8f ee       	ldi	r24, 0xEF	; 239

0000028e <lcd_testpin>:
     28e:	8f 5c       	subi	r24, 0xCF	; 207

00000290 <lcd_data>:
     290:	1f 93       	push	r17
     292:	18 2f       	mov	r17, r24
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	03 c0       	rjmp	.+6      	; 0x29e <to_hw_write>

00000298 <lcd_command>:
     298:	1f 93       	push	r17
     29a:	18 2f       	mov	r17, r24
     29c:	80 e0       	ldi	r24, 0x00	; 0

0000029e <to_hw_write>:
     29e:	61 2f       	mov	r22, r17
     2a0:	c7 df       	rcall	.-114    	; 0x230 <_lcd_hw_write>
     2a2:	1d d2       	rcall	.+1082   	; 0x6de <wait50us>

000002a4 <c_putc_ret>:
     2a4:	1f 91       	pop	r17
     2a6:	08 95       	ret

000002a8 <lcd_clear>:
     2a8:	81 e0       	ldi	r24, 0x01	; 1
     2aa:	f6 df       	rcall	.-20     	; 0x298 <lcd_command>
     2ac:	82 e0       	ldi	r24, 0x02	; 2
     2ae:	23 d2       	rcall	.+1094   	; 0x6f6 <sleep_5ms>
     2b0:	80 e8       	ldi	r24, 0x80	; 128
     2b2:	f2 df       	rcall	.-28     	; 0x298 <lcd_command>
     2b4:	08 95       	ret

000002b6 <lcd_init>:
     2b6:	86 e0       	ldi	r24, 0x06	; 6
     2b8:	1e d2       	rcall	.+1084   	; 0x6f6 <sleep_5ms>
     2ba:	80 e8       	ldi	r24, 0x80	; 128
     2bc:	60 e3       	ldi	r22, 0x30	; 48
     2be:	b8 df       	rcall	.-144    	; 0x230 <_lcd_hw_write>
     2c0:	81 e0       	ldi	r24, 0x01	; 1
     2c2:	19 d2       	rcall	.+1074   	; 0x6f6 <sleep_5ms>
     2c4:	80 e8       	ldi	r24, 0x80	; 128
     2c6:	60 e3       	ldi	r22, 0x30	; 48
     2c8:	b3 df       	rcall	.-154    	; 0x230 <_lcd_hw_write>
     2ca:	03 d2       	rcall	.+1030   	; 0x6d2 <wait1ms>
     2cc:	80 e8       	ldi	r24, 0x80	; 128
     2ce:	60 e3       	ldi	r22, 0x30	; 48
     2d0:	af df       	rcall	.-162    	; 0x230 <_lcd_hw_write>
     2d2:	ff d1       	rcall	.+1022   	; 0x6d2 <wait1ms>
     2d4:	80 e8       	ldi	r24, 0x80	; 128
     2d6:	60 e2       	ldi	r22, 0x20	; 32
     2d8:	ab df       	rcall	.-170    	; 0x230 <_lcd_hw_write>
     2da:	82 e0       	ldi	r24, 0x02	; 2
     2dc:	0c d2       	rcall	.+1048   	; 0x6f6 <sleep_5ms>
     2de:	80 e2       	ldi	r24, 0x20	; 32
     2e0:	db df       	rcall	.-74     	; 0x298 <lcd_command>
     2e2:	80 e2       	ldi	r24, 0x20	; 32
     2e4:	d9 df       	rcall	.-78     	; 0x298 <lcd_command>
     2e6:	8a e2       	ldi	r24, 0x2A	; 42
     2e8:	d7 df       	rcall	.-82     	; 0x298 <lcd_command>
     2ea:	88 e0       	ldi	r24, 0x08	; 8
     2ec:	d5 df       	rcall	.-86     	; 0x298 <lcd_command>
     2ee:	dc df       	rcall	.-72     	; 0x2a8 <lcd_clear>
     2f0:	86 e0       	ldi	r24, 0x06	; 6
     2f2:	d2 df       	rcall	.-92     	; 0x298 <lcd_command>
     2f4:	82 e0       	ldi	r24, 0x02	; 2
     2f6:	d0 df       	rcall	.-96     	; 0x298 <lcd_command>
     2f8:	81 e0       	ldi	r24, 0x01	; 1
     2fa:	fd d1       	rcall	.+1018   	; 0x6f6 <sleep_5ms>
     2fc:	8c e0       	ldi	r24, 0x0C	; 12
     2fe:	cc df       	rcall	.-104    	; 0x298 <lcd_command>
     300:	08 95       	ret

00000302 <lcd_string>:
     302:	ef 92       	push	r14
     304:	ff 92       	push	r15
     306:	cf 93       	push	r28
     308:	df 93       	push	r29
     30a:	e8 2e       	mov	r14, r24
     30c:	e7 01       	movw	r28, r14
     30e:	7e 01       	movw	r14, r28
     310:	f9 2e       	mov	r15, r25
     312:	e7 01       	movw	r28, r14
     314:	01 c0       	rjmp	.+2      	; 0x318 <ad352>

00000316 <ad34e>:
     316:	bc df       	rcall	.-136    	; 0x290 <lcd_data>

00000318 <ad352>:
     318:	89 91       	ld	r24, Y+
     31a:	88 23       	and	r24, r24
     31c:	e1 f7       	brne	.-8      	; 0x316 <ad34e>
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	ff 90       	pop	r15
     324:	ef 90       	pop	r14
     326:	08 95       	ret

00000328 <lcd_fix_string>:
     328:	cf 93       	push	r28
     32a:	df 93       	push	r29
     32c:	ec 01       	movw	r28, r24

0000032e <fix_loop>:
     32e:	ce 01       	movw	r24, r28
     330:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     334:	88 23       	and	r24, r24
     336:	29 f0       	breq	.+10     	; 0x342 <fix_end>
     338:	80 38       	cpi	r24, 0x80	; 128
     33a:	19 f0       	breq	.+6      	; 0x342 <fix_end>
     33c:	a9 df       	rcall	.-174    	; 0x290 <lcd_data>
     33e:	21 96       	adiw	r28, 0x01	; 1
     340:	f6 cf       	rjmp	.-20     	; 0x32e <fix_loop>

00000342 <fix_end>:
     342:	df 91       	pop	r29
     344:	cf 91       	pop	r28
     346:	08 95       	ret

00000348 <lcd_fix_customchar>:
     348:	0f 93       	push	r16
     34a:	1f 93       	push	r17
     34c:	cf 93       	push	r28
     34e:	df 93       	push	r29
     350:	8c 01       	movw	r16, r24
     352:	c0 e0       	ldi	r28, 0x00	; 0
     354:	d0 e0       	ldi	r29, 0x00	; 0

00000356 <ad3b2>:
     356:	c8 01       	movw	r24, r16
     358:	8c 0f       	add	r24, r28
     35a:	9d 1f       	adc	r25, r29
     35c:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     360:	97 df       	rcall	.-210    	; 0x290 <lcd_data>
     362:	21 96       	adiw	r28, 0x01	; 1
     364:	c8 30       	cpi	r28, 0x08	; 8
     366:	d1 05       	cpc	r29, r1
     368:	b1 f7       	brne	.-20     	; 0x356 <ad3b2>
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	08 95       	ret

00000374 <lcd_clear_line>:
     374:	1f 93       	push	r17
     376:	14 e1       	ldi	r17, 0x14	; 20

00000378 <clr_lop>:
     378:	89 df       	rcall	.-238    	; 0x28c <lcd_space>
     37a:	11 50       	subi	r17, 0x01	; 1
     37c:	e9 f7       	brne	.-6      	; 0x378 <clr_lop>
     37e:	1f 91       	pop	r17
     380:	08 95       	ret

00000382 <lcd_line1>:
     382:	80 e8       	ldi	r24, 0x80	; 128
     384:	89 df       	rcall	.-238    	; 0x298 <lcd_command>
     386:	08 95       	ret

00000388 <lcd_line2>:
     388:	80 ec       	ldi	r24, 0xC0	; 192
     38a:	86 df       	rcall	.-244    	; 0x298 <lcd_command>
     38c:	08 95       	ret

0000038e <lcd_line3>:
     38e:	84 e9       	ldi	r24, 0x94	; 148
     390:	83 df       	rcall	.-250    	; 0x298 <lcd_command>
     392:	08 95       	ret

00000394 <lcd_line4>:
     394:	84 ed       	ldi	r24, 0xD4	; 212
     396:	80 df       	rcall	.-256    	; 0x298 <lcd_command>
     398:	08 95       	ret

0000039a <lcd_powersave>:
     39a:	08 95       	ret

0000039c <i2lcd>:
     39c:	97 ff       	sbrs	r25, 7
     39e:	09 c0       	rjmp	.+18     	; 0x3b2 <u2lcd>
     3a0:	8f 93       	push	r24
     3a2:	9f 93       	push	r25
     3a4:	8d e2       	ldi	r24, 0x2D	; 45
     3a6:	74 df       	rcall	.-280    	; 0x290 <lcd_data>
     3a8:	9f 91       	pop	r25
     3aa:	8f 91       	pop	r24
     3ac:	90 95       	com	r25
     3ae:	81 95       	neg	r24
     3b0:	9f 4f       	sbci	r25, 0xFF	; 255

000003b2 <u2lcd>:
     3b2:	6d e1       	ldi	r22, 0x1D	; 29
     3b4:	72 e0       	ldi	r23, 0x02	; 2
     3b6:	4a e0       	ldi	r20, 0x0A	; 10
     3b8:	50 e0       	ldi	r21, 0x00	; 0
     3ba:	0e 94 fc 32 	call	0x65f8	; 0x65f8 <utoa>
     3be:	a1 df       	rcall	.-190    	; 0x302 <lcd_string>
     3c0:	08 95       	ret

000003c2 <PinLayout>:
     3c2:	ef 92       	push	r14
     3c4:	ff 92       	push	r15
     3c6:	0f 93       	push	r16
     3c8:	1f 93       	push	r17
     3ca:	18 2f       	mov	r17, r24
     3cc:	06 2f       	mov	r16, r22
     3ce:	f4 2e       	mov	r15, r20
     3d0:	8c e8       	ldi	r24, 0x8C	; 140
     3d2:	91 e0       	ldi	r25, 0x01	; 1
     3d4:	a9 df       	rcall	.-174    	; 0x328 <lcd_fix_string>
     3d6:	ee 24       	eor	r14, r14

000003d8 <loop1>:
     3d8:	e0 91 58 02 	lds	r30, 0x0258
     3dc:	f0 91 59 02 	lds	r31, 0x0259
     3e0:	84 85       	ldd	r24, Z+12	; 0x0c
     3e2:	e8 16       	cp	r14, r24
     3e4:	11 f4       	brne	.+4      	; 0x3ea <checkb>
     3e6:	81 2f       	mov	r24, r17
     3e8:	09 c0       	rjmp	.+18     	; 0x3fc <data_ipp>

000003ea <checkb>:
     3ea:	82 85       	ldd	r24, Z+10	; 0x0a
     3ec:	e8 16       	cp	r14, r24
     3ee:	11 f4       	brne	.+4      	; 0x3f4 <checkc>
     3f0:	80 2f       	mov	r24, r16
     3f2:	04 c0       	rjmp	.+8      	; 0x3fc <data_ipp>

000003f4 <checkc>:
     3f4:	83 85       	ldd	r24, Z+11	; 0x0b
     3f6:	e8 16       	cp	r14, r24
     3f8:	11 f4       	brne	.+4      	; 0x3fe <next_ipp>
     3fa:	8f 2d       	mov	r24, r15

000003fc <data_ipp>:
     3fc:	49 df       	rcall	.-366    	; 0x290 <lcd_data>

000003fe <next_ipp>:
     3fe:	e3 94       	inc	r14
     400:	8e 2d       	mov	r24, r14
     402:	83 30       	cpi	r24, 0x03	; 3
     404:	49 f7       	brne	.-46     	; 0x3d8 <loop1>
     406:	1f 91       	pop	r17
     408:	0f 91       	pop	r16
     40a:	ff 90       	pop	r15
     40c:	ef 90       	pop	r14
     40e:	08 95       	ret

00000410 <RvalOut>:
     410:	0f 93       	push	r16
     412:	e7 e2       	ldi	r30, 0x27	; 39
     414:	f2 e0       	ldi	r31, 0x02	; 2
     416:	88 0f       	add	r24, r24
     418:	88 0f       	add	r24, r24
     41a:	88 0f       	add	r24, r24
     41c:	e8 0f       	add	r30, r24
     41e:	f1 1d       	adc	r31, r1
     420:	60 81       	ld	r22, Z
     422:	71 81       	ldd	r23, Z+1	; 0x01
     424:	82 81       	ldd	r24, Z+2	; 0x02
     426:	93 81       	ldd	r25, Z+3	; 0x03
     428:	64 36       	cpi	r22, 0x64	; 100
     42a:	71 05       	cpc	r23, r1
     42c:	81 05       	cpc	r24, r1
     42e:	91 05       	cpc	r25, r1
     430:	70 f4       	brcc	.+28     	; 0x44e <ad1d8e>
     432:	20 91 00 02 	lds	r18, 0x0200
     436:	22 23       	and	r18, r18
     438:	51 f4       	brne	.+20     	; 0x44e <ad1d8e>
     43a:	84 81       	ldd	r24, Z+4	; 0x04
     43c:	65 81       	ldd	r22, Z+5	; 0x05
     43e:	0e 94 e0 1e 	call	0x3dc0	; 0x3dc0 <GetESR>
     442:	bc 01       	movw	r22, r24
     444:	80 e0       	ldi	r24, 0x00	; 0
     446:	90 e0       	ldi	r25, 0x00	; 0
     448:	4e ef       	ldi	r20, 0xFE	; 254
     44a:	03 e0       	ldi	r16, 0x03	; 3
     44c:	02 c0       	rjmp	.+4      	; 0x452 <ad1d94>

0000044e <ad1d8e>:
     44e:	4f ef       	ldi	r20, 0xFF	; 255
     450:	04 e0       	ldi	r16, 0x04	; 4

00000452 <ad1d94>:
     452:	24 ef       	ldi	r18, 0xF4	; 244
     454:	5b d0       	rcall	.+182    	; 0x50c <DisplayValue>
     456:	1a df       	rcall	.-460    	; 0x28c <lcd_space>
     458:	0f 91       	pop	r16
     45a:	08 95       	ret

0000045c <mVAusgabe>:
     45c:	0f 93       	push	r16
     45e:	83 30       	cpi	r24, 0x03	; 3
     460:	78 f4       	brcc	.+30     	; 0x480 <ad1ca4>
     462:	e6 ea       	ldi	r30, 0xA6	; 166
     464:	f2 e0       	ldi	r31, 0x02	; 2
     466:	e8 0f       	add	r30, r24
     468:	f1 1d       	adc	r31, r1
     46a:	e8 0f       	add	r30, r24
     46c:	f1 1d       	adc	r31, r1
     46e:	60 81       	ld	r22, Z
     470:	71 81       	ldd	r23, Z+1	; 0x01
     472:	81 2d       	mov	r24, r1
     474:	91 2d       	mov	r25, r1
     476:	4d ef       	ldi	r20, 0xFD	; 253
     478:	26 e5       	ldi	r18, 0x56	; 86
     47a:	03 e0       	ldi	r16, 0x03	; 3
     47c:	47 d0       	rcall	.+142    	; 0x50c <DisplayValue>
     47e:	06 df       	rcall	.-500    	; 0x28c <lcd_space>

00000480 <ad1ca4>:
     480:	0f 91       	pop	r16
     482:	08 95       	ret

00000484 <UfAusgabe>:
     484:	1f 93       	push	r17
     486:	18 2f       	mov	r17, r24
     488:	80 91 80 02 	lds	r24, 0x0280
     48c:	88 23       	and	r24, r24
     48e:	19 f0       	breq	.+6      	; 0x496 <ad1cbe>
     490:	fd de       	rcall	.-518    	; 0x28c <lcd_space>
     492:	80 e0       	ldi	r24, 0x00	; 0
     494:	fd de       	rcall	.-518    	; 0x290 <lcd_data>

00000496 <ad1cbe>:
     496:	78 df       	rcall	.-272    	; 0x388 <lcd_line2>
     498:	82 e9       	ldi	r24, 0x92	; 146
     49a:	91 e0       	ldi	r25, 0x01	; 1
     49c:	45 df       	rcall	.-374    	; 0x328 <lcd_fix_string>
     49e:	81 2f       	mov	r24, r17
     4a0:	82 95       	swap	r24
     4a2:	8f 70       	andi	r24, 0x0F	; 15
     4a4:	db df       	rcall	.-74     	; 0x45c <mVAusgabe>
     4a6:	81 2f       	mov	r24, r17
     4a8:	8f 70       	andi	r24, 0x0F	; 15
     4aa:	d8 df       	rcall	.-80     	; 0x45c <mVAusgabe>
     4ac:	1f 91       	pop	r17
     4ae:	08 95       	ret

000004b0 <SerienDiodenAusgabe>:
     4b0:	df 92       	push	r13
     4b2:	ef 92       	push	r14
     4b4:	ff 92       	push	r15
     4b6:	0f 93       	push	r16
     4b8:	1f 93       	push	r17
     4ba:	cf 93       	push	r28
     4bc:	df 93       	push	r29
     4be:	d0 90 0b 02 	lds	r13, 0x020B
     4c2:	8d 2d       	mov	r24, r13
     4c4:	82 95       	swap	r24
     4c6:	8f 70       	andi	r24, 0x0F	; 15
     4c8:	ca e9       	ldi	r28, 0x9A	; 154
     4ca:	d2 e0       	ldi	r29, 0x02	; 2
     4cc:	7e 01       	movw	r14, r28
     4ce:	e8 0e       	add	r14, r24
     4d0:	f1 1c       	adc	r15, r1
     4d2:	f7 01       	movw	r30, r14
     4d4:	80 81       	ld	r24, Z
     4d6:	db de       	rcall	.-586    	; 0x28e <lcd_testpin>
     4d8:	06 ec       	ldi	r16, 0xC6	; 198
     4da:	11 e0       	ldi	r17, 0x01	; 1
     4dc:	c8 01       	movw	r24, r16
     4de:	24 df       	rcall	.-440    	; 0x328 <lcd_fix_string>
     4e0:	f7 01       	movw	r30, r14
     4e2:	86 81       	ldd	r24, Z+6	; 0x06
     4e4:	d4 de       	rcall	.-600    	; 0x28e <lcd_testpin>
     4e6:	c8 01       	movw	r24, r16
     4e8:	1f df       	rcall	.-450    	; 0x328 <lcd_fix_string>
     4ea:	8d 2d       	mov	r24, r13
     4ec:	83 70       	andi	r24, 0x03	; 3
     4ee:	c8 0f       	add	r28, r24
     4f0:	d1 1d       	adc	r29, r1
     4f2:	8e 81       	ldd	r24, Y+6	; 0x06
     4f4:	cc de       	rcall	.-616    	; 0x28e <lcd_testpin>
     4f6:	80 91 0b 02 	lds	r24, 0x020B
     4fa:	c4 df       	rcall	.-120    	; 0x484 <UfAusgabe>
     4fc:	df 91       	pop	r29
     4fe:	cf 91       	pop	r28
     500:	1f 91       	pop	r17
     502:	0f 91       	pop	r16
     504:	ff 90       	pop	r15
     506:	ef 90       	pop	r14
     508:	df 90       	pop	r13
     50a:	08 95       	ret

0000050c <DisplayValue>:
 *  digits = 2 to 4 
 *  for option WITH_MENU digits can also be 5, 6 and 7
 */

void DisplayValue(unsigned long Value, int8_t Exponent, unsigned char Unit, unsigned char digits)
{
     50c:	a0 e0       	ldi	r26, 0x00	; 0
     50e:	b0 e0       	ldi	r27, 0x00	; 0
     510:	ec e8       	ldi	r30, 0x8C	; 140
     512:	f2 e0       	ldi	r31, 0x02	; 2
     514:	0c 94 85 32 	jmp	0x650a	; 0x650a <__prologue_saves__+0xc>
     518:	5b 01       	movw	r10, r22
     51a:	6c 01       	movw	r12, r24
     51c:	94 2e       	mov	r9, r20
     51e:	82 2e       	mov	r8, r18
  uint8_t           Index;		/* index ID */
  uint8_t           Length;		/* string length */


  Limit = 100;				/* scale value down to 2 digits */
  if (digits == 3) Limit = 1000;	/* scale value down to 3 digits */
     520:	03 30       	cpi	r16, 0x03	; 3
     522:	09 f4       	brne	.+2      	; 0x526 <DisplayValue+0x1a>
     524:	b5 c0       	rjmp	.+362    	; 0x690 <DisplayValue+0x184>
  if (digits == 4) Limit = 10000;	/* scale value down to 4 digits */
     526:	04 30       	cpi	r16, 0x04	; 4
     528:	39 f4       	brne	.+14     	; 0x538 <DisplayValue+0x2c>
     52a:	50 e1       	ldi	r21, 0x10	; 16
     52c:	e5 2e       	mov	r14, r21
     52e:	57 e2       	ldi	r21, 0x27	; 39
     530:	f5 2e       	mov	r15, r21
     532:	01 2d       	mov	r16, r1
     534:	11 2d       	mov	r17, r1
     536:	39 c0       	rjmp	.+114    	; 0x5aa <DisplayValue+0x9e>
#ifdef WITH_MENU
  if (digits == 5) Limit = 100000;	/* scale value down to 5 digits */
     538:	05 30       	cpi	r16, 0x05	; 5
     53a:	41 f4       	brne	.+16     	; 0x54c <DisplayValue+0x40>
     53c:	40 ea       	ldi	r20, 0xA0	; 160
     53e:	e4 2e       	mov	r14, r20
     540:	46 e8       	ldi	r20, 0x86	; 134
     542:	f4 2e       	mov	r15, r20
     544:	41 e0       	ldi	r20, 0x01	; 1
     546:	04 2f       	mov	r16, r20
     548:	11 2d       	mov	r17, r1
     54a:	2f c0       	rjmp	.+94     	; 0x5aa <DisplayValue+0x9e>
  if (digits == 6) Limit = 1000000;	/* scale value down to 6 digits */
     54c:	06 30       	cpi	r16, 0x06	; 6
     54e:	41 f4       	brne	.+16     	; 0x560 <DisplayValue+0x54>
     550:	30 e4       	ldi	r19, 0x40	; 64
     552:	e3 2e       	mov	r14, r19
     554:	32 e4       	ldi	r19, 0x42	; 66
     556:	f3 2e       	mov	r15, r19
     558:	3f e0       	ldi	r19, 0x0F	; 15
     55a:	03 2f       	mov	r16, r19
     55c:	11 2d       	mov	r17, r1
     55e:	25 c0       	rjmp	.+74     	; 0x5aa <DisplayValue+0x9e>
  if (digits == 7) Limit = 10000000;	/* scale value down to 7 digits */
     560:	07 30       	cpi	r16, 0x07	; 7
     562:	41 f4       	brne	.+16     	; 0x574 <DisplayValue+0x68>
     564:	20 e8       	ldi	r18, 0x80	; 128
     566:	e2 2e       	mov	r14, r18
     568:	26 e9       	ldi	r18, 0x96	; 150
     56a:	f2 2e       	mov	r15, r18
     56c:	28 e9       	ldi	r18, 0x98	; 152
     56e:	02 2f       	mov	r16, r18
     570:	11 2d       	mov	r17, r1
     572:	1b c0       	rjmp	.+54     	; 0x5aa <DisplayValue+0x9e>
     574:	94 e6       	ldi	r25, 0x64	; 100
     576:	e9 2e       	mov	r14, r25
     578:	f1 2c       	mov	r15, r1
     57a:	01 2d       	mov	r16, r1
     57c:	11 2d       	mov	r17, r1
     57e:	15 c0       	rjmp	.+42     	; 0x5aa <DisplayValue+0x9e>
#endif

  while (Value >= Limit)
  {
    Value += 5;				/* for automatic rounding */
     580:	85 e0       	ldi	r24, 0x05	; 5
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e0       	ldi	r27, 0x00	; 0
     588:	a8 0e       	add	r10, r24
     58a:	b9 1e       	adc	r11, r25
     58c:	ca 1e       	adc	r12, r26
     58e:	db 1e       	adc	r13, r27
    Value = Value / 10;			/* scale down by 10^1 */
     590:	c6 01       	movw	r24, r12
     592:	b5 01       	movw	r22, r10
     594:	2a e0       	ldi	r18, 0x0A	; 10
     596:	30 e0       	ldi	r19, 0x00	; 0
     598:	40 e0       	ldi	r20, 0x00	; 0
     59a:	50 e0       	ldi	r21, 0x00	; 0
     59c:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
     5a0:	c9 01       	movw	r24, r18
     5a2:	da 01       	movw	r26, r20
     5a4:	5c 01       	movw	r10, r24
     5a6:	6d 01       	movw	r12, r26
    Exponent++;				/* increase exponent by 1 */
     5a8:	93 94       	inc	r9
  if (digits == 5) Limit = 100000;	/* scale value down to 5 digits */
  if (digits == 6) Limit = 1000000;	/* scale value down to 6 digits */
  if (digits == 7) Limit = 10000000;	/* scale value down to 7 digits */
#endif

  while (Value >= Limit)
     5aa:	ae 14       	cp	r10, r14
     5ac:	bf 04       	cpc	r11, r15
     5ae:	c0 06       	cpc	r12, r16
     5b0:	d1 06       	cpc	r13, r17
     5b2:	30 f7       	brcc	.-52     	; 0x580 <DisplayValue+0x74>

  /*
   *  determine prefix
   */

  Length = Exponent + 12;
     5b4:	49 2d       	mov	r20, r9
     5b6:	44 5f       	subi	r20, 0xF4	; 244

  if ((int8_t)Length <  0) Length = 0;		/* Limit to minimum prefix */
     5b8:	47 ff       	sbrs	r20, 7
     5ba:	02 c0       	rjmp	.+4      	; 0x5c0 <DisplayValue+0xb4>
     5bc:	40 e0       	ldi	r20, 0x00	; 0
     5be:	03 c0       	rjmp	.+6      	; 0x5c6 <DisplayValue+0xba>
  if (Length > 18) Length = 18;		/* Limit to maximum prefix */
     5c0:	43 31       	cpi	r20, 0x13	; 19
     5c2:	08 f0       	brcs	.+2      	; 0x5c6 <DisplayValue+0xba>
     5c4:	42 e1       	ldi	r20, 0x12	; 18
  Index = Length / 3;
     5c6:	84 2f       	mov	r24, r20
     5c8:	63 e0       	ldi	r22, 0x03	; 3
     5ca:	0e 94 0f 32 	call	0x641e	; 0x641e <__udivmodqi4>
     5ce:	e8 2e       	mov	r14, r24
  Offset = Length % 3;
     5d0:	84 2f       	mov	r24, r20
     5d2:	0e 94 0f 32 	call	0x641e	; 0x641e <__udivmodqi4>
     5d6:	f9 2e       	mov	r15, r25
  if (Offset > 0)
     5d8:	99 23       	and	r25, r25
     5da:	21 f0       	breq	.+8      	; 0x5e4 <DisplayValue+0xd8>
    {
      Index++;				/* adjust index for exponent offset, take next prefix */
     5dc:	e3 94       	inc	r14
      Offset = 3 - Offset;		/* reverse value (1 or 2) */
     5de:	83 e0       	ldi	r24, 0x03	; 3
     5e0:	89 1b       	sub	r24, r25
     5e2:	f8 2e       	mov	r15, r24
    }

  /* convert value into string */

#ifdef WITH_MENU
  ultoa(Value, OutBuffer, 10);
     5e4:	09 e4       	ldi	r16, 0x49	; 73
     5e6:	12 e0       	ldi	r17, 0x02	; 2
     5e8:	c6 01       	movw	r24, r12
     5ea:	b5 01       	movw	r22, r10
     5ec:	a8 01       	movw	r20, r16
     5ee:	2a e0       	ldi	r18, 0x0A	; 10
     5f0:	30 e0       	ldi	r19, 0x00	; 0
     5f2:	0e 94 d7 32 	call	0x65ae	; 0x65ae <ultoa>
#else
  utoa((unsigned int)Value, OutBuffer, 10);
#endif

  Length = strlen(OutBuffer);
     5f6:	d8 01       	movw	r26, r16
     5f8:	0d 90       	ld	r0, X+
     5fa:	00 20       	and	r0, r0
     5fc:	e9 f7       	brne	.-6      	; 0x5f8 <DisplayValue+0xec>
     5fe:	8d 01       	movw	r16, r26
     600:	01 50       	subi	r16, 0x01	; 1
     602:	10 40       	sbci	r17, 0x00	; 0
     604:	09 54       	subi	r16, 0x49	; 73
     606:	12 40       	sbci	r17, 0x02	; 2

#ifdef WITH_MENU
 #ifdef NO_NANO
  if ((Length > (4+Offset))  && (Index != 0))
 #else
  if (Length > (4+Offset)) 
     608:	20 2f       	mov	r18, r16
     60a:	30 e0       	ldi	r19, 0x00	; 0
     60c:	8f 2d       	mov	r24, r15
     60e:	90 e0       	ldi	r25, 0x00	; 0
     610:	04 96       	adiw	r24, 0x04	; 4
     612:	82 17       	cp	r24, r18
     614:	93 07       	cpc	r25, r19
     616:	1c f4       	brge	.+6      	; 0x61e <DisplayValue+0x112>
 #endif
    {
      Index++;			/* take next prefix for better readable string */
     618:	e3 94       	inc	r14
      Offset += 3;		/* decimal point 3 to the left */
     61a:	b3 e0       	ldi	r27, 0x03	; 3
     61c:	fb 0e       	add	r15, r27

    }

#endif

  Prefix = MEM_read_byte((uint8_t *)(&PrefixTab[Index]));   /* look up prefix in table */
     61e:	8e 2d       	mov	r24, r14
     620:	90 e0       	ldi	r25, 0x00	; 0
     622:	84 58       	subi	r24, 0x84	; 132
     624:	9d 4f       	sbci	r25, 0xFD	; 253
     626:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     62a:	d8 2e       	mov	r13, r24



  /* position of dot */

  Exponent = Length - Offset;		/* calculate position */
     62c:	10 2f       	mov	r17, r16
     62e:	1f 19       	sub	r17, r15



  if (Exponent <= 0)			/* we have to prepend "0." */
     630:	11 16       	cp	r1, r17
     632:	44 f0       	brlt	.+16     	; 0x644 <DisplayValue+0x138>

    /* 0: factor 10 / -1: factor 100 */

//    lcd_data('0');

    lcd_data('.');
     634:	8e e2       	ldi	r24, 0x2E	; 46
     636:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>

      }

#else

    if (Exponent < 0) lcd_data('0');	/* extra 0 for factor 100 */
     63a:	11 23       	and	r17, r17
     63c:	19 f0       	breq	.+6      	; 0x644 <DisplayValue+0x138>
     63e:	80 e3       	ldi	r24, 0x30	; 48
     640:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>

  }



  if (Offset == 0) Exponent = -1;	/* disable dot if not needed */
     644:	ff 20       	and	r15, r15
     646:	09 f4       	brne	.+2      	; 0x64a <DisplayValue+0x13e>
     648:	1f ef       	ldi	r17, 0xFF	; 255
     64a:	c1 e0       	ldi	r28, 0x01	; 1
     64c:	d0 e0       	ldi	r29, 0x00	; 0

    lcd_data(OutBuffer[Index]);		/* display char */

    Index++;				/* next one */

    if (Index == Exponent) {
     64e:	e1 2e       	mov	r14, r17
     650:	ff 24       	eor	r15, r15
     652:	e7 fc       	sbrc	r14, 7
     654:	f0 94       	com	r15
     656:	0d c0       	rjmp	.+26     	; 0x672 <DisplayValue+0x166>

  while (Index < Length)		/* loop through string */

  {

    lcd_data(OutBuffer[Index]);		/* display char */
     658:	fe 01       	movw	r30, r28
     65a:	e8 5b       	subi	r30, 0xB8	; 184
     65c:	fd 4f       	sbci	r31, 0xFD	; 253
     65e:	80 81       	ld	r24, Z
     660:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>

    Index++;				/* next one */

    if (Index == Exponent) {
     664:	ce 15       	cp	r28, r14
     666:	df 05       	cpc	r29, r15
     668:	19 f4       	brne	.+6      	; 0x670 <DisplayValue+0x164>

      lcd_data('.');			/* display dot */
     66a:	8e e2       	ldi	r24, 0x2E	; 46
     66c:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     670:	21 96       	adiw	r28, 0x01	; 1

  /* display value and add dot if requested */

  Index = 0;

  while (Index < Length)		/* loop through string */
     672:	fe 01       	movw	r30, r28
     674:	e1 50       	subi	r30, 0x01	; 1
     676:	e0 17       	cp	r30, r16
     678:	78 f3       	brcs	.-34     	; 0x658 <DisplayValue+0x14c>



  /* display prefix and unit */

  if (Prefix != 0) {
     67a:	dd 20       	and	r13, r13
     67c:	19 f0       	breq	.+6      	; 0x684 <DisplayValue+0x178>
     lcd_data(Prefix);
     67e:	8d 2d       	mov	r24, r13
     680:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
  }

  if (Unit != 0) {
     684:	88 20       	and	r8, r8
     686:	59 f0       	breq	.+22     	; 0x69e <DisplayValue+0x192>
      lcd_data(Unit);
     688:	88 2d       	mov	r24, r8
     68a:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     68e:	07 c0       	rjmp	.+14     	; 0x69e <DisplayValue+0x192>
     690:	88 ee       	ldi	r24, 0xE8	; 232
     692:	e8 2e       	mov	r14, r24
     694:	83 e0       	ldi	r24, 0x03	; 3
     696:	f8 2e       	mov	r15, r24
     698:	01 2d       	mov	r16, r1
     69a:	11 2d       	mov	r17, r1
     69c:	86 cf       	rjmp	.-244    	; 0x5aa <DisplayValue+0x9e>
  }
  return;
}
     69e:	cd b7       	in	r28, 0x3d	; 61
     6a0:	de b7       	in	r29, 0x3e	; 62
     6a2:	ec e0       	ldi	r30, 0x0C	; 12
     6a4:	0c 94 a1 32 	jmp	0x6542	; 0x6542 <__epilogue_restores__+0xc>

000006a8 <uart_putc>:
     6a8:	08 95       	ret

000006aa <wait5s>:
     6aa:	03 d0       	rcall	.+6      	; 0x6b2 <wait1000ms>

000006ac <wait4s>:
     6ac:	02 d0       	rcall	.+4      	; 0x6b2 <wait1000ms>

000006ae <wait3s>:
     6ae:	01 d0       	rcall	.+2      	; 0x6b2 <wait1000ms>

000006b0 <wait2s>:
     6b0:	00 d0       	rcall	.+0      	; 0x6b2 <wait1000ms>

000006b2 <wait1000ms>:
     6b2:	00 d0       	rcall	.+0      	; 0x6b4 <wait500ms>

000006b4 <wait500ms>:
     6b4:	03 d0       	rcall	.+6      	; 0x6bc <wait100ms>

000006b6 <wait400ms>:
     6b6:	02 d0       	rcall	.+4      	; 0x6bc <wait100ms>

000006b8 <wait300ms>:
     6b8:	01 d0       	rcall	.+2      	; 0x6bc <wait100ms>

000006ba <wait200ms>:
     6ba:	00 d0       	rcall	.+0      	; 0x6bc <wait100ms>

000006bc <wait100ms>:
     6bc:	a8 95       	wdr
     6be:	00 d0       	rcall	.+0      	; 0x6c0 <wait50ms>

000006c0 <wait50ms>:
     6c0:	03 d0       	rcall	.+6      	; 0x6c8 <wait10ms>

000006c2 <wait40ms>:
     6c2:	02 d0       	rcall	.+4      	; 0x6c8 <wait10ms>

000006c4 <wait30ms>:
     6c4:	01 d0       	rcall	.+2      	; 0x6c8 <wait10ms>

000006c6 <wait20ms>:
     6c6:	00 d0       	rcall	.+0      	; 0x6c8 <wait10ms>

000006c8 <wait10ms>:
     6c8:	00 d0       	rcall	.+0      	; 0x6ca <wait5ms>

000006ca <wait5ms>:
     6ca:	03 d0       	rcall	.+6      	; 0x6d2 <wait1ms>

000006cc <wait4ms>:
     6cc:	02 d0       	rcall	.+4      	; 0x6d2 <wait1ms>

000006ce <wait3ms>:
     6ce:	01 d0       	rcall	.+2      	; 0x6d2 <wait1ms>

000006d0 <wait2ms>:
     6d0:	00 d0       	rcall	.+0      	; 0x6d2 <wait1ms>

000006d2 <wait1ms>:
     6d2:	00 d0       	rcall	.+0      	; 0x6d4 <wait500us>

000006d4 <wait500us>:
     6d4:	03 d0       	rcall	.+6      	; 0x6dc <wait100us>

000006d6 <wait400us>:
     6d6:	02 d0       	rcall	.+4      	; 0x6dc <wait100us>

000006d8 <wait300us>:
     6d8:	01 d0       	rcall	.+2      	; 0x6dc <wait100us>

000006da <wait200us>:
     6da:	00 d0       	rcall	.+0      	; 0x6dc <wait100us>

000006dc <wait100us>:
     6dc:	00 d0       	rcall	.+0      	; 0x6de <wait50us>

000006de <wait50us>:
     6de:	03 d0       	rcall	.+6      	; 0x6e6 <wait10us>

000006e0 <wait40us>:
     6e0:	02 d0       	rcall	.+4      	; 0x6e6 <wait10us>

000006e2 <wait30us>:
     6e2:	01 d0       	rcall	.+2      	; 0x6e6 <wait10us>

000006e4 <wait20us>:
     6e4:	00 d0       	rcall	.+0      	; 0x6e6 <wait10us>

000006e6 <wait10us>:
     6e6:	00 d0       	rcall	.+0      	; 0x6e8 <wait5us>

000006e8 <wait5us>:
     6e8:	03 d0       	rcall	.+6      	; 0x6f0 <wait1us>

000006ea <wait4us>:
     6ea:	02 d0       	rcall	.+4      	; 0x6f0 <wait1us>

000006ec <wait3us>:
     6ec:	01 d0       	rcall	.+2      	; 0x6f0 <wait1us>

000006ee <wait2us>:
     6ee:	00 d0       	rcall	.+0      	; 0x6f0 <wait1us>

000006f0 <wait1us>:
     6f0:	00 d0       	rcall	.+0      	; 0x6f2 <wait500ns>

000006f2 <wait500ns>:
     6f2:	00 00       	nop
     6f4:	08 95       	ret

000006f6 <sleep_5ms>:
     6f6:	90 e0       	ldi	r25, 0x00	; 0
     6f8:	89 3c       	cpi	r24, 0xC9	; 201
     6fa:	28 f0       	brcs	.+10     	; 0x706 <wloop>
     6fc:	88 5c       	subi	r24, 0xC8	; 200
     6fe:	48 ec       	ldi	r20, 0xC8	; 200
     700:	84 9f       	mul	r24, r20
     702:	c0 01       	movw	r24, r0
     704:	11 24       	eor	r1, r1

00000706 <wloop>:
     706:	00 97       	sbiw	r24, 0x00	; 0
     708:	09 f4       	brne	.+2      	; 0x70c <check_remain>
     70a:	08 95       	ret

0000070c <check_remain>:
     70c:	20 91 81 00 	lds	r18, 0x0081
     710:	27 70       	andi	r18, 0x07	; 7
     712:	19 f0       	breq	.+6      	; 0x71a <do_sleep>
     714:	da df       	rcall	.-76     	; 0x6ca <wait5ms>
     716:	01 97       	sbiw	r24, 0x01	; 1
     718:	16 c0       	rjmp	.+44     	; 0x746 <next_loop>

0000071a <do_sleep>:
     71a:	81 30       	cpi	r24, 0x01	; 1
     71c:	91 05       	cpc	r25, r1
     71e:	19 f0       	breq	.+6      	; 0x726 <only_one>
     720:	02 97       	sbiw	r24, 0x02	; 2
     722:	3c e8       	ldi	r19, 0x8C	; 140
     724:	03 c0       	rjmp	.+6      	; 0x72c <set_cntr>

00000726 <only_one>:
     726:	3e e3       	ldi	r19, 0x3E	; 62
     728:	80 e0       	ldi	r24, 0x00	; 0
     72a:	90 e0       	ldi	r25, 0x00	; 0

0000072c <set_cntr>:
     72c:	20 91 b2 00 	lds	r18, 0x00B2
     730:	23 0f       	add	r18, r19
     732:	20 93 b3 00 	sts	0x00B3, r18
     736:	42 e0       	ldi	r20, 0x02	; 2
     738:	40 93 70 00 	sts	0x0070, r20
     73c:	27 e0       	ldi	r18, 0x07	; 7
     73e:	23 bf       	out	0x33, r18	; 51
     740:	88 95       	sleep
     742:	26 e0       	ldi	r18, 0x06	; 6
     744:	23 bf       	out	0x33, r18	; 51

00000746 <next_loop>:
     746:	a8 95       	wdr
     748:	de cf       	rjmp	.-68     	; 0x706 <wloop>

0000074a <W20msReadADC>:
     74a:	8f 93       	push	r24
     74c:	84 e0       	ldi	r24, 0x04	; 4
     74e:	d3 df       	rcall	.-90     	; 0x6f6 <sleep_5ms>
     750:	07 c0       	rjmp	.+14     	; 0x760 <to_read>

00000752 <W10msReadADC>:
     752:	8f 93       	push	r24
     754:	82 e0       	ldi	r24, 0x02	; 2
     756:	cf df       	rcall	.-98     	; 0x6f6 <sleep_5ms>
     758:	03 c0       	rjmp	.+6      	; 0x760 <to_read>

0000075a <W5msReadADC>:
     75a:	8f 93       	push	r24
     75c:	81 e0       	ldi	r24, 0x01	; 1
     75e:	cb df       	rcall	.-106    	; 0x6f6 <sleep_5ms>

00000760 <to_read>:
     760:	8f 91       	pop	r24

00000762 <ReadADC>:
     762:	1f 93       	push	r17
     764:	18 2f       	mov	r17, r24
     766:	10 64       	ori	r17, 0x40	; 64

00000768 <get_sample>:
     768:	10 93 7c 00 	sts	0x007C, r17
     76c:	e1 2f       	mov	r30, r17
     76e:	e0 78       	andi	r30, 0x80	; 128
     770:	80 91 40 02 	lds	r24, 0x0240
     774:	e8 17       	cp	r30, r24
     776:	59 f0       	breq	.+22     	; 0x78e <no_ref_change>
     778:	e0 93 40 02 	sts	0x0240, r30
     77c:	af df       	rcall	.-162    	; 0x6dc <wait100us>
     77e:	8f e9       	ldi	r24, 0x9F	; 159
     780:	80 93 7a 00 	sts	0x007A, r24
     784:	83 e0       	ldi	r24, 0x03	; 3
     786:	83 bf       	out	0x33, r24	; 51
     788:	88 95       	sleep
     78a:	82 e0       	ldi	r24, 0x02	; 2
     78c:	83 bf       	out	0x33, r24	; 51

0000078e <no_ref_change>:
     78e:	20 e0       	ldi	r18, 0x00	; 0
     790:	30 e0       	ldi	r19, 0x00	; 0
     792:	a9 01       	movw	r20, r18
     794:	e0 e0       	ldi	r30, 0x00	; 0
     796:	1f c0       	rjmp	.+62     	; 0x7d6 <r2ae8>

00000798 <Loop>:
     798:	8f e9       	ldi	r24, 0x9F	; 159
     79a:	80 93 7a 00 	sts	0x007A, r24
     79e:	83 e0       	ldi	r24, 0x03	; 3
     7a0:	83 bf       	out	0x33, r24	; 51
     7a2:	88 95       	sleep
     7a4:	82 e0       	ldi	r24, 0x02	; 2
     7a6:	83 bf       	out	0x33, r24	; 51
     7a8:	60 91 78 00 	lds	r22, 0x0078
     7ac:	70 91 79 00 	lds	r23, 0x0079
     7b0:	26 0f       	add	r18, r22
     7b2:	37 1f       	adc	r19, r23
     7b4:	41 1d       	adc	r20, r1
     7b6:	51 1d       	adc	r21, r1
     7b8:	e4 30       	cpi	r30, 0x04	; 4
     7ba:	61 f4       	brne	.+24     	; 0x7d4 <cnt_next>
     7bc:	80 91 42 02 	lds	r24, 0x0242
     7c0:	80 30       	cpi	r24, 0x00	; 0
     7c2:	41 f0       	breq	.+16     	; 0x7d4 <cnt_next>
     7c4:	84 e0       	ldi	r24, 0x04	; 4
     7c6:	20 30       	cpi	r18, 0x00	; 0
     7c8:	38 07       	cpc	r19, r24
     7ca:	20 f4       	brcc	.+8      	; 0x7d4 <cnt_next>
     7cc:	17 fd       	sbrc	r17, 7
     7ce:	02 c0       	rjmp	.+4      	; 0x7d4 <cnt_next>
     7d0:	10 68       	ori	r17, 0x80	; 128
     7d2:	ca cf       	rjmp	.-108    	; 0x768 <get_sample>

000007d4 <cnt_next>:
     7d4:	ef 5f       	subi	r30, 0xFF	; 255

000007d6 <r2ae8>:
     7d6:	80 91 3f 02 	lds	r24, 0x023F
     7da:	e8 17       	cp	r30, r24
     7dc:	e8 f2       	brcs	.-70     	; 0x798 <Loop>
     7de:	60 91 43 02 	lds	r22, 0x0243
     7e2:	70 91 44 02 	lds	r23, 0x0244
     7e6:	17 ff       	sbrs	r17, 7
     7e8:	04 c0       	rjmp	.+8      	; 0x7f2 <r2b02>
     7ea:	60 91 41 02 	lds	r22, 0x0241
     7ee:	70 91 42 02 	lds	r23, 0x0242

000007f2 <r2b02>:
     7f2:	80 e0       	ldi	r24, 0x00	; 0
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
     7fa:	2f ef       	ldi	r18, 0xFF	; 255
     7fc:	33 e0       	ldi	r19, 0x03	; 3
     7fe:	40 e0       	ldi	r20, 0x00	; 0
     800:	50 e0       	ldi	r21, 0x00	; 0
     802:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
     806:	b9 01       	movw	r22, r18
     808:	ca 01       	movw	r24, r20
     80a:	20 91 3f 02 	lds	r18, 0x023F
     80e:	30 e0       	ldi	r19, 0x00	; 0
     810:	40 e0       	ldi	r20, 0x00	; 0
     812:	50 e0       	ldi	r21, 0x00	; 0
     814:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
     818:	c9 01       	movw	r24, r18
     81a:	1f 91       	pop	r17
     81c:	08 95       	ret

0000081e <wait_for_key_ms>:
/* wait max_time or previous key press */
/* return value: !=0 == key is pressed for x*10ms, 0 == no key pressed, time has expired */
/* Additionally the movement of rotary encoder is monitored, if */
/* the constant WITH_ROTARY_SWITCH is defined.                  */
/* *********************************************************** */
uint8_t wait_for_key_ms(int max_time) {
     81e:	ef 92       	push	r14
     820:	ff 92       	push	r15
     822:	0f 93       	push	r16
     824:	1f 93       	push	r17
     826:	cf 93       	push	r28
     828:	df 93       	push	r29
     82a:	7c 01       	movw	r14, r24
     82c:	14 e6       	ldi	r17, 0x64	; 100
        if ((RST_PIN_REG & (1<<RST_PIN)) != 0)  break; // key is released
        WaitRotary();		// wait the predefined time
     }
     if (ww < WWend) break;
#else
     if ((RST_PIN_REG & (1<<RST_PIN)) != 0)  break; // key is released
     82e:	4f 99       	sbic	0x09, 7	; 9
     830:	24 c0       	rjmp	.+72     	; 0x87a <wait_for_key_ms+0x5c>
     wait_about5ms();		// wait 5 ms (sleep)
     832:	81 e0       	ldi	r24, 0x01	; 1
     834:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
#endif
     kk--;
     838:	11 50       	subi	r17, 0x01	; 1
     83a:	c8 f7       	brcc	.-14     	; 0x82e <wait_for_key_ms+0x10>
     83c:	1e c0       	rjmp	.+60     	; 0x87a <wait_for_key_ms+0x5c>
     for (ww=0; ww < (WWend*2) ;ww++) {
        check_rotary();		// check for change of switch state of the rotary encoder
        WaitRotary();		// wait the predefined time, total 10ms
     }
#else
     wait_about10ms();
     83e:	82 e0       	ldi	r24, 0x02	; 2
     840:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
#endif
     key_pressed += key_pressed;	// multiply with 2 is shift to left
     844:	80 2f       	mov	r24, r16
     846:	88 0f       	add	r24, r24
     if ((RST_PIN_REG & (1<<RST_PIN)) == 0) key_pressed++; // append a 1
     848:	4f 9b       	sbis	0x09, 7	; 9
     84a:	8f 5f       	subi	r24, 0xFF	; 255
     key_pressed &= 0x3f;
     84c:	08 2f       	mov	r16, r24
     84e:	0f 73       	andi	r16, 0x3F	; 63
     if(key_pressed == 0x3f) {
     850:	0f 33       	cpi	r16, 0x3F	; 63
     852:	41 f4       	brne	.+16     	; 0x864 <wait_for_key_ms+0x46>
        // If the key is pressed again... 
        if (key_cs == 0) {
     854:	11 23       	and	r17, r17
     856:	11 f4       	brne	.+4      	; 0x85c <wait_for_key_ms+0x3e>
     858:	e7 01       	movw	r28, r14
     85a:	14 e0       	ldi	r17, 0x04	; 4
           // first time, when key down is detected
           key_cs = 4;	// must be 7 times for 10ms hold down
           count_time = max_time;	// begin new time period
        }
        key_cs++;			// count the time, the key is hold down
     85c:	1f 5f       	subi	r17, 0xFF	; 255
        if (key_cs >= MAX_CS) break;
     85e:	16 39       	cpi	r17, 0x96	; 150
     860:	28 f0       	brcs	.+10     	; 0x86c <wait_for_key_ms+0x4e>
     862:	10 c0       	rjmp	.+32     	; 0x884 <wait_for_key_ms+0x66>
     } else {
        // key_pressed is zero, if the key is not pressed for 80 ms
        if ((key_pressed == 0) && (key_cs != 0)) break;	// return, if key is released again
     864:	00 23       	and	r16, r16
     866:	11 f4       	brne	.+4      	; 0x86c <wait_for_key_ms+0x4e>
     868:	11 23       	and	r17, r17
     86a:	61 f4       	brne	.+24     	; 0x884 <wait_for_key_ms+0x66>
     }
     wdt_reset();
     86c:	a8 95       	wdr
//     wait_time++;
     if (count_time > 0) {		// count only, if counter > 0
     86e:	1c 16       	cp	r1, r28
     870:	1d 06       	cpc	r1, r29
     872:	34 f4       	brge	.+12     	; 0x880 <wait_for_key_ms+0x62>
        count_time -= 10;		// 10 ms are done, count down
     874:	2a 97       	sbiw	r28, 0x0a	; 10
        if (count_time == 0) count_time = -1;	// never count to zero, zero is endless!
     876:	21 f4       	brne	.+8      	; 0x880 <wait_for_key_ms+0x62>
     878:	05 c0       	rjmp	.+10     	; 0x884 <wait_for_key_ms+0x66>
     87a:	e7 01       	movw	r28, r14
     87c:	10 e0       	ldi	r17, 0x00	; 0
     87e:	05 e5       	ldi	r16, 0x55	; 85
  key_pressed = 0x55;
  count_time = max_time;
#ifdef WITH_ROTARY_SWITCH
  wait_time = 0;
#endif
  while (count_time >= 0) {
     880:	d7 ff       	sbrs	r29, 7
     882:	dd cf       	rjmp	.-70     	; 0x83e <wait_for_key_ms+0x20>
     if ((wait_time > 20) && (rotary.count != 0)) break;
     if (wait_time > 20) wait_time = 0;		// reset time window
#endif
  } /* end while (count_time >= 0) */
 return(key_cs);		// return period key is pressed within the specified time
}  /* end wait_for_key_5ms(  ) */
     884:	81 2f       	mov	r24, r17
     886:	cd b7       	in	r28, 0x3d	; 61
     888:	de b7       	in	r29, 0x3e	; 62
     88a:	e6 e0       	ldi	r30, 0x06	; 6
     88c:	0c 94 a7 32 	jmp	0x654e	; 0x654e <__epilogue_restores__+0x18>

00000890 <wait_for_key_5s_line2>:
  do {
     if (wait_for_key_ms(SHORT_WAIT_TIME) > 0) break;
     // continue waiting, if the key is not pressed, but rotary switch is rotated
  } while (rotary.incre > 0);
 #else
  wait_for_key_ms(SHORT_WAIT_TIME);	// wait until time is elapsed or key is pressed
     890:	88 e8       	ldi	r24, 0x88	; 136
     892:	93 e1       	ldi	r25, 0x13	; 19
     894:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
 #endif
  lcd_line2(); //2. row 
     898:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_clear_line();		// clear the whole line
     89c:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
  lcd_line2(); //2. row 
     8a0:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
}  /* end wait_for_key_5s_line2() */
     8a4:	08 95       	ret

000008a6 <RefVoltage>:
     8a6:	8a e9       	ldi	r24, 0x9A	; 154
     8a8:	92 e0       	ldi	r25, 0x02	; 2
     8aa:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     8ae:	38 2f       	mov	r19, r24
     8b0:	8b e9       	ldi	r24, 0x9B	; 155
     8b2:	92 e0       	ldi	r25, 0x02	; 2
     8b4:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     8b8:	20 91 47 02 	lds	r18, 0x0247
     8bc:	23 0f       	add	r18, r19
     8be:	30 91 48 02 	lds	r19, 0x0248
     8c2:	38 1f       	adc	r19, r24
     8c4:	20 93 14 02 	sts	0x0214, r18
     8c8:	30 93 15 02 	sts	0x0215, r19
     8cc:	83 e0       	ldi	r24, 0x03	; 3
     8ce:	28 3e       	cpi	r18, 0xE8	; 232
     8d0:	38 07       	cpc	r19, r24
     8d2:	20 f0       	brcs	.+8      	; 0x8dc <ad210e>
     8d4:	c9 01       	movw	r24, r18
     8d6:	88 5e       	subi	r24, 0xE8	; 232
     8d8:	93 40       	sbci	r25, 0x03	; 3
     8da:	02 c0       	rjmp	.+4      	; 0x8e0 <ad2112>

000008dc <ad210e>:
     8dc:	80 e0       	ldi	r24, 0x00	; 0
     8de:	90 e0       	ldi	r25, 0x00	; 0

000008e0 <ad2112>:
     8e0:	62 e3       	ldi	r22, 0x32	; 50
     8e2:	70 e0       	ldi	r23, 0x00	; 0
     8e4:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
     8e8:	68 30       	cpi	r22, 0x08	; 8
     8ea:	08 f0       	brcs	.+2      	; 0x8ee <ad2120>
     8ec:	67 e0       	ldi	r22, 0x07	; 7

000008ee <ad2120>:
     8ee:	e6 ec       	ldi	r30, 0xC6	; 198
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	e6 0f       	add	r30, r22
     8f4:	f1 1d       	adc	r31, r1
     8f6:	e6 0f       	add	r30, r22
     8f8:	f1 1d       	adc	r31, r1
     8fa:	45 91       	lpm	r20, Z+
     8fc:	55 91       	lpm	r21, Z+
     8fe:	25 91       	lpm	r18, Z+
     900:	35 91       	lpm	r19, Z+
     902:	62 e3       	ldi	r22, 0x32	; 50
     904:	68 1b       	sub	r22, r24
     906:	42 1b       	sub	r20, r18
     908:	53 0b       	sbc	r21, r19
     90a:	64 9f       	mul	r22, r20
     90c:	c0 01       	movw	r24, r0
     90e:	65 9f       	mul	r22, r21
     910:	90 0d       	add	r25, r0
     912:	11 24       	eor	r1, r1
     914:	49 96       	adiw	r24, 0x19	; 25
     916:	62 e3       	ldi	r22, 0x32	; 50
     918:	70 e0       	ldi	r23, 0x00	; 0
     91a:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
     91e:	62 0f       	add	r22, r18
     920:	73 1f       	adc	r23, r19
     922:	70 93 83 02 	sts	0x0283, r23
     926:	60 93 82 02 	sts	0x0282, r22
     92a:	89 e9       	ldi	r24, 0x99	; 153
     92c:	92 e0       	ldi	r25, 0x02	; 2
     92e:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     932:	99 27       	eor	r25, r25
     934:	87 fd       	sbrc	r24, 7
     936:	90 95       	com	r25
     938:	60 91 47 02 	lds	r22, 0x0247
     93c:	70 91 48 02 	lds	r23, 0x0248
     940:	86 0f       	add	r24, r22
     942:	97 1f       	adc	r25, r23
     944:	90 93 42 02 	sts	0x0242, r25
     948:	80 93 41 02 	sts	0x0241, r24
     94c:	90 93 7f 02 	sts	0x027F, r25
     950:	80 93 7e 02 	sts	0x027E, r24
     954:	08 95       	ret

00000956 <get_log>:
     956:	cf 93       	push	r28
     958:	df 93       	push	r29
     95a:	24 e1       	ldi	r18, 0x14	; 20
     95c:	30 e0       	ldi	r19, 0x00	; 0
     95e:	b9 01       	movw	r22, r18
     960:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
     964:	dc 01       	movw	r26, r24
     966:	e8 e6       	ldi	r30, 0x68	; 104
     968:	f0 e0       	ldi	r31, 0x00	; 0
     96a:	e6 0f       	add	r30, r22
     96c:	f7 1f       	adc	r31, r23
     96e:	e6 0f       	add	r30, r22
     970:	f7 1f       	adc	r31, r23
     972:	c5 91       	lpm	r28, Z+
     974:	d5 91       	lpm	r29, Z+
     976:	45 91       	lpm	r20, Z+
     978:	55 91       	lpm	r21, Z+
     97a:	4c 1b       	sub	r20, r28
     97c:	4a 9f       	mul	r20, r26
     97e:	c0 01       	movw	r24, r0
     980:	11 24       	eor	r1, r1
     982:	b9 01       	movw	r22, r18
     984:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
     988:	6c 0f       	add	r22, r28
     98a:	7d 1f       	adc	r23, r29
     98c:	cb 01       	movw	r24, r22
     98e:	df 91       	pop	r29
     990:	cf 91       	pop	r28
     992:	08 95       	ret

00000994 <__vector_7>:
#define MAIN_C
#include "Transistortester.h"

#ifndef INHIBIT_SLEEP_MODE
// prepare sleep mode
EMPTY_INTERRUPT(TIMER2_COMPA_vect);
     994:	18 95       	reti

00000996 <__vector_21>:
EMPTY_INTERRUPT(ADC_vect);
     996:	18 95       	reti

00000998 <GetIr>:
/* Get residual current in reverse direction of a diode */

//=================================================================
void GetIr(uint8_t hipin, uint8_t lopin)
{
     998:	0f 93       	push	r16
     99a:	cf 93       	push	r28
     99c:	df 93       	push	r29
    unsigned int u_res;	// reverse voltage at 470k
    unsigned int ir_nano;
    uint8_t HiADC;

    HiADC = pgm_read_byte(&PinADCtab[hipin]);	// Table of ADC pins including | TXD_VAL
     99e:	e8 2f       	mov	r30, r24
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	e1 51       	subi	r30, 0x11	; 17
     9a4:	fe 4f       	sbci	r31, 0xFE	; 254
     9a6:	e4 91       	lpm	r30, Z+
    ADC_PORT = HiADC;		 	// switch ADC port to high level
     9a8:	e8 b9       	out	0x08, r30	; 8
    ADC_DDR = HiADC | TXD_MSK;		// switch High Pin direct to VCC
     9aa:	e7 b9       	out	0x07, r30	; 7
    R_PORT = 0;				// switch R-Port to GND
     9ac:	15 b8       	out	0x05, r1	; 5
#if FLASHEND > 0x3fff
                    R_DDR = pgm_read_byte(&PinRHtab[lopin]);  //R_H mask for LowPin R_H load
     9ae:	e6 2f       	mov	r30, r22
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	e4 51       	subi	r30, 0x14	; 20
     9b4:	fe 4f       	sbci	r31, 0xFE	; 254
     9b6:	e4 91       	lpm	r30, Z+
     9b8:	e4 b9       	out	0x04, r30	; 4
    uint8_t LoPinR_L;
    LoPinR_L = pgm_read_byte(&PinRLtab[lopin]);  //R_L mask for LowPin R_L load
    // R_H Pin must always be one pin number higher
    R_DDR = LoPinR_L + LoPinR_L;		// switch R_H port for LowPin to output (GND)
#endif
    u_res = W5msReadADC(lopin);		// read voltage
     9ba:	86 2f       	mov	r24, r22
     9bc:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
     9c0:	ec 01       	movw	r28, r24
    if (u_res == 0)
     9c2:	00 97       	sbiw	r24, 0x00	; 0
     9c4:	f9 f0       	breq	.+62     	; 0xa04 <GetIr+0x6c>
        return;		// no Output, if no current in reverse direction
    lcd_MEM_string(Ir_str);		// output text "  Ir="
     9c6:	80 ec       	ldi	r24, 0xC0	; 192
     9c8:	91 e0       	ldi	r25, 0x01	; 1
     9ca:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                    if (u_res < 2500)
                    {
#endif
    /* R_H_VAL has units of 10 Ohm, u_res has units of mV, ir_nano has units of nA */
    ir_nano = (unsigned long) (u_res * 100000UL) / R_H_VAL;
    DisplayValue(ir_nano, -9, 'A', 2);	// output two digits of current with nA units
     9ce:	be 01       	movw	r22, r28
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	90 e0       	ldi	r25, 0x00	; 0
     9d4:	20 ea       	ldi	r18, 0xA0	; 160
     9d6:	36 e8       	ldi	r19, 0x86	; 134
     9d8:	41 e0       	ldi	r20, 0x01	; 1
     9da:	50 e0       	ldi	r21, 0x00	; 0
     9dc:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
     9e0:	28 e9       	ldi	r18, 0x98	; 152
     9e2:	37 eb       	ldi	r19, 0xB7	; 183
     9e4:	40 e0       	ldi	r20, 0x00	; 0
     9e6:	50 e0       	ldi	r21, 0x00	; 0
     9e8:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
     9ec:	40 e0       	ldi	r20, 0x00	; 0
     9ee:	50 e0       	ldi	r21, 0x00	; 0
     9f0:	ca 01       	movw	r24, r20
     9f2:	b9 01       	movw	r22, r18
     9f4:	47 ef       	ldi	r20, 0xF7	; 247
     9f6:	21 e4       	ldi	r18, 0x41	; 65
     9f8:	02 e0       	ldi	r16, 0x02	; 2
     9fa:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
                    /* RR680MI has units of 0.1 Ohm, u_res has units of mV, ir_micro has units of uA */
                    ir_micro = (unsigned long)(u_res * 10000UL) / RR680MI;
                    DisplayValue(ir_micro,-6,'A',2);	// output two digits of current in uA units
                }
#endif
    ADC_DDR = TXD_MSK;			// switch off
     9fe:	17 b8       	out	0x07, r1	; 7
    ADC_PORT = TXD_VAL;			// switch off
     a00:	18 b8       	out	0x08, r1	; 8
    R_DDR = 0;				// switch off current
     a02:	14 b8       	out	0x04, r1	; 4

    return;
}
     a04:	df 91       	pop	r29
     a06:	cf 91       	pop	r28
     a08:	0f 91       	pop	r16
     a0a:	08 95       	ret

00000a0c <mark_as_uncalibrated>:
void mark_as_uncalibrated( void) {
 uint8_t ii;
 if (!UnCalibrated) {
     a0c:	80 91 54 02 	lds	r24, 0x0254
     a10:	88 23       	and	r24, r24
     a12:	69 f4       	brne	.+26     	; 0xa2e <mark_as_uncalibrated+0x22>
    // equipment has changed, zero capacity value is too high or zero resistance is too high
    ii = eeprom_read_byte((uint8_t *)&c_zero_tab[0]);	// read first zero offset
     a14:	8c e9       	ldi	r24, 0x9C	; 156
     a16:	92 e0       	ldi	r25, 0x02	; 2
     a18:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    ii++;
    // make the unused c_zero_tab[3] different to c_zero_tab[0] to mark uncalibrated 
    eeprom_write_byte((uint8_t *)&c_zero_tab[3], ii);	// mark uncalibrated permanent
     a1c:	68 2f       	mov	r22, r24
     a1e:	6f 5f       	subi	r22, 0xFF	; 255
     a20:	8f e9       	ldi	r24, 0x9F	; 159
     a22:	92 e0       	ldi	r25, 0x02	; 2
     a24:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
    UnCalibrated = 1;
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	80 93 54 02 	sts	0x0254, r24
     a2e:	08 95       	ret

00000a30 <ShortedProbes>:
 *  - 0 if not shorted
 *  - 1 if shorted
 */

uint8_t ShortedProbes(uint8_t Probe1, uint8_t Probe2)
{
     a30:	1f 93       	push	r17
     a32:	cf 93       	push	r28
     a34:	df 93       	push	r29
     a36:	16 2f       	mov	r17, r22
   *  Set up a voltage divider between the two probes:
   *  - Probe1: Rl pull-up
   *  - Probe2: Rl pull-down
   */

  ADC_DDR =  TXD_MSK;		// all-Pins to Input
     a38:	17 b8       	out	0x07, r1	; 7
  ADC_PORT = TXD_VAL;		// all ADC-Ports to GND
     a3a:	18 b8       	out	0x08, r1	; 8
  R_PORT = pgm_read_byte(&PinRLtab[Probe1]);
     a3c:	e8 2f       	mov	r30, r24
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	e7 51       	subi	r30, 0x17	; 23
     a42:	fe 4f       	sbci	r31, 0xFE	; 254
     a44:	94 91       	lpm	r25, Z+
     a46:	95 b9       	out	0x05, r25	; 5
  R_DDR = pgm_read_byte(&PinRLtab[Probe1]) | pgm_read_byte(&PinRLtab[Probe2]);
     a48:	e6 2f       	mov	r30, r22
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	e7 51       	subi	r30, 0x17	; 23
     a4e:	fe 4f       	sbci	r31, 0xFE	; 254
     a50:	e4 91       	lpm	r30, Z+
     a52:	e9 2b       	or	r30, r25
     a54:	e4 b9       	out	0x04, r30	; 4

  /* read voltages */
  U1 = ReadADC(Probe1);
     a56:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
     a5a:	ec 01       	movw	r28, r24
  U2 = ReadADC(Probe2);
     a5c:	81 2f       	mov	r24, r17
     a5e:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
   *  We expect both probe voltages to be about the same and
   *  to be half of Vcc (allowed difference +/- 20mV).
   */
  #define MAX_UH_DIFF 30

  URH = ADCconfig.U_AVCC / 2;
     a62:	20 91 43 02 	lds	r18, 0x0243
     a66:	30 91 44 02 	lds	r19, 0x0244
     a6a:	36 95       	lsr	r19
     a6c:	27 95       	ror	r18
  URH -= ((long)U_VCC * (long)(PIN_RP-PIN_RM)) / (4*(unsigned long)(R_L_VAL+PIN_RM));			// differenz of Pin resistance high (22) and low (20)
  if ((U1 > (URH - MAX_UH_DIFF)) && (U1 < (URH + MAX_UH_DIFF)))
     a6e:	b9 01       	movw	r22, r18
     a70:	61 52       	subi	r22, 0x21	; 33
     a72:	70 40       	sbci	r23, 0x00	; 0
     a74:	6c 17       	cp	r22, r28
     a76:	7d 07       	cpc	r23, r29
     a78:	78 f4       	brcc	.+30     	; 0xa98 <ShortedProbes+0x68>
     a7a:	a9 01       	movw	r20, r18
     a7c:	45 5e       	subi	r20, 0xE5	; 229
     a7e:	5f 4f       	sbci	r21, 0xFF	; 255
     a80:	c4 17       	cp	r28, r20
     a82:	d5 07       	cpc	r29, r21
     a84:	48 f4       	brcc	.+18     	; 0xa98 <ShortedProbes+0x68>
  {
    if ((U2 > (URH - MAX_UH_DIFF)) && (U2 < (URH + MAX_UH_DIFF)))
     a86:	68 17       	cp	r22, r24
     a88:	79 07       	cpc	r23, r25
     a8a:	30 f4       	brcc	.+12     	; 0xa98 <ShortedProbes+0x68>
     a8c:	20 e0       	ldi	r18, 0x00	; 0
     a8e:	84 17       	cp	r24, r20
     a90:	95 07       	cpc	r25, r21
     a92:	18 f4       	brcc	.+6      	; 0xa9a <ShortedProbes+0x6a>
     a94:	21 e0       	ldi	r18, 0x01	; 1
     a96:	01 c0       	rjmp	.+2      	; 0xa9a <ShortedProbes+0x6a>
     a98:	20 e0       	ldi	r18, 0x00	; 0
      Flag1 = 1;
    }
  }

  /* reset port */
  R_DDR = 0;
     a9a:	14 b8       	out	0x04, r1	; 4

  return Flag1;
}
     a9c:	82 2f       	mov	r24, r18
     a9e:	df 91       	pop	r29
     aa0:	cf 91       	pop	r28
     aa2:	1f 91       	pop	r17
     aa4:	08 95       	ret

00000aa6 <AllProbesShorted>:
 *  - 0 if no probes are short-circuited
 *  - number of probe pairs short-circuited (3 = all)
 */

uint8_t AllProbesShorted(void)
{
     aa6:	0f 93       	push	r16
     aa8:	1f 93       	push	r17
  uint8_t           Flag2;      /* return value */

  /* check all possible combinations */
  Flag2 = ShortedProbes(TP1, TP2);
     aaa:	80 e0       	ldi	r24, 0x00	; 0
     aac:	61 e0       	ldi	r22, 0x01	; 1
     aae:	0e 94 18 05 	call	0xa30	; 0xa30 <ShortedProbes>
     ab2:	08 2f       	mov	r16, r24
  Flag2 += ShortedProbes(TP1, TP3);
     ab4:	80 e0       	ldi	r24, 0x00	; 0
     ab6:	62 e0       	ldi	r22, 0x02	; 2
     ab8:	0e 94 18 05 	call	0xa30	; 0xa30 <ShortedProbes>
     abc:	18 2f       	mov	r17, r24
  Flag2 += ShortedProbes(TP2, TP3);
     abe:	81 e0       	ldi	r24, 0x01	; 1
     ac0:	62 e0       	ldi	r22, 0x02	; 2
     ac2:	0e 94 18 05 	call	0xa30	; 0xa30 <ShortedProbes>
{
  uint8_t           Flag2;      /* return value */

  /* check all possible combinations */
  Flag2 = ShortedProbes(TP1, TP2);
  Flag2 += ShortedProbes(TP1, TP3);
     ac6:	10 0f       	add	r17, r16
  Flag2 += ShortedProbes(TP2, TP3);

  return Flag2;
}
     ac8:	81 0f       	add	r24, r17
     aca:	1f 91       	pop	r17
     acc:	0f 91       	pop	r16
     ace:	08 95       	ret

00000ad0 <AutoCheck>:
// Selftest of the device and calibration 
#ifdef WITH_SELFTEST
void AutoCheck(uint8_t test_mode) {
     ad0:	ae e0       	ldi	r26, 0x0E	; 14
     ad2:	b0 e0       	ldi	r27, 0x00	; 0
     ad4:	ee e6       	ldi	r30, 0x6E	; 110
     ad6:	f5 e0       	ldi	r31, 0x05	; 5
     ad8:	0c 94 7f 32 	jmp	0x64fe	; 0x64fe <__prologue_saves__>
  #ifdef AUTOSCALE_ADC
  int8_t udiff;		// difference between ADC Voltage with VCC or Bandgap reference
  int8_t udiff2;
  #endif
 #endif
  PartFound = PART_NONE;		// no part found before
     adc:	10 92 18 02 	sts	0x0218, r1
  if ((test_mode & 0xf0) == 0) {
     ae0:	88 2e       	mov	r8, r24
     ae2:	99 24       	eor	r9, r9
     ae4:	80 7f       	andi	r24, 0xF0	; 240
     ae6:	b9 f4       	brne	.+46     	; 0xb16 <AutoCheck+0x46>
     // probed should be shorted already to begin selftest
     if (AllProbesShorted() != 3) return;
     ae8:	0e 94 53 05 	call	0xaa6	; 0xaa6 <AllProbesShorted>
     aec:	83 30       	cpi	r24, 0x03	; 3
     aee:	09 f0       	breq	.+2      	; 0xaf2 <AutoCheck+0x22>
     af0:	1e c4       	rjmp	.+2108   	; 0x132e <AutoCheck+0x85e>
     lcd_clear();
     af2:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
     lcd_MEM_string(SELFTEST);		// "Selftest mode.."
     af6:	8c eb       	ldi	r24, 0xBC	; 188
     af8:	90 e0       	ldi	r25, 0x00	; 0
     afa:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
     lcd_line2();
     afe:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
     lcd_data('?');			// wait for key pressed for confirmation
     b02:	8f e3       	ldi	r24, 0x3F	; 63
     b04:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     if (wait_for_key_ms(2000) > 10) goto begin_selftest;	// key is pressed again
     b08:	80 ed       	ldi	r24, 0xD0	; 208
     b0a:	97 e0       	ldi	r25, 0x07	; 7
     b0c:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
     b10:	8b 30       	cpi	r24, 0x0B	; 11
     b12:	00 f5       	brcc	.+64     	; 0xb54 <AutoCheck+0x84>
     b14:	18 c0       	rjmp	.+48     	; 0xb46 <AutoCheck+0x76>
     b16:	00 e0       	ldi	r16, 0x00	; 0
     b18:	10 e0       	ldi	r17, 0x00	; 0
 #ifdef WITH_MENU
  } else {
     // report to user, that probes should be shorted
     ww = 0;
     for (tt=0;tt<150;tt++) {	/* wait about 30 seconds for shorted probes */
        lcd_clear();
     b1a:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
        lcd_MEM2_string(SHORT_PROBES_str);	// message "Short probes!" to LCD
     b1e:	87 e5       	ldi	r24, 0x57	; 87
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        if (AllProbesShorted() == 3) {
     b26:	0e 94 53 05 	call	0xaa6	; 0xaa6 <AllProbesShorted>
     b2a:	83 30       	cpi	r24, 0x03	; 3
     b2c:	11 f0       	breq	.+4      	; 0xb32 <AutoCheck+0x62>
     b2e:	10 e0       	ldi	r17, 0x00	; 0
     b30:	03 c0       	rjmp	.+6      	; 0xb38 <AutoCheck+0x68>
           ww++;	// all probes now shorted
     b32:	1f 5f       	subi	r17, 0xFF	; 255
        } else {
           ww = 0;	// connection not stable, retry
        }
        if (ww > 3) break;	// connection seems to be stable
     b34:	14 30       	cpi	r17, 0x04	; 4
     b36:	70 f4       	brcc	.+28     	; 0xb54 <AutoCheck+0x84>
        wait_about200ms();			// wait 200ms and try again
     b38:	88 e2       	ldi	r24, 0x28	; 40
     b3a:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
     if (wait_for_key_ms(2000) > 10) goto begin_selftest;	// key is pressed again
 #ifdef WITH_MENU
  } else {
     // report to user, that probes should be shorted
     ww = 0;
     for (tt=0;tt<150;tt++) {	/* wait about 30 seconds for shorted probes */
     b3e:	0f 5f       	subi	r16, 0xFF	; 255
     b40:	06 39       	cpi	r16, 0x96	; 150
     b42:	59 f7       	brne	.-42     	; 0xb1a <AutoCheck+0x4a>
     b44:	7a c0       	rjmp	.+244    	; 0xc3a <AutoCheck+0x16a>
     if (tt < 150) goto begin_selftest;		// is shorted before time limit
     goto no_zero_resistance;			// skip measuring of the zero resistance
 #endif
  }
  // no key pressed for 2s
  lcd_clear();
     b46:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
  lcd_MEM2_string(VERSION_str);	//"Version ..."
     b4a:	88 ed       	ldi	r24, 0xD8	; 216
     b4c:	91 e0       	ldi	r25, 0x01	; 1
     b4e:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
     b52:	ed c3       	rjmp	.+2010   	; 0x132e <AutoCheck+0x85e>
  return;

begin_selftest:
  lcd_line2();
     b54:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_MEM2_string(R0_str);		// "R0="
     b58:	8e e1       	ldi	r24, 0x1E	; 30
     b5a:	92 e0       	ldi	r25, 0x02	; 2
     b5c:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  eeprom_write_byte((uint8_t *)(&EE_ESR_ZEROtab[2]), (uint8_t)0);	// clear zero offset
     b60:	85 ea       	ldi	r24, 0xA5	; 165
     b62:	92 e0       	ldi	r25, 0x02	; 2
     b64:	60 e0       	ldi	r22, 0x00	; 0
     b66:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
  eeprom_write_byte((uint8_t *)(&EE_ESR_ZEROtab[3]), (uint8_t)0);	// clear zero offset
     b6a:	86 ea       	ldi	r24, 0xA6	; 166
     b6c:	92 e0       	ldi	r25, 0x02	; 2
     b6e:	60 e0       	ldi	r22, 0x00	; 0
     b70:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
  eeprom_write_byte((uint8_t *)(&EE_ESR_ZEROtab[1]), (uint8_t)0);	// clear zero offset
     b74:	84 ea       	ldi	r24, 0xA4	; 164
     b76:	92 e0       	ldi	r25, 0x02	; 2
     b78:	60 e0       	ldi	r22, 0x00	; 0
     b7a:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>

  adcmv[0] = GetESR(TP3, TP1);
     b7e:	82 e0       	ldi	r24, 0x02	; 2
     b80:	60 e0       	ldi	r22, 0x00	; 0
     b82:	0e 94 e0 1e 	call	0x3dc0	; 0x3dc0 <GetESR>
     b86:	9a 83       	std	Y+2, r25	; 0x02
     b88:	89 83       	std	Y+1, r24	; 0x01
  adcmv[1] = GetESR(TP3, TP2);
     b8a:	82 e0       	ldi	r24, 0x02	; 2
     b8c:	61 e0       	ldi	r22, 0x01	; 1
     b8e:	0e 94 e0 1e 	call	0x3dc0	; 0x3dc0 <GetESR>
     b92:	9c 83       	std	Y+4, r25	; 0x04
     b94:	8b 83       	std	Y+3, r24	; 0x03
  adcmv[2] = GetESR(TP2, TP1);
     b96:	81 e0       	ldi	r24, 0x01	; 1
     b98:	60 e0       	ldi	r22, 0x00	; 0
     b9a:	0e 94 e0 1e 	call	0x3dc0	; 0x3dc0 <GetESR>
     b9e:	6c 01       	movw	r12, r24
     ba0:	9e 83       	std	Y+6, r25	; 0x06
     ba2:	8d 83       	std	Y+5, r24	; 0x05
  DisplayValue(adcmv[0],-2,' ',3);
     ba4:	a9 80       	ldd	r10, Y+1	; 0x01
     ba6:	ba 80       	ldd	r11, Y+2	; 0x02
     ba8:	b5 01       	movw	r22, r10
     baa:	88 27       	eor	r24, r24
     bac:	77 fd       	sbrc	r23, 7
     bae:	80 95       	com	r24
     bb0:	98 2f       	mov	r25, r24
     bb2:	4e ef       	ldi	r20, 0xFE	; 254
     bb4:	20 e2       	ldi	r18, 0x20	; 32
     bb6:	03 e0       	ldi	r16, 0x03	; 3
     bb8:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(adcmv[1],-2,' ',3);
     bbc:	6b 81       	ldd	r22, Y+3	; 0x03
     bbe:	7c 81       	ldd	r23, Y+4	; 0x04
     bc0:	88 27       	eor	r24, r24
     bc2:	77 fd       	sbrc	r23, 7
     bc4:	80 95       	com	r24
     bc6:	98 2f       	mov	r25, r24
     bc8:	4e ef       	ldi	r20, 0xFE	; 254
     bca:	20 e2       	ldi	r18, 0x20	; 32
     bcc:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(adcmv[2],-2,LCD_CHAR_OMEGA,3);
     bd0:	ee 24       	eor	r14, r14
     bd2:	d7 fc       	sbrc	r13, 7
     bd4:	e0 94       	com	r14
     bd6:	fe 2c       	mov	r15, r14
     bd8:	c7 01       	movw	r24, r14
     bda:	b6 01       	movw	r22, r12
     bdc:	4e ef       	ldi	r20, 0xFE	; 254
     bde:	24 ef       	ldi	r18, 0xF4	; 244
     be0:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  if (adcmv[0] >= 90) {
     be4:	2a e5       	ldi	r18, 0x5A	; 90
     be6:	a2 16       	cp	r10, r18
     be8:	b1 04       	cpc	r11, r1
     bea:	24 f0       	brlt	.+8      	; 0xbf4 <AutoCheck+0x124>
     adcmv[0] = ESR_ZERO;	// set back to default value
     bec:	84 e1       	ldi	r24, 0x14	; 20
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	9a 83       	std	Y+2, r25	; 0x02
     bf2:	89 83       	std	Y+1, r24	; 0x01
  }
  eeprom_write_byte((uint8_t *)(&EE_ESR_ZEROtab[2]), (uint8_t)adcmv[0]);	// fix zero offset
     bf4:	85 ea       	ldi	r24, 0xA5	; 165
     bf6:	92 e0       	ldi	r25, 0x02	; 2
     bf8:	69 81       	ldd	r22, Y+1	; 0x01
     bfa:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
  if (adcmv[1] >= 90) {
     bfe:	8b 81       	ldd	r24, Y+3	; 0x03
     c00:	9c 81       	ldd	r25, Y+4	; 0x04
     c02:	8a 35       	cpi	r24, 0x5A	; 90
     c04:	91 05       	cpc	r25, r1
     c06:	24 f0       	brlt	.+8      	; 0xc10 <AutoCheck+0x140>
     adcmv[1] = ESR_ZERO;	// set back to default value
     c08:	84 e1       	ldi	r24, 0x14	; 20
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	9c 83       	std	Y+4, r25	; 0x04
     c0e:	8b 83       	std	Y+3, r24	; 0x03
  }
  eeprom_write_byte((uint8_t *)(&EE_ESR_ZEROtab[3]), (uint8_t)adcmv[1]);	// fix zero offset
     c10:	86 ea       	ldi	r24, 0xA6	; 166
     c12:	92 e0       	ldi	r25, 0x02	; 2
     c14:	6b 81       	ldd	r22, Y+3	; 0x03
     c16:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
  if (adcmv[2] >= 90) {
     c1a:	8d 81       	ldd	r24, Y+5	; 0x05
     c1c:	9e 81       	ldd	r25, Y+6	; 0x06
     c1e:	8a 35       	cpi	r24, 0x5A	; 90
     c20:	91 05       	cpc	r25, r1
     c22:	24 f0       	brlt	.+8      	; 0xc2c <AutoCheck+0x15c>
     adcmv[2] = ESR_ZERO;	// set back to default value
     c24:	84 e1       	ldi	r24, 0x14	; 20
     c26:	90 e0       	ldi	r25, 0x00	; 0
     c28:	9e 83       	std	Y+6, r25	; 0x06
     c2a:	8d 83       	std	Y+5, r24	; 0x05
  }
  eeprom_write_byte((uint8_t *)(&EE_ESR_ZEROtab[1]), (uint8_t)adcmv[2]);	// fix zero offset
     c2c:	84 ea       	ldi	r24, 0xA4	; 164
     c2e:	92 e0       	ldi	r25, 0x02	; 2
     c30:	6d 81       	ldd	r22, Y+5	; 0x05
     c32:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
  wait_for_key_5s_line2();		// wait up to 5 seconds and clear line 2
     c36:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>

no_zero_resistance:
 #ifdef EXTENDED_TESTS
  #define TEST_COUNT 8
  if((test_mode & 0x0f) == 1) {  /* full test requested */
     c3a:	4f e0       	ldi	r20, 0x0F	; 15
     c3c:	44 2e       	mov	r4, r20
     c3e:	51 2c       	mov	r5, r1
     c40:	48 20       	and	r4, r8
     c42:	59 20       	and	r5, r9
     c44:	81 e0       	ldi	r24, 0x01	; 1
     c46:	48 16       	cp	r4, r24
     c48:	51 04       	cpc	r5, r1
     c4a:	09 f0       	breq	.+2      	; 0xc4e <AutoCheck+0x17e>
     c4c:	70 c1       	rjmp	.+736    	; 0xf2e <AutoCheck+0x45e>
     c4e:	31 e0       	ldi	r19, 0x01	; 1
     c50:	a3 2e       	mov	r10, r19
     c52:	b1 2c       	mov	r11, r1
              adcmv[2] = W20msReadADC(TP3) - ADCconfig.U_AVCC;
              lcd_MEM_string(RH1H);	// "RH_Hi="
           }
           if (tt == 7) { // is the voltage of all R_H / R_L dividers correct?
              u680 = ((long)ADCconfig.U_AVCC * (PIN_RM + R_L_VAL) / (PIN_RM + R_L_VAL + (unsigned long)R_H_VAL*100));
              R_PORT = 1<<PIN_RH1;		//RH1 to VCC
     c54:	22 e0       	ldi	r18, 0x02	; 2
     c56:	82 2e       	mov	r8, r18
              R_DDR = (1<<PIN_RH1) | (1<<PIN_RL1);	//RH1 to +, RL1 to -
              adcmv[0] = W20msReadADC(TP1);
              adcmv[0] -= u680;
              R_PORT = 1<<PIN_RH2;		//RH2 to VCC
     c58:	98 e0       	ldi	r25, 0x08	; 8
     c5a:	99 2e       	mov	r9, r25
              R_DDR = (1<<PIN_RH2) | (1<<PIN_RL2);	//RH2 to +, RL2 to -
              adcmv[1] = W20msReadADC(TP2);
              adcmv[1] -= u680;
              R_PORT = 1<<PIN_RH3;		//RH3 to VCC
     c5c:	80 e2       	ldi	r24, 0x20	; 32
     c5e:	78 2e       	mov	r7, r24
     c60:	5d c1       	rjmp	.+698    	; 0xf1c <AutoCheck+0x44c>
  #define TEST_COUNT 8
  if((test_mode & 0x0f) == 1) {  /* full test requested */
 
     for(tt=1;tt<TEST_COUNT;tt++) {		// loop for all Tests
        for(ww=0;ww<MAX_REP;ww++) {	// repeat the test MAX_REP times
           lcd_line2();			//Cursor to column 1, row 2
     c62:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
           lcd_clear_line();		// clear total line
     c66:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
           lcd_line1();			//Cursor to column 1, row 1
     c6a:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
           lcd_clear_line();		// clear total line
     c6e:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
           lcd_line1();			//Cursor to column 1, row 1
     c72:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
           lcd_data('T');			//output the Testmode "T"
     c76:	84 e5       	ldi	r24, 0x54	; 84
     c78:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
           u2lcd(tt);		//lcd_string(utoa(tt, outval, 10));	//output Test number
     c7c:	c5 01       	movw	r24, r10
     c7e:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <u2lcd>
           lcd_space();
     c82:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
                                        //############################################
           if (tt == 1) {   // output of reference voltage and factors for capacity measurement
     c86:	91 e0       	ldi	r25, 0x01	; 1
     c88:	d9 16       	cp	r13, r25
     c8a:	01 f5       	brne	.+64     	; 0xccc <AutoCheck+0x1fc>
              Calibrate_UR();		// get Reference voltage, Pin resistance
     c8c:	0e 94 9c 1b 	call	0x3738	; 0x3738 <Calibrate_UR>
              lcd_MEM2_string(URefT);	//"URef="
     c90:	8a ee       	ldi	r24, 0xEA	; 234
     c92:	91 e0       	ldi	r25, 0x01	; 1
     c94:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
              DisplayValue(ref_mv,-3,'V',4);
     c98:	60 91 47 02 	lds	r22, 0x0247
     c9c:	70 91 48 02 	lds	r23, 0x0248
     ca0:	80 e0       	ldi	r24, 0x00	; 0
     ca2:	90 e0       	ldi	r25, 0x00	; 0
     ca4:	4d ef       	ldi	r20, 0xFD	; 253
     ca6:	26 e5       	ldi	r18, 0x56	; 86
     ca8:	04 e0       	ldi	r16, 0x04	; 4
     caa:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
              lcd_line2();			//Cursor to column 1, row 2
     cae:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
              lcd_MEM2_string(RHfakt);	//"RHf="
     cb2:	8f ee       	ldi	r24, 0xEF	; 239
     cb4:	91 e0       	ldi	r25, 0x01	; 1
     cb6:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
              u2lcd(RHmultip);	//lcd_string(utoa(RHmultip, outval, 10));
     cba:	80 91 82 02 	lds	r24, 0x0282
     cbe:	90 91 83 02 	lds	r25, 0x0283
     cc2:	0e 94 d9 01 	call	0x3b2	; 0x3b2 <u2lcd>
              ADCconfig.Samples = R_ANZ_MESS;	// set number of ADC reads near to maximum
     cc6:	20 92 3f 02 	sts	0x023F, r2
     cca:	0c c1       	rjmp	.+536    	; 0xee4 <AutoCheck+0x414>
           }
                                        //############################################
           if (tt == 2) { // how equal are the RL resistors? 
     ccc:	e2 e0       	ldi	r30, 0x02	; 2
     cce:	de 16       	cp	r13, r30
     cd0:	a1 f5       	brne	.+104    	; 0xd3a <AutoCheck+0x26a>
              u680 = ((long)ADCconfig.U_AVCC * (PIN_RM + R_L_VAL) / (PIN_RM + R_L_VAL + R_L_VAL + PIN_RP));
     cd2:	60 91 43 02 	lds	r22, 0x0243
     cd6:	70 91 44 02 	lds	r23, 0x0244
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	28 e5       	ldi	r18, 0x58	; 88
     ce0:	3b e1       	ldi	r19, 0x1B	; 27
     ce2:	40 e0       	ldi	r20, 0x00	; 0
     ce4:	50 e0       	ldi	r21, 0x00	; 0
     ce6:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
     cea:	24 ec       	ldi	r18, 0xC4	; 196
     cec:	36 e3       	ldi	r19, 0x36	; 54
     cee:	40 e0       	ldi	r20, 0x00	; 0
     cf0:	50 e0       	ldi	r21, 0x00	; 0
     cf2:	0e 94 64 32 	call	0x64c8	; 0x64c8 <__divmodsi4>
     cf6:	79 01       	movw	r14, r18
     cf8:	8a 01       	movw	r16, r20
              R_PORT = 1<<PIN_RL1;		//RL1 to VCC
     cfa:	81 e0       	ldi	r24, 0x01	; 1
     cfc:	85 b9       	out	0x05, r24	; 5
              R_DDR = (1<<PIN_RL1) | (1<<PIN_RL2);	//RL2 to -
     cfe:	f5 e0       	ldi	r31, 0x05	; 5
     d00:	f4 b9       	out	0x04, r31	; 4
              adcmv[0] = W20msReadADC(TP1);
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[0] -= u680;
     d08:	8e 19       	sub	r24, r14
     d0a:	9f 09       	sbc	r25, r15
     d0c:	9a 83       	std	Y+2, r25	; 0x02
     d0e:	89 83       	std	Y+1, r24	; 0x01
              R_DDR = (1<<PIN_RL1) | (1<<PIN_RL3);	//RL3 to -
     d10:	21 e1       	ldi	r18, 0x11	; 17
     d12:	24 b9       	out	0x04, r18	; 4
              adcmv[1] = W20msReadADC(TP1);
     d14:	80 e0       	ldi	r24, 0x00	; 0
     d16:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[1] -= u680;
     d1a:	8e 19       	sub	r24, r14
     d1c:	9f 09       	sbc	r25, r15
     d1e:	9c 83       	std	Y+4, r25	; 0x04
     d20:	8b 83       	std	Y+3, r24	; 0x03
              R_PORT = 1<<PIN_RL2;		//RL2 to VCC
     d22:	65 b8       	out	0x05, r6	; 5
              R_DDR = (1<<PIN_RL2) | (1<<PIN_RL3);	//RL3 to -
     d24:	34 b8       	out	0x04, r3	; 4
              adcmv[2] = W20msReadADC(TP2);
     d26:	81 e0       	ldi	r24, 0x01	; 1
     d28:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[2] -= u680;
     d2c:	8e 19       	sub	r24, r14
     d2e:	9f 09       	sbc	r25, r15
     d30:	9e 83       	std	Y+6, r25	; 0x06
     d32:	8d 83       	std	Y+5, r24	; 0x05
              lcd_MEM_string(RLRL);	// "RLRL"
     d34:	8c ef       	ldi	r24, 0xFC	; 252
     d36:	91 e0       	ldi	r25, 0x01	; 1
     d38:	bd c0       	rjmp	.+378    	; 0xeb4 <AutoCheck+0x3e4>
           }
                                        //############################################
           if (tt == 3) { // how equal are the RH resistors
     d3a:	83 e0       	ldi	r24, 0x03	; 3
     d3c:	d8 16       	cp	r13, r24
     d3e:	71 f5       	brne	.+92     	; 0xd9c <AutoCheck+0x2cc>
              R_PORT = 1<<PIN_RH1;		//RH1 to VCC
     d40:	85 b8       	out	0x05, r8	; 5
              R_DDR = (1<<PIN_RH1) | (1<<PIN_RH2);	//RH2 to -
     d42:	9a e0       	ldi	r25, 0x0A	; 10
     d44:	94 b9       	out	0x04, r25	; 4
              adcmv[0] = W20msReadADC(TP1);
     d46:	80 e0       	ldi	r24, 0x00	; 0
     d48:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[3] = ADCconfig.U_AVCC / 2;
     d4c:	20 91 43 02 	lds	r18, 0x0243
     d50:	30 91 44 02 	lds	r19, 0x0244
     d54:	36 95       	lsr	r19
     d56:	27 95       	ror	r18
     d58:	38 87       	std	Y+8, r19	; 0x08
     d5a:	2f 83       	std	Y+7, r18	; 0x07
              adcmv[0] -= adcmv[3];
     d5c:	82 1b       	sub	r24, r18
     d5e:	93 0b       	sbc	r25, r19
     d60:	9a 83       	std	Y+2, r25	; 0x02
     d62:	89 83       	std	Y+1, r24	; 0x01
              R_DDR = (1<<PIN_RH1) | (1<<PIN_RH3);	//RH3 to -
     d64:	e2 e2       	ldi	r30, 0x22	; 34
     d66:	e4 b9       	out	0x04, r30	; 4
              adcmv[1] = W20msReadADC(TP1);
     d68:	80 e0       	ldi	r24, 0x00	; 0
     d6a:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     d6e:	9c 01       	movw	r18, r24
              adcmv[1] -= adcmv[3];
     d70:	8f 81       	ldd	r24, Y+7	; 0x07
     d72:	98 85       	ldd	r25, Y+8	; 0x08
     d74:	28 1b       	sub	r18, r24
     d76:	39 0b       	sbc	r19, r25
     d78:	3c 83       	std	Y+4, r19	; 0x04
     d7a:	2b 83       	std	Y+3, r18	; 0x03
              R_PORT = 1<<PIN_RH2;		//RH2 to VCC
     d7c:	95 b8       	out	0x05, r9	; 5
              R_DDR = (1<<PIN_RH2) | (1<<PIN_RH3);	//RH3 to -
     d7e:	f8 e2       	ldi	r31, 0x28	; 40
     d80:	f4 b9       	out	0x04, r31	; 4
              adcmv[2] = W20msReadADC(TP2);
     d82:	81 e0       	ldi	r24, 0x01	; 1
     d84:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     d88:	9c 01       	movw	r18, r24
              adcmv[2] -= adcmv[3];
     d8a:	8f 81       	ldd	r24, Y+7	; 0x07
     d8c:	98 85       	ldd	r25, Y+8	; 0x08
     d8e:	28 1b       	sub	r18, r24
     d90:	39 0b       	sbc	r19, r25
     d92:	3e 83       	std	Y+6, r19	; 0x06
     d94:	2d 83       	std	Y+5, r18	; 0x05
              lcd_MEM_string(RHRH);	// "RHRH"
     d96:	8a e0       	ldi	r24, 0x0A	; 10
     d98:	92 e0       	ldi	r25, 0x02	; 2
     d9a:	8c c0       	rjmp	.+280    	; 0xeb4 <AutoCheck+0x3e4>
           }
                                        //############################################
           if (tt == 4) { // Text release probes
     d9c:	24 e0       	ldi	r18, 0x04	; 4
     d9e:	d2 16       	cp	r13, r18
     da0:	61 f4       	brne	.+24     	; 0xdba <AutoCheck+0x2ea>
              lcd_MEM_string(RELPROBE);	// "Release Probes"
     da2:	8c ec       	ldi	r24, 0xCC	; 204
     da4:	90 e0       	ldi	r25, 0x00	; 0
     da6:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
              if (AllProbesShorted() != 0) ww = MAX_REP-2;
     daa:	0e 94 53 05 	call	0xaa6	; 0xaa6 <AllProbesShorted>
     dae:	88 23       	and	r24, r24
     db0:	09 f4       	brne	.+2      	; 0xdb4 <AutoCheck+0x2e4>
     db2:	86 c0       	rjmp	.+268    	; 0xec0 <AutoCheck+0x3f0>
     db4:	12 e0       	ldi	r17, 0x02	; 2
     db6:	c1 2e       	mov	r12, r17
     db8:	83 c0       	rjmp	.+262    	; 0xec0 <AutoCheck+0x3f0>
           }
                                        //############################################
           if (tt == 5) { // can we switch the ADC pins to GND across R_H resistor?
     dba:	85 e0       	ldi	r24, 0x05	; 5
     dbc:	d8 16       	cp	r13, r24
     dbe:	b1 f4       	brne	.+44     	; 0xdec <AutoCheck+0x31c>
              R_PORT = 0;
     dc0:	15 b8       	out	0x05, r1	; 5
              R_DDR = 1<<PIN_RH1;		//Pin 1 over R_H to GND
     dc2:	84 b8       	out	0x04, r8	; 4
              adcmv[0] = W20msReadADC(TP1);
     dc4:	80 e0       	ldi	r24, 0x00	; 0
     dc6:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     dca:	9a 83       	std	Y+2, r25	; 0x02
     dcc:	89 83       	std	Y+1, r24	; 0x01

              R_DDR = 1<<PIN_RH2;		//Pin 2 over R_H to GND
     dce:	94 b8       	out	0x04, r9	; 4
              adcmv[1] = W20msReadADC(TP2);
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     dd6:	9c 83       	std	Y+4, r25	; 0x04
     dd8:	8b 83       	std	Y+3, r24	; 0x03
   
              R_DDR = 1<<PIN_RH3;		//Pin 3 over R_H to GND
     dda:	74 b8       	out	0x04, r7	; 4
              adcmv[2] = W20msReadADC(TP3);
     ddc:	82 e0       	ldi	r24, 0x02	; 2
     dde:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     de2:	9e 83       	std	Y+6, r25	; 0x06
     de4:	8d 83       	std	Y+5, r24	; 0x05
              lcd_MEM_string(RH1L);	// "RH_Lo="
     de6:	84 ef       	ldi	r24, 0xF4	; 244
     de8:	91 e0       	ldi	r25, 0x01	; 1
     dea:	64 c0       	rjmp	.+200    	; 0xeb4 <AutoCheck+0x3e4>
           }
                                        //############################################
           if (tt == 6) { // can we switch the ADC pins to VCC across the R_H resistor?
     dec:	96 e0       	ldi	r25, 0x06	; 6
     dee:	d9 16       	cp	r13, r25
     df0:	51 f5       	brne	.+84     	; 0xe46 <AutoCheck+0x376>
              R_DDR = 1<<PIN_RH1;		//Pin 1 over R_H to VCC
     df2:	84 b8       	out	0x04, r8	; 4
              R_PORT = 1<<PIN_RH1;
     df4:	85 b8       	out	0x05, r8	; 5
              adcmv[0] = W20msReadADC(TP1) - ADCconfig.U_AVCC;
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     dfc:	20 91 43 02 	lds	r18, 0x0243
     e00:	30 91 44 02 	lds	r19, 0x0244
     e04:	82 1b       	sub	r24, r18
     e06:	93 0b       	sbc	r25, r19
     e08:	9a 83       	std	Y+2, r25	; 0x02
     e0a:	89 83       	std	Y+1, r24	; 0x01
              R_DDR = 1<<PIN_RH2;		//Pin 2 over R_H to VCC
     e0c:	94 b8       	out	0x04, r9	; 4
              R_PORT = 1<<PIN_RH2;
     e0e:	95 b8       	out	0x05, r9	; 5
              adcmv[1] = W20msReadADC(TP2) - ADCconfig.U_AVCC;
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     e16:	20 91 43 02 	lds	r18, 0x0243
     e1a:	30 91 44 02 	lds	r19, 0x0244
     e1e:	82 1b       	sub	r24, r18
     e20:	93 0b       	sbc	r25, r19
     e22:	9c 83       	std	Y+4, r25	; 0x04
     e24:	8b 83       	std	Y+3, r24	; 0x03
              R_DDR = 1<<PIN_RH3;		//Pin 3 over R_H to VCC
     e26:	74 b8       	out	0x04, r7	; 4
              R_PORT = 1<<PIN_RH3;
     e28:	75 b8       	out	0x05, r7	; 5
              adcmv[2] = W20msReadADC(TP3) - ADCconfig.U_AVCC;
     e2a:	82 e0       	ldi	r24, 0x02	; 2
     e2c:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
     e30:	20 91 43 02 	lds	r18, 0x0243
     e34:	30 91 44 02 	lds	r19, 0x0244
     e38:	82 1b       	sub	r24, r18
     e3a:	93 0b       	sbc	r25, r19
     e3c:	9e 83       	std	Y+6, r25	; 0x06
     e3e:	8d 83       	std	Y+5, r24	; 0x05
              lcd_MEM_string(RH1H);	// "RH_Hi="
     e40:	88 ef       	ldi	r24, 0xF8	; 248
     e42:	91 e0       	ldi	r25, 0x01	; 1
     e44:	37 c0       	rjmp	.+110    	; 0xeb4 <AutoCheck+0x3e4>
           }
           if (tt == 7) { // is the voltage of all R_H / R_L dividers correct?
     e46:	e7 e0       	ldi	r30, 0x07	; 7
     e48:	de 16       	cp	r13, r30
     e4a:	b9 f5       	brne	.+110    	; 0xeba <AutoCheck+0x3ea>
              u680 = ((long)ADCconfig.U_AVCC * (PIN_RM + R_L_VAL) / (PIN_RM + R_L_VAL + (unsigned long)R_H_VAL*100));
     e4c:	60 91 43 02 	lds	r22, 0x0243
     e50:	70 91 44 02 	lds	r23, 0x0244
     e54:	80 e0       	ldi	r24, 0x00	; 0
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	28 e5       	ldi	r18, 0x58	; 88
     e5a:	3b e1       	ldi	r19, 0x1B	; 27
     e5c:	40 e0       	ldi	r20, 0x00	; 0
     e5e:	50 e0       	ldi	r21, 0x00	; 0
     e60:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
     e64:	28 eb       	ldi	r18, 0xB8	; 184
     e66:	32 ed       	ldi	r19, 0xD2	; 210
     e68:	47 e4       	ldi	r20, 0x47	; 71
     e6a:	50 e0       	ldi	r21, 0x00	; 0
     e6c:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
     e70:	79 01       	movw	r14, r18
     e72:	8a 01       	movw	r16, r20
              R_PORT = 1<<PIN_RH1;		//RH1 to VCC
     e74:	85 b8       	out	0x05, r8	; 5
              R_DDR = (1<<PIN_RH1) | (1<<PIN_RL1);	//RH1 to +, RL1 to -
     e76:	f3 e0       	ldi	r31, 0x03	; 3
     e78:	f4 b9       	out	0x04, r31	; 4
              adcmv[0] = W20msReadADC(TP1);
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[0] -= u680;
     e80:	8e 19       	sub	r24, r14
     e82:	9f 09       	sbc	r25, r15
     e84:	9a 83       	std	Y+2, r25	; 0x02
     e86:	89 83       	std	Y+1, r24	; 0x01
              R_PORT = 1<<PIN_RH2;		//RH2 to VCC
     e88:	95 b8       	out	0x05, r9	; 5
              R_DDR = (1<<PIN_RH2) | (1<<PIN_RL2);	//RH2 to +, RL2 to -
     e8a:	2c e0       	ldi	r18, 0x0C	; 12
     e8c:	24 b9       	out	0x04, r18	; 4
              adcmv[1] = W20msReadADC(TP2);
     e8e:	81 e0       	ldi	r24, 0x01	; 1
     e90:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[1] -= u680;
     e94:	8e 19       	sub	r24, r14
     e96:	9f 09       	sbc	r25, r15
     e98:	9c 83       	std	Y+4, r25	; 0x04
     e9a:	8b 83       	std	Y+3, r24	; 0x03
              R_PORT = 1<<PIN_RH3;		//RH3 to VCC
     e9c:	75 b8       	out	0x05, r7	; 5
              R_DDR = (1<<PIN_RH3) | (1<<PIN_RL3);	//RH3 to +, RL3 to -
     e9e:	80 e3       	ldi	r24, 0x30	; 48
     ea0:	84 b9       	out	0x04, r24	; 4
              adcmv[2] = W20msReadADC(TP3);
     ea2:	82 e0       	ldi	r24, 0x02	; 2
     ea4:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
              adcmv[2] -= u680;
     ea8:	8e 19       	sub	r24, r14
     eaa:	9f 09       	sbc	r25, r15
     eac:	9e 83       	std	Y+6, r25	; 0x06
     eae:	8d 83       	std	Y+5, r24	; 0x05
              lcd_MEM_string(RHRL);	// "RH/RL"
     eb0:	88 e1       	ldi	r24, 0x18	; 24
     eb2:	92 e0       	ldi	r25, 0x02	; 2
     eb4:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
     eb8:	03 c0       	rjmp	.+6      	; 0xec0 <AutoCheck+0x3f0>
           }
                                        //############################################
           if (tt > 1) {	// output 3 voltages 
     eba:	91 e0       	ldi	r25, 0x01	; 1
     ebc:	d9 16       	cp	r13, r25
     ebe:	91 f0       	breq	.+36     	; 0xee4 <AutoCheck+0x414>
              lcd_line2();			//Cursor to column 1, row 2
     ec0:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
              i2lcd(adcmv[0]);		// lcd_string(itoa(adcmv[0], outval, 10));	//output voltage 1
     ec4:	89 81       	ldd	r24, Y+1	; 0x01
     ec6:	9a 81       	ldd	r25, Y+2	; 0x02
     ec8:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
              lcd_space();
     ecc:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
              i2lcd(adcmv[1]);		// lcd_string(itoa(adcmv[1], outval, 10));	//output voltage 2
     ed0:	8b 81       	ldd	r24, Y+3	; 0x03
     ed2:	9c 81       	ldd	r25, Y+4	; 0x04
     ed4:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
              lcd_space();
     ed8:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
              i2lcd(adcmv[2]);		// lcd_string(itoa(adcmv[2], outval, 10));	//output voltage 3
     edc:	8d 81       	ldd	r24, Y+5	; 0x05
     ede:	9e 81       	ldd	r25, Y+6	; 0x06
     ee0:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
           }
           ADC_DDR =  TXD_MSK;		// all-Pins to Input
     ee4:	17 b8       	out	0x07, r1	; 7
           ADC_PORT = TXD_VAL;		// all ADC-Ports to GND
     ee6:	18 b8       	out	0x08, r1	; 8
           R_DDR = 0;			// all R-Ports to Input
     ee8:	14 b8       	out	0x04, r1	; 4
           R_PORT = 0;
     eea:	15 b8       	out	0x05, r1	; 5
           taste = wait_for_key_ms(1000);	// wait up to 1 second or key is pressed
     eec:	88 ee       	ldi	r24, 0xE8	; 232
     eee:	93 e0       	ldi	r25, 0x03	; 3
     ef0:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
           if ((tt != 4) && (taste > 10)) {
     ef4:	e4 e0       	ldi	r30, 0x04	; 4
     ef6:	de 16       	cp	r13, r30
     ef8:	11 f0       	breq	.+4      	; 0xefe <AutoCheck+0x42e>
     efa:	8b 30       	cpi	r24, 0x0B	; 11
     efc:	28 f4       	brcc	.+10     	; 0xf08 <AutoCheck+0x438>
 #ifdef EXTENDED_TESTS
  #define TEST_COUNT 8
  if((test_mode & 0x0f) == 1) {  /* full test requested */
 
     for(tt=1;tt<TEST_COUNT;tt++) {		// loop for all Tests
        for(ww=0;ww<MAX_REP;ww++) {	// repeat the test MAX_REP times
     efe:	c3 94       	inc	r12
     f00:	f3 e0       	ldi	r31, 0x03	; 3
     f02:	fc 15       	cp	r31, r12
     f04:	08 f0       	brcs	.+2      	; 0xf08 <AutoCheck+0x438>
     f06:	ad ce       	rjmp	.-678    	; 0xc62 <AutoCheck+0x192>
           if ((tt != 4) && (taste > 10)) {
              // don't finish repetition  for T4 with pressed key
              break; // if key is pressed, don't repeat
           }
        } //end for ww
        wait_about1s();
     f08:	88 ec       	ldi	r24, 0xC8	; 200
     f0a:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
     f0e:	08 94       	sec
     f10:	a1 1c       	adc	r10, r1
     f12:	b1 1c       	adc	r11, r1
no_zero_resistance:
 #ifdef EXTENDED_TESTS
  #define TEST_COUNT 8
  if((test_mode & 0x0f) == 1) {  /* full test requested */
 
     for(tt=1;tt<TEST_COUNT;tt++) {		// loop for all Tests
     f14:	28 e0       	ldi	r18, 0x08	; 8
     f16:	a2 16       	cp	r10, r18
     f18:	b1 04       	cpc	r11, r1
     f1a:	49 f0       	breq	.+18     	; 0xf2e <AutoCheck+0x45e>
     f1c:	cc 24       	eor	r12, r12
           lcd_line1();			//Cursor to column 1, row 1
           lcd_clear_line();		// clear total line
           lcd_line1();			//Cursor to column 1, row 1
           lcd_data('T');			//output the Testmode "T"
           u2lcd(tt);		//lcd_string(utoa(tt, outval, 10));	//output Test number
           lcd_space();
     f1e:	da 2c       	mov	r13, r10
              adcmv[0] = W20msReadADC(TP1);
              adcmv[0] -= u680;
              R_DDR = (1<<PIN_RL1) | (1<<PIN_RL3);	//RL3 to -
              adcmv[1] = W20msReadADC(TP1);
              adcmv[1] -= u680;
              R_PORT = 1<<PIN_RL2;		//RL2 to VCC
     f20:	b4 e0       	ldi	r27, 0x04	; 4
     f22:	6b 2e       	mov	r6, r27
              R_DDR = (1<<PIN_RL2) | (1<<PIN_RL3);	//RL3 to -
     f24:	a4 e1       	ldi	r26, 0x14	; 20
     f26:	3a 2e       	mov	r3, r26
              lcd_MEM2_string(URefT);	//"URef="
              DisplayValue(ref_mv,-3,'V',4);
              lcd_line2();			//Cursor to column 1, row 2
              lcd_MEM2_string(RHfakt);	//"RHf="
              u2lcd(RHmultip);	//lcd_string(utoa(RHmultip, outval, 10));
              ADCconfig.Samples = R_ANZ_MESS;	// set number of ADC reads near to maximum
     f28:	fe eb       	ldi	r31, 0xBE	; 190
     f2a:	2f 2e       	mov	r2, r31
     f2c:	9a ce       	rjmp	.-716    	; 0xc62 <AutoCheck+0x192>
no_zero_resistance:
 #ifdef EXTENDED_TESTS
  #define TEST_COUNT 8
  if((test_mode & 0x0f) == 1) {  /* full test requested */
 
     for(tt=1;tt<TEST_COUNT;tt++) {		// loop for all Tests
     f2e:	10 e0       	ldi	r17, 0x00	; 0
     }	/* end if((test_mode & 0x0f) == 1) */
 #endif		/* end EXTENDED_TESTS */
  
  for (ww=0;ww<120;ww++) {
     // wait up to 1 minute for releasing the probes
     if (AllProbesShorted() == 0) break;
     f30:	0e 94 53 05 	call	0xaa6	; 0xaa6 <AllProbesShorted>
     f34:	88 23       	and	r24, r24
     f36:	81 f0       	breq	.+32     	; 0xf58 <AutoCheck+0x488>
     lcd_line2();		//Cursor to column 1, row 2
     f38:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
     lcd_clear_line();		// clear total line
     f3c:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
     lcd_line2();		//Cursor to column 1, row 2
     f40:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
     lcd_MEM_string(RELPROBE);	// "Release Probes"
     f44:	8c ec       	ldi	r24, 0xCC	; 204
     f46:	90 e0       	ldi	r25, 0x00	; 0
     f48:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
     wait_about500ms();
     f4c:	84 e6       	ldi	r24, 0x64	; 100
     f4e:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
     wait_for_key_5s_line2();		// wait up to 5 seconds and clear line 2
  #endif	/* PROCESSOR_TYP == 1280 */
     }	/* end if((test_mode & 0x0f) == 1) */
 #endif		/* end EXTENDED_TESTS */
  
  for (ww=0;ww<120;ww++) {
     f52:	1f 5f       	subi	r17, 0xFF	; 255
     f54:	18 37       	cpi	r17, 0x78	; 120
     f56:	61 f7       	brne	.-40     	; 0xf30 <AutoCheck+0x460>
     wait_about500ms();
  }

 

  lcd_clear();
     f58:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
  lcd_MEM_string(RIHI);	// "RiHi="
     f5c:	82 e2       	ldi	r24, 0x22	; 34
     f5e:	92 e0       	ldi	r25, 0x02	; 2
     f60:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  DisplayValue(RRpinPL,-1,LCD_CHAR_OMEGA,3);
     f64:	60 91 45 02 	lds	r22, 0x0245
     f68:	70 91 46 02 	lds	r23, 0x0246
     f6c:	80 e0       	ldi	r24, 0x00	; 0
     f6e:	90 e0       	ldi	r25, 0x00	; 0
     f70:	4f ef       	ldi	r20, 0xFF	; 255
     f72:	24 ef       	ldi	r18, 0xF4	; 244
     f74:	03 e0       	ldi	r16, 0x03	; 3
     f76:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  lcd_line2();
     f7a:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_MEM_string(RILO);	// "RiLo="
     f7e:	89 e2       	ldi	r24, 0x29	; 41
     f80:	92 e0       	ldi	r25, 0x02	; 2
     f82:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  DisplayValue(RRpinMI,-1,LCD_CHAR_OMEGA,3);
     f86:	60 91 55 02 	lds	r22, 0x0255
     f8a:	70 91 56 02 	lds	r23, 0x0256
     f8e:	80 e0       	ldi	r24, 0x00	; 0
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	4f ef       	ldi	r20, 0xFF	; 255
     f94:	24 ef       	ldi	r18, 0xF4	; 244
     f96:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  wait_for_key_5s_line2();		// wait up to 5 seconds and clear line 2
     f9a:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>

  //measure Zero offset for Capacity measurement
  PartFound = PART_NONE;
     f9e:	10 92 18 02 	sts	0x0218, r1
  lcd_clear();
     fa2:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
  lcd_MEM_string(C0_str);			//output "C0 "
     fa6:	80 e3       	ldi	r24, 0x30	; 48
     fa8:	92 e0       	ldi	r25, 0x02	; 2
     faa:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  ReadCapacity(TP3, TP1);
     fae:	82 e0       	ldi	r24, 0x02	; 2
     fb0:	60 e0       	ldi	r22, 0x00	; 0
     fb2:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
  adcmv[5] = (unsigned int) cap.cval_uncorrected.dw;	//save capacity value of empty Pin 1:3
     fb6:	80 91 8c 02 	lds	r24, 0x028C
     fba:	90 91 8d 02 	lds	r25, 0x028D
     fbe:	9c 87       	std	Y+12, r25	; 0x0c
     fc0:	8b 87       	std	Y+11, r24	; 0x0b
  ReadCapacity(TP3, TP2);
     fc2:	82 e0       	ldi	r24, 0x02	; 2
     fc4:	61 e0       	ldi	r22, 0x01	; 1
     fc6:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
  adcmv[6] = (unsigned int) cap.cval_uncorrected.dw;	//save capacity value of empty Pin 2:3
     fca:	80 91 8c 02 	lds	r24, 0x028C
     fce:	90 91 8d 02 	lds	r25, 0x028D
     fd2:	9e 87       	std	Y+14, r25	; 0x0e
     fd4:	8d 87       	std	Y+13, r24	; 0x0d
  ReadCapacity(TP2, TP1);
     fd6:	81 e0       	ldi	r24, 0x01	; 1
     fd8:	60 e0       	ldi	r22, 0x00	; 0
     fda:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
  adcmv[2] = (unsigned int) cap.cval_uncorrected.dw;	//save capacity value of empty Pin 1:2
     fde:	80 91 8c 02 	lds	r24, 0x028C
     fe2:	90 91 8d 02 	lds	r25, 0x028D
     fe6:	9e 83       	std	Y+6, r25	; 0x06
     fe8:	8d 83       	std	Y+5, r24	; 0x05
  ReadCapacity(TP1, TP3);
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	62 e0       	ldi	r22, 0x02	; 2
     fee:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
  adcmv[1] = (unsigned int) cap.cval_uncorrected.dw;	//save capacity value of empty Pin 3:1
     ff2:	80 91 8c 02 	lds	r24, 0x028C
     ff6:	90 91 8d 02 	lds	r25, 0x028D
     ffa:	9c 83       	std	Y+4, r25	; 0x04
     ffc:	8b 83       	std	Y+3, r24	; 0x03
  ReadCapacity(TP2, TP3);
     ffe:	81 e0       	ldi	r24, 0x01	; 1
    1000:	62 e0       	ldi	r22, 0x02	; 2
    1002:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
  adcmv[4] = (unsigned int) cap.cval_uncorrected.dw;	//save capacity value of empty Pin 3:2
    1006:	80 91 8c 02 	lds	r24, 0x028C
    100a:	90 91 8d 02 	lds	r25, 0x028D
    100e:	9a 87       	std	Y+10, r25	; 0x0a
    1010:	89 87       	std	Y+9, r24	; 0x09
  ReadCapacity(TP1, TP2);
    1012:	80 e0       	ldi	r24, 0x00	; 0
    1014:	61 e0       	ldi	r22, 0x01	; 1
    1016:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
  adcmv[0] = (unsigned int) cap.cval_uncorrected.dw;	//save capacity value of empty Pin 2:1
    101a:	80 91 8c 02 	lds	r24, 0x028C
    101e:	90 91 8d 02 	lds	r25, 0x028D
    1022:	9a 83       	std	Y+2, r25	; 0x02
    1024:	89 83       	std	Y+1, r24	; 0x01
  adcmv[3] = adcmv[0];			// same as first for the checking loop, mark as calibrated
    1026:	98 87       	std	Y+8, r25	; 0x08
    1028:	8f 83       	std	Y+7, r24	; 0x07
  DisplayValue(adcmv[5],0,' ',3);		//output cap0 1:3
    102a:	6b 85       	ldd	r22, Y+11	; 0x0b
    102c:	7c 85       	ldd	r23, Y+12	; 0x0c
    102e:	88 27       	eor	r24, r24
    1030:	77 fd       	sbrc	r23, 7
    1032:	80 95       	com	r24
    1034:	98 2f       	mov	r25, r24
    1036:	40 e0       	ldi	r20, 0x00	; 0
    1038:	20 e2       	ldi	r18, 0x20	; 32
    103a:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(adcmv[6],0,' ',3);		//output cap0 2:3
    103e:	6d 85       	ldd	r22, Y+13	; 0x0d
    1040:	7e 85       	ldd	r23, Y+14	; 0x0e
    1042:	88 27       	eor	r24, r24
    1044:	77 fd       	sbrc	r23, 7
    1046:	80 95       	com	r24
    1048:	98 2f       	mov	r25, r24
    104a:	40 e0       	ldi	r20, 0x00	; 0
    104c:	20 e2       	ldi	r18, 0x20	; 32
    104e:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(adcmv[2],-12,'F',3);		//output cap0 1:2
    1052:	6d 81       	ldd	r22, Y+5	; 0x05
    1054:	7e 81       	ldd	r23, Y+6	; 0x06
    1056:	88 27       	eor	r24, r24
    1058:	77 fd       	sbrc	r23, 7
    105a:	80 95       	com	r24
    105c:	98 2f       	mov	r25, r24
    105e:	44 ef       	ldi	r20, 0xF4	; 244
    1060:	26 e4       	ldi	r18, 0x46	; 70
    1062:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
    1066:	6e 01       	movw	r12, r28
    1068:	08 94       	sec
    106a:	c1 1c       	adc	r12, r1
    106c:	d1 1c       	adc	r13, r1
    106e:	76 01       	movw	r14, r12
 #ifdef AUTO_CAL
  for (ww=0;ww<7;ww++) {			//checking loop
    1070:	9e 01       	movw	r18, r28
    1072:	21 5f       	subi	r18, 0xF1	; 241
    1074:	3f 4f       	sbci	r19, 0xFF	; 255
      if ((adcmv[ww] > 190) || (adcmv[ww] < 10)) goto no_c0save;
    1076:	f7 01       	movw	r30, r14
    1078:	80 81       	ld	r24, Z
    107a:	91 81       	ldd	r25, Z+1	; 0x01
    107c:	0a 97       	sbiw	r24, 0x0a	; 10
    107e:	85 3b       	cpi	r24, 0xB5	; 181
    1080:	91 05       	cpc	r25, r1
    1082:	f0 f4       	brcc	.+60     	; 0x10c0 <AutoCheck+0x5f0>
    1084:	82 e0       	ldi	r24, 0x02	; 2
    1086:	90 e0       	ldi	r25, 0x00	; 0
    1088:	e8 0e       	add	r14, r24
    108a:	f9 1e       	adc	r15, r25
  adcmv[3] = adcmv[0];			// same as first for the checking loop, mark as calibrated
  DisplayValue(adcmv[5],0,' ',3);		//output cap0 1:3
  DisplayValue(adcmv[6],0,' ',3);		//output cap0 2:3
  DisplayValue(adcmv[2],-12,'F',3);		//output cap0 1:2
 #ifdef AUTO_CAL
  for (ww=0;ww<7;ww++) {			//checking loop
    108c:	e2 16       	cp	r14, r18
    108e:	f3 06       	cpc	r15, r19
    1090:	91 f7       	brne	.-28     	; 0x1076 <AutoCheck+0x5a6>
    1092:	0c e9       	ldi	r16, 0x9C	; 156
    1094:	12 e0       	ldi	r17, 0x02	; 2
      if ((adcmv[ww] > 190) || (adcmv[ww] < 10)) goto no_c0save;
  }
  for (ww=0;ww<7;ww++) {
      // write all zero offsets to the EEprom 
      (void) eeprom_write_byte((uint8_t *)(&c_zero_tab[ww]),adcmv[ww]+(COMP_SLEW1 / (CC0 + CABLE_CAP + COMP_SLEW2)));
    1096:	f6 01       	movw	r30, r12
    1098:	60 81       	ld	r22, Z
    109a:	6e 5e       	subi	r22, 0xEE	; 238
    109c:	c8 01       	movw	r24, r16
    109e:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
    10a2:	82 e0       	ldi	r24, 0x02	; 2
    10a4:	90 e0       	ldi	r25, 0x00	; 0
    10a6:	c8 0e       	add	r12, r24
    10a8:	d9 1e       	adc	r13, r25
    10aa:	0f 5f       	subi	r16, 0xFF	; 255
    10ac:	1f 4f       	sbci	r17, 0xFF	; 255
  DisplayValue(adcmv[2],-12,'F',3);		//output cap0 1:2
 #ifdef AUTO_CAL
  for (ww=0;ww<7;ww++) {			//checking loop
      if ((adcmv[ww] > 190) || (adcmv[ww] < 10)) goto no_c0save;
  }
  for (ww=0;ww<7;ww++) {
    10ae:	ce 14       	cp	r12, r14
    10b0:	df 04       	cpc	r13, r15
    10b2:	89 f7       	brne	.-30     	; 0x1096 <AutoCheck+0x5c6>
      // write all zero offsets to the EEprom 
      (void) eeprom_write_byte((uint8_t *)(&c_zero_tab[ww]),adcmv[ww]+(COMP_SLEW1 / (CC0 + CABLE_CAP + COMP_SLEW2)));
  }
  lcd_line2();
    10b4:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_MEM_string(OK_str);		// output "OK"
    10b8:	8b e6       	ldi	r24, 0x6B	; 107
    10ba:	91 e0       	ldi	r25, 0x01	; 1
    10bc:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
no_c0save:
 #endif
 wait_for_key_5s_line2();		// wait up to 5 seconds and clear line 2
    10c0:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>
 
 #ifdef AUTO_CAL
  #ifdef WITH_MENU
 if (((test_mode & 0x0f) == 1) || (UnCalibrated == 2))
    10c4:	91 e0       	ldi	r25, 0x01	; 1
    10c6:	49 16       	cp	r4, r25
    10c8:	51 04       	cpc	r5, r1
    10ca:	29 f0       	breq	.+10     	; 0x10d6 <AutoCheck+0x606>
    10cc:	80 91 54 02 	lds	r24, 0x0254
    10d0:	82 30       	cpi	r24, 0x02	; 2
    10d2:	09 f0       	breq	.+2      	; 0x10d6 <AutoCheck+0x606>
    10d4:	f4 c0       	rjmp	.+488    	; 0x12be <AutoCheck+0x7ee>
    10d6:	ee 24       	eor	r14, r14
    10d8:	ff 24       	eor	r15, r15
        lcd_MEM2_string(MinCap_str); // " >100nF!"
        PartFound = PART_NONE;
        //measure  offset Voltage of analog Comparator for Capacity measurement
        ReadCapacity(TP3, TP1);	// look for capacitor > 100nF
  #endif
        while (cap.cpre < -9) {
    10da:	e4 e8       	ldi	r30, 0x84	; 132
    10dc:	ce 2e       	mov	r12, r30
    10de:	e2 e0       	ldi	r30, 0x02	; 2
    10e0:	de 2e       	mov	r13, r30
    for (ww=0;ww<64;ww++) {
  #if (TPCAP >= 0)
        PartFound = PART_NONE;
        CalibrationCap();	// measure with internal calibration capacitor
  #else
        lcd_clear();
    10e2:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
        lcd_testpin(TP1);
    10e6:	80 e0       	ldi	r24, 0x00	; 0
    10e8:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
        lcd_MEM_string(CapZeich);	// "-||-"
    10ec:	80 ea       	ldi	r24, 0xA0	; 160
    10ee:	91 e0       	ldi	r25, 0x01	; 1
    10f0:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        lcd_testpin(TP3);
    10f4:	82 e0       	ldi	r24, 0x02	; 2
    10f6:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
        lcd_MEM2_string(MinCap_str); // " >100nF!"
    10fa:	83 e8       	ldi	r24, 0x83	; 131
    10fc:	92 e0       	ldi	r25, 0x02	; 2
    10fe:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        PartFound = PART_NONE;
    1102:	10 92 18 02 	sts	0x0218, r1
        //measure  offset Voltage of analog Comparator for Capacity measurement
        ReadCapacity(TP3, TP1);	// look for capacitor > 100nF
    1106:	82 e0       	ldi	r24, 0x02	; 2
    1108:	60 e0       	ldi	r22, 0x00	; 0
    110a:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
    110e:	60 91 84 02 	lds	r22, 0x0284
    1112:	70 91 85 02 	lds	r23, 0x0285
    1116:	80 91 86 02 	lds	r24, 0x0286
    111a:	90 91 87 02 	lds	r25, 0x0287
    111e:	10 91 96 02 	lds	r17, 0x0296
    1122:	0b c0       	rjmp	.+22     	; 0x113a <AutoCheck+0x66a>
  #endif
        while (cap.cpre < -9) {
           cap.cpre++;
           cap.cval /= 10;
    1124:	2a e0       	ldi	r18, 0x0A	; 10
    1126:	30 e0       	ldi	r19, 0x00	; 0
    1128:	40 e0       	ldi	r20, 0x00	; 0
    112a:	50 e0       	ldi	r21, 0x00	; 0
    112c:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    1130:	c9 01       	movw	r24, r18
    1132:	da 01       	movw	r26, r20
    1134:	bc 01       	movw	r22, r24
    1136:	cd 01       	movw	r24, r26
    1138:	1f 5f       	subi	r17, 0xFF	; 255
        lcd_MEM2_string(MinCap_str); // " >100nF!"
        PartFound = PART_NONE;
        //measure  offset Voltage of analog Comparator for Capacity measurement
        ReadCapacity(TP3, TP1);	// look for capacitor > 100nF
  #endif
        while (cap.cpre < -9) {
    113a:	17 3f       	cpi	r17, 0xF7	; 247
    113c:	9c f3       	brlt	.-26     	; 0x1124 <AutoCheck+0x654>
    113e:	60 93 84 02 	sts	0x0284, r22
    1142:	f6 01       	movw	r30, r12
    1144:	71 83       	std	Z+1, r23	; 0x01
    1146:	82 83       	std	Z+2, r24	; 0x02
    1148:	93 83       	std	Z+3, r25	; 0x03
    114a:	10 93 96 02 	sts	0x0296, r17
           cap.cpre++;
           cap.cval /= 10;
        }
        if ((cap.cpre == -9) && (cap.cval > 95) && (cap.cval < 22000) &&
    114e:	17 3f       	cpi	r17, 0xF7	; 247
    1150:	09 f0       	breq	.+2      	; 0x1154 <AutoCheck+0x684>
    1152:	9c c0       	rjmp	.+312    	; 0x128c <AutoCheck+0x7bc>
    1154:	60 36       	cpi	r22, 0x60	; 96
    1156:	71 05       	cpc	r23, r1
    1158:	81 05       	cpc	r24, r1
    115a:	91 05       	cpc	r25, r1
    115c:	08 f4       	brcc	.+2      	; 0x1160 <AutoCheck+0x690>
    115e:	96 c0       	rjmp	.+300    	; 0x128c <AutoCheck+0x7bc>
    1160:	60 5f       	subi	r22, 0xF0	; 240
    1162:	75 45       	sbci	r23, 0x55	; 85
    1164:	80 40       	sbci	r24, 0x00	; 0
    1166:	90 40       	sbci	r25, 0x00	; 0
    1168:	08 f0       	brcs	.+2      	; 0x116c <AutoCheck+0x69c>
    116a:	90 c0       	rjmp	.+288    	; 0x128c <AutoCheck+0x7bc>
    116c:	60 91 98 02 	lds	r22, 0x0298
    1170:	70 91 99 02 	lds	r23, 0x0299
    1174:	2f ef       	ldi	r18, 0xFF	; 255
    1176:	6b 36       	cpi	r22, 0x6B	; 107
    1178:	72 07       	cpc	r23, r18
    117a:	0c f4       	brge	.+2      	; 0x117e <AutoCheck+0x6ae>
    117c:	87 c0       	rjmp	.+270    	; 0x128c <AutoCheck+0x7bc>
    117e:	66 39       	cpi	r22, 0x96	; 150
    1180:	71 05       	cpc	r23, r1
    1182:	0c f0       	brlt	.+2      	; 0x1186 <AutoCheck+0x6b6>
    1184:	83 c0       	rjmp	.+262    	; 0x128c <AutoCheck+0x7bc>
            (load_diff > -150) && (load_diff < 150)) {
           cap_found++;
    1186:	f3 94       	inc	r15
        } else {
           cap_found = 0;		// wait for stable connection
        }
        if (cap_found > 4) {
    1188:	84 e0       	ldi	r24, 0x04	; 4
    118a:	8f 15       	cp	r24, r15
    118c:	08 f0       	brcs	.+2      	; 0x1190 <AutoCheck+0x6c0>
    118e:	7f c0       	rjmp	.+254    	; 0x128e <AutoCheck+0x7be>
           // value of capacitor is correct
           (void) eeprom_write_word((uint16_t *)(&ref_offset), load_diff);	// hold zero offset + slew rate dependend offset
    1190:	8a e9       	ldi	r24, 0x9A	; 154
    1192:	92 e0       	ldi	r25, 0x02	; 2
    1194:	0e 94 2e 33 	call	0x665c	; 0x665c <__eewr_word_m328p>
           lcd_clear();
    1198:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
           lcd_MEM2_string(REF_C_str);	// "REF_C="
    119c:	8b e8       	ldi	r24, 0x8B	; 139
    119e:	92 e0       	ldi	r25, 0x02	; 2
    11a0:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
           i2lcd(load_diff);		// lcd_string(itoa(load_diff, outval, 10));	//output REF_C_KORR
    11a4:	80 91 98 02 	lds	r24, 0x0298
    11a8:	90 91 99 02 	lds	r25, 0x0299
    11ac:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
           RefVoltage();			// new ref_mv_offs and RHmultip
    11b0:	0e 94 53 04 	call	0x8a6	; 0x8a6 <RefVoltage>
    #define CAP_ADC TPCAP
           TCAP_PORT &= ~(1<<TCAP_RH);	// 470k resistor to GND
           TCAP_DDR |= (1<<TCAP_RH);	// enable output
   #else
    #define CAP_ADC TP3
           ADC_PORT =  TXD_VAL;	//ADC-Port 1 to GND
    11b4:	18 b8       	out	0x08, r1	; 8
           ADC_DDR = 1<<TP1 | TXD_MSK;	//ADC-Pin  1 to output 0V
    11b6:	81 e0       	ldi	r24, 0x01	; 1
    11b8:	87 b9       	out	0x07, r24	; 7
           R_DDR = 1<<PIN_RH3;		//Pin 3 over R_H to GND
    11ba:	80 e2       	ldi	r24, 0x20	; 32
    11bc:	84 b9       	out	0x04, r24	; 4
   #endif
           do {
              adcmv[0] = ReadADC(CAP_ADC);
    11be:	82 e0       	ldi	r24, 0x02	; 2
    11c0:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
           } while (adcmv[0] > 980);
    11c4:	85 5d       	subi	r24, 0xD5	; 213
    11c6:	93 40       	sbci	r25, 0x03	; 3
    11c8:	d4 f7       	brge	.-12     	; 0x11be <AutoCheck+0x6ee>
   #if (TPCAP >= 0)
           TCAP_DDR &= ~(1<<TCAP_RH);	// 470k resistor port to input mode
   #else
           R_DDR = 0;		//all Pins to input 
    11ca:	14 b8       	out	0x04, r1	; 4
   #endif
           ADCconfig.U_Bandgap = 0;	// do not use internal Ref
    11cc:	10 92 42 02 	sts	0x0242, r1
    11d0:	10 92 41 02 	sts	0x0241, r1
           adcmv[0] = ReadADC(CAP_ADC);  // get cap voltage with VCC reference
    11d4:	82 e0       	ldi	r24, 0x02	; 2
    11d6:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    11da:	9a 83       	std	Y+2, r25	; 0x02
    11dc:	89 83       	std	Y+1, r24	; 0x01
           ADCconfig.U_Bandgap = adc_internal_reference;
    11de:	80 91 7e 02 	lds	r24, 0x027E
    11e2:	90 91 7f 02 	lds	r25, 0x027F
    11e6:	90 93 42 02 	sts	0x0242, r25
    11ea:	80 93 41 02 	sts	0x0241, r24
           adcmv[1] = ReadADC(CAP_ADC);	// get cap voltage with internal reference
    11ee:	82 e0       	ldi	r24, 0x02	; 2
    11f0:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    11f4:	9c 01       	movw	r18, r24
           adcmv[1] += adcmv[1];		// double the value
    11f6:	22 0f       	add	r18, r18
    11f8:	33 1f       	adc	r19, r19
    11fa:	3c 83       	std	Y+4, r19	; 0x04
    11fc:	2b 83       	std	Y+3, r18	; 0x03
           ADCconfig.U_Bandgap = 0;	// do not use internal Ref
    11fe:	10 92 42 02 	sts	0x0242, r1
    1202:	10 92 41 02 	sts	0x0241, r1
           adcmv[2] = ReadADC(CAP_ADC);  // get cap voltage with VCC reference
    1206:	82 e0       	ldi	r24, 0x02	; 2
    1208:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    120c:	9e 83       	std	Y+6, r25	; 0x06
    120e:	8d 83       	std	Y+5, r24	; 0x05
           ADCconfig.U_Bandgap = adc_internal_reference;
    1210:	20 91 7e 02 	lds	r18, 0x027E
    1214:	30 91 7f 02 	lds	r19, 0x027F
    1218:	30 93 42 02 	sts	0x0242, r19
    121c:	20 93 41 02 	sts	0x0241, r18
//        udiff = (int8_t)(((signed long)(adcmv[0] + adcmv[2] - adcmv[1])) * ADC_internal_reference / adcmv[1])+REF_R_KORR;
           udiff = (int8_t)(((signed long)(adcmv[0] + adcmv[2] - adcmv[1])) * adc_internal_reference / adcmv[1])+REF_R_KORR;
    1220:	eb 80       	ldd	r14, Y+3	; 0x03
    1222:	fc 80       	ldd	r15, Y+4	; 0x04
    1224:	69 81       	ldd	r22, Y+1	; 0x01
    1226:	7a 81       	ldd	r23, Y+2	; 0x02
    1228:	6e 19       	sub	r22, r14
    122a:	7f 09       	sbc	r23, r15
    122c:	68 0f       	add	r22, r24
    122e:	79 1f       	adc	r23, r25
    1230:	88 27       	eor	r24, r24
    1232:	77 fd       	sbrc	r23, 7
    1234:	80 95       	com	r24
    1236:	98 2f       	mov	r25, r24
    1238:	40 e0       	ldi	r20, 0x00	; 0
    123a:	50 e0       	ldi	r21, 0x00	; 0
    123c:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    1240:	00 27       	eor	r16, r16
    1242:	f7 fc       	sbrc	r15, 7
    1244:	00 95       	com	r16
    1246:	10 2f       	mov	r17, r16
    1248:	a8 01       	movw	r20, r16
    124a:	97 01       	movw	r18, r14
    124c:	0e 94 64 32 	call	0x64c8	; 0x64c8 <__divmodsi4>
    1250:	02 2f       	mov	r16, r18
           lcd_line2();
    1252:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
           lcd_MEM2_string(REF_R_str);	// "REF_R="
    1256:	82 e9       	ldi	r24, 0x92	; 146
    1258:	92 e0       	ldi	r25, 0x02	; 2
    125a:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
           udiff2 = udiff + (int8_t)eeprom_read_byte((uint8_t *)(&RefDiff));
    125e:	89 e9       	ldi	r24, 0x99	; 153
    1260:	92 e0       	ldi	r25, 0x02	; 2
    1262:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    1266:	18 2f       	mov	r17, r24
    1268:	1d 5f       	subi	r17, 0xFD	; 253
    126a:	10 0f       	add	r17, r16
           (void) eeprom_write_byte((uint8_t *)(&RefDiff), (uint8_t)udiff2);	// hold offset for true reference Voltage
    126c:	89 e9       	ldi	r24, 0x99	; 153
    126e:	92 e0       	ldi	r25, 0x02	; 2
    1270:	61 2f       	mov	r22, r17
    1272:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
//        lcd_string(itoa(udiff2, outval, 10));	//output correction voltage
           i2lcd(udiff2);
    1276:	81 2f       	mov	r24, r17
    1278:	99 27       	eor	r25, r25
    127a:	87 fd       	sbrc	r24, 7
    127c:	90 95       	com	r25
    127e:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
           RefVoltage();			// set new ADCconfig.U_Bandgap
    1282:	0e 94 53 04 	call	0x8a6	; 0x8a6 <RefVoltage>
  #endif	/* end AUTOSCALE_ADC */
           wait_for_key_5s_line2();		// wait up to 5 seconds and clear line 2
    1286:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>
    128a:	19 c0       	rjmp	.+50     	; 0x12be <AutoCheck+0x7ee>
           break;
    128c:	ff 24       	eor	r15, r15
        }
        lcd_line2();
    128e:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        DisplayValue(cap.cval,cap.cpre,'F',4);
    1292:	60 91 84 02 	lds	r22, 0x0284
    1296:	70 91 85 02 	lds	r23, 0x0285
    129a:	80 91 86 02 	lds	r24, 0x0286
    129e:	90 91 87 02 	lds	r25, 0x0287
    12a2:	40 91 96 02 	lds	r20, 0x0296
    12a6:	26 e4       	ldi	r18, 0x46	; 70
    12a8:	04 e0       	ldi	r16, 0x04	; 4
    12aa:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
        wait_about200ms();			// wait additional time
    12ae:	88 e2       	ldi	r24, 0x28	; 40
    12b0:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
  // of the menu function, not with the automatically call (test_mode = 1).
    {
    // for full test or first time calibration, use external capacitor
    // Message C > 100nF at TP1 and TP3
    cap_found = 0;
    for (ww=0;ww<64;ww++) {
    12b4:	e3 94       	inc	r14
    12b6:	f0 e4       	ldi	r31, 0x40	; 64
    12b8:	ef 16       	cp	r14, r31
    12ba:	09 f0       	breq	.+2      	; 0x12be <AutoCheck+0x7ee>
    12bc:	12 cf       	rjmp	.-476    	; 0x10e2 <AutoCheck+0x612>
     } // end for ww
  }	/* end if((test_mode & 0x0f) == 1) */
 #endif  /* end AUTO_CAL */


  UnCalibrated = 0;		// clear the UnCalibrated Flag
    12be:	10 92 54 02 	sts	0x0254, r1
  lcd_cursor_off();		// switch cursor off
    12c2:	8c e0       	ldi	r24, 0x0C	; 12
    12c4:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
  ADCconfig.Samples = ANZ_MESS;	// set to configured number of ADC samples
    12c8:	89 e1       	ldi	r24, 0x19	; 25
    12ca:	80 93 3f 02 	sts	0x023F, r24
  lcd_clear();
    12ce:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
  lcd_MEM2_string(VERSION_str);	//"Version ..."
    12d2:	88 ed       	ldi	r24, 0xD8	; 216
    12d4:	91 e0       	ldi	r25, 0x01	; 1
    12d6:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  lcd_line2();
    12da:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_MEM_string(ATE);		//"Selftest End"
    12de:	8c ed       	ldi	r24, 0xDC	; 220
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>

 #ifdef FREQUENCY_50HZ
//#define TEST_SLEEP_MODE	/* only select for checking the sleep delay */
  lcd_MEM_string(T50HZ);	//" 50Hz"
    12e6:	84 e3       	ldi	r24, 0x34	; 52
    12e8:	92 e0       	ldi	r25, 0x02	; 2
    12ea:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  ADC_PORT = TXD_VAL;
    12ee:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = 1<<TP1 | TXD_MSK;	// Pin 1 to GND
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	87 b9       	out	0x07, r24	; 7
  R_DDR = (1<<PIN_RL3) | (1<<PIN_RL2);
    12f4:	84 e1       	ldi	r24, 0x14	; 20
    12f6:	84 b9       	out	0x04, r24	; 4
    12f8:	00 e0       	ldi	r16, 0x00	; 0
  #ifdef TEST_SLEEP_MODE
         sleep_5ms(2); 		// test of timing of sleep mode call 
  #else
         wait10ms();		// normal delay
  #endif
         R_PORT = (1<<PIN_RL3);	// Pin 3 over R_L to VCC, Pin 2 over R_L to GND
    12fa:	60 e1       	ldi	r22, 0x10	; 16
    12fc:	e6 2e       	mov	r14, r22
  ADC_PORT = TXD_VAL;
  ADC_DDR = 1<<TP1 | TXD_MSK;	// Pin 1 to GND
  R_DDR = (1<<PIN_RL3) | (1<<PIN_RL2);
  for(ww=0;ww<30;ww++) {	// repeat the signal up to 30 times (1 minute)
     for (tt=0;tt<100;tt++) {	// for 2 s generate 50 Hz
         R_PORT = (1<<PIN_RL2);	// Pin 2 over R_L to VCC, Pin 3 over R_L to GND
    12fe:	54 e0       	ldi	r21, 0x04	; 4
    1300:	f5 2e       	mov	r15, r21
    1302:	0f c0       	rjmp	.+30     	; 0x1322 <AutoCheck+0x852>
    1304:	f5 b8       	out	0x05, r15	; 5
  #ifdef TEST_SLEEP_MODE
         sleep_5ms(2); 		// test of timing of sleep mode call 
  #else
         wait10ms();		// normal delay
    1306:	0e 94 64 03 	call	0x6c8	; 0x6c8 <wait10ms>
  #endif
         R_PORT = (1<<PIN_RL3);	// Pin 3 over R_L to VCC, Pin 2 over R_L to GND
    130a:	e5 b8       	out	0x05, r14	; 5
  #ifdef TEST_SLEEP_MODE
         sleep_5ms(2); 		// test of timing of sleep mode call 
  #else
         wait10ms();		// normal delay
    130c:	0e 94 64 03 	call	0x6c8	; 0x6c8 <wait10ms>
  #endif
         wdt_reset();
    1310:	a8 95       	wdr
  lcd_MEM_string(T50HZ);	//" 50Hz"
  ADC_PORT = TXD_VAL;
  ADC_DDR = 1<<TP1 | TXD_MSK;	// Pin 1 to GND
  R_DDR = (1<<PIN_RL3) | (1<<PIN_RL2);
  for(ww=0;ww<30;ww++) {	// repeat the signal up to 30 times (1 minute)
     for (tt=0;tt<100;tt++) {	// for 2 s generate 50 Hz
    1312:	1f 5f       	subi	r17, 0xFF	; 255
    1314:	14 36       	cpi	r17, 0x64	; 100
    1316:	b1 f7       	brne	.-20     	; 0x1304 <AutoCheck+0x834>
  #else
         wait10ms();		// normal delay
  #endif
         wdt_reset();
     }
     if (!(RST_PIN_REG & (1<<RST_PIN))) {
    1318:	4f 9b       	sbis	0x09, 7	; 9
    131a:	05 c0       	rjmp	.+10     	; 0x1326 <AutoCheck+0x856>
//#define TEST_SLEEP_MODE	/* only select for checking the sleep delay */
  lcd_MEM_string(T50HZ);	//" 50Hz"
  ADC_PORT = TXD_VAL;
  ADC_DDR = 1<<TP1 | TXD_MSK;	// Pin 1 to GND
  R_DDR = (1<<PIN_RL3) | (1<<PIN_RL2);
  for(ww=0;ww<30;ww++) {	// repeat the signal up to 30 times (1 minute)
    131c:	0f 5f       	subi	r16, 0xFF	; 255
    131e:	0e 31       	cpi	r16, 0x1E	; 30
    1320:	11 f0       	breq	.+4      	; 0x1326 <AutoCheck+0x856>
    1322:	10 e0       	ldi	r17, 0x00	; 0
    1324:	ef cf       	rjmp	.-34     	; 0x1304 <AutoCheck+0x834>
        // if key is pressed, don't repeat
        break;
     }
  }
 #endif		/* end FREQUENCY_50HZ */
 PartFound = PART_NONE;
    1326:	10 92 18 02 	sts	0x0218, r1
 wait_for_key_5s_line2();		// wait up to 5 seconds and clear line 2
    132a:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>
 } 
    132e:	2e 96       	adiw	r28, 0x0e	; 14
    1330:	e2 e1       	ldi	r30, 0x12	; 18
    1332:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__epilogue_restores__>

00001336 <main>:
#endif

//begin of transistortester program
int main(void)
{
    1336:	6f 92       	push	r6
    1338:	7f 92       	push	r7
    133a:	8f 92       	push	r8
    133c:	9f 92       	push	r9
    133e:	af 92       	push	r10
    1340:	bf 92       	push	r11
    1342:	df 92       	push	r13
    1344:	ef 92       	push	r14
    1346:	ff 92       	push	r15
    1348:	0f 93       	push	r16
    134a:	1f 93       	push	r17
    134c:	df 93       	push	r29
    134e:	cf 93       	push	r28
    1350:	cd b7       	in	r28, 0x3d	; 61
    1352:	de b7       	in	r29, 0x3e	; 62
    1354:	28 97       	sbiw	r28, 0x08	; 8
    1356:	0f b6       	in	r0, 0x3f	; 63
    1358:	f8 94       	cli
    135a:	de bf       	out	0x3e, r29	; 62
    135c:	0f be       	out	0x3f, r0	; 63
    135e:	cd bf       	out	0x3d, r28	; 61
    char F_CPU_buf[8] = {};
    1360:	fe 01       	movw	r30, r28
    1362:	31 96       	adiw	r30, 0x01	; 1
    1364:	88 e0       	ldi	r24, 0x08	; 8
    1366:	df 01       	movw	r26, r30
    1368:	1d 92       	st	X+, r1
    136a:	8a 95       	dec	r24
    136c:	e9 f7       	brne	.-6      	; 0x1368 <main+0x32>
    unsigned long n_cval;       // capacitor value of NPN B-E diode, for deselecting the parasitic Transistor
    int8_t n_cpre;              // capacitor prefix of NPN B-E diode
#endif
    char an_cat;                // diode is anode-cathode type
    //switch on
    ON_DDR = (1 << ON_PIN);     // switch to output
    136e:	80 e4       	ldi	r24, 0x40	; 64
    1370:	8a b9       	out	0x0a, r24	; 10
    ON_PORT = (1 << ON_PIN);    // switch power on
    1372:	8b b9       	out	0x0b, r24	; 11
#ifndef PULLUP_DISABLE
    RST_PORT |= (1 << RST_PIN); // enable internal Pullup for Start-Pin
#endif
    uint8_t tmp;
    //ADC-Init
    ADCSRA = (1 << ADEN) | AUTO_CLOCK_DIV;  //prescaler=8 or 64 (if 8Mhz clock)
    1374:	87 e8       	ldi	r24, 0x87	; 135
    1376:	80 93 7a 00 	sts	0x007A, r24
#define WDRF_HOME MCUCSR
#else
#define WDRF_HOME MCUSR
#if FLASHEND > 0x3fff
    // probably was a bootloader active, disable the UART
    UCSR0B = 0; // disable UART, if started with bootloader
    137a:	10 92 c1 00 	sts	0x00C1, r1
    UCSR0B = (1<<TXEN0);
    UCSR0C = (1<<USBS0) | (3<<UCSZ00);  // 2 stop bits, 8-bit
    while (!(UCSR0A & (1<<UDRE0)))
    {}; // wait for send data port ready
#endif
    tmp = (WDRF_HOME & (1 << WDRF));    // save Watch Dog Flag
    137e:	14 b7       	in	r17, 0x34	; 52
    WDRF_HOME &= ~(1 << WDRF);      //reset Watch Dog flag
    1380:	84 b7       	in	r24, 0x34	; 52
    1382:	87 7f       	andi	r24, 0xF7	; 247
    1384:	84 bf       	out	0x34, r24	; 52
    wdt_disable();
    1386:	88 e1       	ldi	r24, 0x18	; 24
    1388:	0f b6       	in	r0, 0x3f	; 63
    138a:	f8 94       	cli
    138c:	80 93 60 00 	sts	0x0060, r24
    1390:	10 92 60 00 	sts	0x0060, r1
    1394:	0f be       	out	0x3f, r0	; 63
//  PRR1 =  (1<<PRTIM3) ;
#elif PROCESSOR_TYP == 1280
    PRR0 = (1<<PRTWI) | (1<<PRSPI) | (1<<PRUSART1);
    PRR1 = (1<<PRTIM5) | (1<<PRTIM4) | (1<<PRTIM3) | (1<<PRUSART3) | (1<<PRUSART2) | (1<<PRUSART3);
#else
    PRR = (1 << PRTWI) | (1 << PRSPI) | (1 << PRUSART0);
    1396:	86 e8       	ldi	r24, 0x86	; 134
    1398:	80 93 64 00 	sts	0x0064, r24
#endif
    DIDR0 = (1 << ADC5D) | (1 << ADC4D) | (1 << ADC3D);
    139c:	88 e3       	ldi	r24, 0x38	; 56
    139e:	80 93 7e 00 	sts	0x007E, r24
    TCCR2A = (0 << WGM21) | (0 << WGM20);       // Counter 2 normal mode
    13a2:	10 92 b0 00 	sts	0x00B0, r1
    TCCR2B = CNTR2_PRESCALER;   //prescaler set in autoconf
    13a6:	87 e0       	ldi	r24, 0x07	; 7
    13a8:	80 93 b1 00 	sts	0x00B1, r24
    sei();
    13ac:	78 94       	sei
    // enable interrupts
#endif
    lcd_init();             //initialize LCD
    13ae:	0e 94 5b 01 	call	0x2b6	; 0x2b6 <lcd_init>

//  ADC_PORT = TXD_VAL;
//  ADC_DDR = TXD_MSK;
    if (tmp)
    13b2:	13 ff       	sbrs	r17, 3
    13b4:	0b c0       	rjmp	.+22     	; 0x13cc <main+0x96>
    {
        // check if  Watchdog-Event
        // this happens, if the Watchdog is not reset for 2s
        // can happen, if any loop in the Program doen't finish.
        lcd_line1();
    13b6:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
        lcd_MEM_string(TestTimedOut);   //Output Timeout
    13ba:	83 eb       	ldi	r24, 0xB3	; 179
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        wait_about3s();             //wait for 3 s
    13c2:	8b ec       	ldi	r24, 0xCB	; 203
    13c4:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
#if (LCD_ST_TYPE == 7565)
        lcd_powersave();        // set graphical display to power save mode
#endif
        ON_PORT &= ~(1 << ON_PIN);          //shut off!
    13c8:	5e 98       	cbi	0x0b, 6	; 11
    13ca:	9f c5       	rjmp	.+2878   	; 0x1f0a <main+0xbd4>
//     ON_DDR = (1<<ON_PIN);        //switch to GND
        return 0;
    }
#if (LCD_ST_TYPE == 0)
    LCDLoadCustomChar(LCD_CHAR_DIODE1); //Custom-Character Diode symbol
    13cc:	88 e4       	ldi	r24, 0x48	; 72
    13ce:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    lcd_fix_customchar(DiodeIcon1); //load Character  >|
    13d2:	8c e4       	ldi	r24, 0x4C	; 76
    13d4:	92 e0       	ldi	r25, 0x02	; 2
    13d6:	0e 94 a4 01 	call	0x348	; 0x348 <lcd_fix_customchar>
    LCDLoadCustomChar(LCD_CHAR_DIODE2); //Custom-Character
    13da:	80 e5       	ldi	r24, 0x50	; 80
    13dc:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    lcd_fix_customchar(DiodeIcon2); //load Character  |<
    13e0:	84 e5       	ldi	r24, 0x54	; 84
    13e2:	92 e0       	ldi	r25, 0x02	; 2
    13e4:	0e 94 a4 01 	call	0x348	; 0x348 <lcd_fix_customchar>
    LCDLoadCustomChar(LCD_CHAR_CAP);    //Custom-Character  Capacitor symbol
    13e8:	88 e5       	ldi	r24, 0x58	; 88
    13ea:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    lcd_fix_customchar(CapIcon);        //load Character  ||
    13ee:	8c e5       	ldi	r24, 0x5C	; 92
    13f0:	92 e0       	ldi	r25, 0x02	; 2
    13f2:	0e 94 a4 01 	call	0x348	; 0x348 <lcd_fix_customchar>
    LCDLoadCustomChar(LCD_CHAR_RESIS1); //Custom-Character Resistor symbol
    13f6:	88 e7       	ldi	r24, 0x78	; 120
    13f8:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    lcd_fix_customchar(ResIcon1);       //load Character  [
    13fc:	84 e6       	ldi	r24, 0x64	; 100
    13fe:	92 e0       	ldi	r25, 0x02	; 2
    1400:	0e 94 a4 01 	call	0x348	; 0x348 <lcd_fix_customchar>
    LCDLoadCustomChar(LCD_CHAR_RESIS2); //Custom-Character
    1404:	80 e7       	ldi	r24, 0x70	; 112
    1406:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    lcd_fix_customchar(ResIcon2);       //load Character  ]
    140a:	8c e6       	ldi	r24, 0x6C	; 108
    140c:	92 e0       	ldi	r25, 0x02	; 2
    140e:	0e 94 a4 01 	call	0x348	; 0x348 <lcd_fix_customchar>
#if LCD_CHAR_U < 8
    LCDLoadCustomChar(LCD_CHAR_U);  //load mu as Custom-Character
    lcd_fix_customchar(CyrillicMuIcon);
#endif
#if LCD_CHAR_RESIS3 != 'R'
    LCDLoadCustomChar(LCD_CHAR_RESIS3); //load Resistor symbol as Custom-Character
    1412:	80 e4       	ldi	r24, 0x40	; 64
    1414:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    lcd_fix_customchar(ResIcon3);       // load character ||
    1418:	84 e7       	ldi	r24, 0x74	; 116
    141a:	92 e0       	ldi	r25, 0x02	; 2
    141c:	0e 94 a4 01 	call	0x348	; 0x348 <lcd_fix_customchar>
#endif /* LCD_ST_TYPE == 0 */
#ifdef PULLUP_DISABLE
#ifdef __AVR_ATmega8__
    SFIOR = (1<<PUD);       // disable Pull-Up Resistors mega8
#else
    MCUCR = (1<<PUD);       // disable Pull-Up Resistors mega168 family
    1420:	80 e1       	ldi	r24, 0x10	; 16
    1422:	85 bf       	out	0x35, r24	; 53
    1424:	10 e0       	ldi	r17, 0x00	; 0
    rotary.ind = ROT_MSK+1;//initilize state history with next call of check_rotary()
#endif
#if 1
    for (ii = 0; ii < 60; ii++)
    {
        if (RST_PIN_REG & (1 << RST_PIN))
    1426:	4f 99       	sbic	0x09, 7	; 9
    1428:	06 c0       	rjmp	.+12     	; 0x1436 <main+0x100>
            break;  // button is released
        wait_about10ms();
    142a:	82 e0       	ldi	r24, 0x02	; 2
    142c:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
#ifdef WITH_ROTARY_SWITCH
//  rotary_switch_present = eeprom_read_byte(&EE_RotarySwitch);
    rotary.ind = ROT_MSK+1;//initilize state history with next call of check_rotary()
#endif
#if 1
    for (ii = 0; ii < 60; ii++)
    1430:	1f 5f       	subi	r17, 0xFF	; 255
    1432:	1c 33       	cpi	r17, 0x3C	; 60
    1434:	c1 f7       	brne	.-16     	; 0x1426 <main+0xf0>
    {
        // key is still pressed
        ii = wait_for_key_ms(700);
    }
#endif
    display_time = OFF_WAIT_TIME;   // LONG_WAIT_TIME for single mode, else SHORT_WAIT_TIME
    1436:	8f e5       	ldi	r24, 0x5F	; 95
    1438:	9d e6       	ldi	r25, 0x6D	; 109
    143a:	90 93 11 02 	sts	0x0211, r25
    143e:	80 93 10 02 	sts	0x0210, r24
    if (ii > 30)
    1442:	1f 31       	cpi	r17, 0x1F	; 31
    1444:	30 f0       	brcs	.+12     	; 0x1452 <main+0x11c>
    {
        display_time = LONG_WAIT_TIME;  // ... set long time display anyway
    1446:	80 e6       	ldi	r24, 0x60	; 96
    1448:	9d e6       	ldi	r25, 0x6D	; 109
    144a:	90 93 11 02 	sts	0x0211, r25
    144e:	80 93 10 02 	sts	0x0210, r24

#if POWER_OFF+0 > 1
    empty_count = 0;
    mess_count = 0;
#endif
    ADCconfig.RefFlag = 0;
    1452:	10 92 40 02 	sts	0x0240, r1
    Calibrate_UR();     // get Ref Voltages and Pin resistance
    1456:	0e 94 9c 1b 	call	0x3738	; 0x3738 <Calibrate_UR>
#ifdef WITH_MENU
    if (ii >= 60)
    145a:	1c 33       	cpi	r17, 0x3C	; 60
    145c:	10 f0       	brcs	.+4      	; 0x1462 <main+0x12c>
    {
        function_menu();        // selection of function
    145e:	0e 94 9b 26 	call	0x4d36	; 0x4d36 <function_menu>
    ptrans.uBE = W5msReadADC(TPBAT);//with 5V reference
    //lcd_MEM_string(Bat_str);//output: "Bat. "

    lcd_MEM2_string(VERSION_str);
    lcd_space();
    itoa(F_CPU / 1000000, F_CPU_buf, 10);
    1462:	5e 01       	movw	r10, r28
    1464:	08 94       	sec
    1466:	a1 1c       	adc	r10, r1
    1468:	b1 1c       	adc	r11, r1
    lcd_line1();
#else
    lcd_clear();                // clear total display
#endif

    _trans = &ntrans;           // default transistor structure to show
    146a:	8a e5       	ldi	r24, 0x5A	; 90
    146c:	68 2e       	mov	r6, r24
    146e:	82 e0       	ldi	r24, 0x02	; 2
    1470:	78 2e       	mov	r7, r24
    {   //JFET or MOSFET
        unsigned char fetidx = 0;
        if ((PartMode & P_CHANNEL) == P_CHANNEL)
        {
            lcd_data('P');          //P-channel
            _trans = &ptrans;
    1472:	0c e6       	ldi	r16, 0x6C	; 108
    1474:	80 2e       	mov	r8, r16
    1476:	02 e0       	ldi	r16, 0x02	; 2
    1478:	90 2e       	mov	r9, r16
    }
#endif

//*****************************************************************
//Entry: if start key is pressed before shut down
    start: PartFound = PART_NONE;   // no part found
    147a:	10 92 18 02 	sts	0x0218, r1
    NumOfDiodes = 0;        // Number of diodes = 0
    147e:	10 92 16 02 	sts	0x0216, r1
    ptrans.count = 0;       // Number of found P type transistors
    1482:	10 92 79 02 	sts	0x0279, r1
    ntrans.count = 0;       // Number of found N type transistors
    1486:	10 92 67 02 	sts	0x0267, r1
    PartMode = PART_MODE_NONE;
    148a:	10 92 17 02 	sts	0x0217, r1
    WithReference = 0;      // no precision reference voltage
    148e:	10 92 57 02 	sts	0x0257, r1
    lcd_clear();            // clear the LCD
    1492:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
    ADC_DDR = TXD_MSK;      // activate Software-UART
    1496:	17 b8       	out	0x07, r1	; 7
    ResistorsFound = 0;     // no resistors found
    1498:	10 92 80 02 	sts	0x0280, r1
    cap.ca = 0;
    149c:	10 92 94 02 	sts	0x0294, r1
    cap.cb = 0;
    14a0:	10 92 95 02 	sts	0x0295, r1
#if FLASHEND > 0x1fff
    inductor_lpre = 0;      // mark as zero
    14a4:	10 92 00 02 	sts	0x0200, r1
#endif
#ifdef WITH_UART
    uart_newline();     // start of new measurement
#endif
    Calibrate_UR();     // get Ref Voltages and Pin resistance
    14a8:	0e 94 9c 1b 	call	0x3738	; 0x3738 <Calibrate_UR>
    lcd_line1();            // Cursor to 1. row, column 1
    14ac:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>

#ifdef BAT_CHECK
    // Battery check is selected
    ReadADC(TPBAT);//Dummy-Readout
    14b0:	85 e0       	ldi	r24, 0x05	; 5
    14b2:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    ptrans.uBE = W5msReadADC(TPBAT);//with 5V reference
    14b6:	85 e0       	ldi	r24, 0x05	; 5
    14b8:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    14bc:	90 93 71 02 	sts	0x0271, r25
    14c0:	80 93 70 02 	sts	0x0270, r24
    //lcd_MEM_string(Bat_str);//output: "Bat. "

    lcd_MEM2_string(VERSION_str);
    14c4:	88 ed       	ldi	r24, 0xD8	; 216
    14c6:	91 e0       	ldi	r25, 0x01	; 1
    14c8:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    lcd_space();
    14cc:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
    itoa(F_CPU / 1000000, F_CPU_buf, 10);
    14d0:	80 e1       	ldi	r24, 0x10	; 16
    14d2:	90 e0       	ldi	r25, 0x00	; 0
    14d4:	b5 01       	movw	r22, r10
    14d6:	4a e0       	ldi	r20, 0x0A	; 10
    14d8:	50 e0       	ldi	r21, 0x00	; 0
    14da:	0e 94 b6 32 	call	0x656c	; 0x656c <itoa>
    lcd_string(F_CPU_buf);
    14de:	c5 01       	movw	r24, r10
    14e0:	0e 94 81 01 	call	0x302	; 0x302 <lcd_string>
    lcd_data('M');
    14e4:	8d e4       	ldi	r24, 0x4D	; 77
    14e6:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
    lcd_space();
    14ea:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
//  DisplayValue(cap.cval,-2,'V',2);        // Display 2 Digits of this 10mV units
#if BAT_NUMERATOR <= (0xffff/U_VCC)
    cap.cval = (ptrans.uBE*BAT_NUMERATOR)/BAT_DENOMINATOR + BAT_OUT;
#else
#if (BAT_NUMERATOR == 133) && (BAT_DENOMINATOR == 33)
    cap.cval = (ptrans.uBE*4)+BAT_OUT;      // usually output only 2 digits
    14ee:	60 91 70 02 	lds	r22, 0x0270
    14f2:	70 91 71 02 	lds	r23, 0x0271
    14f6:	67 5e       	subi	r22, 0xE7	; 231
    14f8:	7f 4f       	sbci	r23, 0xFF	; 255
    14fa:	66 0f       	add	r22, r22
    14fc:	77 1f       	adc	r23, r23
    14fe:	66 0f       	add	r22, r22
    1500:	77 1f       	adc	r23, r23
    1502:	80 e0       	ldi	r24, 0x00	; 0
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	60 93 84 02 	sts	0x0284, r22
    150a:	70 93 85 02 	sts	0x0285, r23
    150e:	80 93 86 02 	sts	0x0286, r24
    1512:	90 93 87 02 	sts	0x0287, r25
#else
    cap.cval = ((unsigned long)ptrans.uBE*BAT_NUMERATOR)/BAT_DENOMINATOR + BAT_OUT;
#endif
#endif
    DisplayValue(cap.cval,-3,'V',2);    // Display 2 Digits of this 10mV units
    1516:	4d ef       	ldi	r20, 0xFD	; 253
    1518:	26 e5       	ldi	r18, 0x56	; 86
    151a:	02 e0       	ldi	r16, 0x02	; 2
    151c:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
    lcd_space();
    1520:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
#define WARN_LEVEL (((unsigned long)(BAT_POOR+100)*(unsigned long)BAT_DENOMINATOR)/BAT_NUMERATOR)
#endif
#define POOR_LEVEL (((unsigned long)(BAT_POOR)*(unsigned long)BAT_DENOMINATOR)/BAT_NUMERATOR)

    // check the battery voltage
    if (ptrans.uBE < WARN_LEVEL)
    1524:	80 91 70 02 	lds	r24, 0x0270
    1528:	90 91 71 02 	lds	r25, 0x0271
    152c:	b6 e0       	ldi	r27, 0x06	; 6
    152e:	8a 3f       	cpi	r24, 0xFA	; 250
    1530:	9b 07       	cpc	r25, r27
    1532:	78 f4       	brcc	.+30     	; 0x1552 <main+0x21c>
    {
        //Vcc < 7,3V; show Warning
        if(ptrans.uBE < POOR_LEVEL)
    1534:	83 53       	subi	r24, 0x33	; 51
    1536:	96 40       	sbci	r25, 0x06	; 6
    1538:	48 f4       	brcc	.+18     	; 0x154c <main+0x216>
        {
            //Vcc <6,3V; no proper operation is possible
            lcd_MEM_string(BatEmpty);//Battery empty!
    153a:	8a e6       	ldi	r24, 0x6A	; 106
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            wait_about2s();
    1542:	8a ec       	ldi	r24, 0xCA	; 202
    1544:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
            PORTD = 0;//switch power off
    1548:	1b b8       	out	0x0b, r1	; 11
    154a:	df c4       	rjmp	.+2494   	; 0x1f0a <main+0xbd4>
            return 0;
        }
        lcd_MEM_string(BatWeak);        //Battery weak
    154c:	85 e6       	ldi	r24, 0x65	; 101
    154e:	90 e0       	ldi	r25, 0x00	; 0
    1550:	02 c0       	rjmp	.+4      	; 0x1556 <main+0x220>
    }
    else
    { // Battery-voltage OK
        lcd_MEM_string(OK_str);// "OK"
    1552:	8b e6       	ldi	r24, 0x6B	; 107
    1554:	91 e0       	ldi	r25, 0x01	; 1
    1556:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    }
#else
    lcd_MEM2_string(VERSION_str);   // if no Battery check, Version .. in row 1
#endif  /* BAT_CHECK */
#ifdef WDT_enabled
    wdt_enable(WDTO_2S);        //Watchdog on
    155a:	8f e0       	ldi	r24, 0x0F	; 15
    155c:	28 e1       	ldi	r18, 0x18	; 24
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	0f b6       	in	r0, 0x3f	; 63
    1562:	f8 94       	cli
    1564:	a8 95       	wdr
    1566:	20 93 60 00 	sts	0x0060, r18
    156a:	0f be       	out	0x3f, r0	; 63
    156c:	80 93 60 00 	sts	0x0060, r24
#endif

//  wait_about1s();         // add more time for reading batterie voltage
    // begin tests
#if FLASHEND > 0x1fff
    if (WithReference)
    1570:	80 91 57 02 	lds	r24, 0x0257
    1574:	88 23       	and	r24, r24
    1576:	a1 f0       	breq	.+40     	; 0x15a0 <main+0x26a>
#if POWER_OFF+0 > 1
        if ((mess_count == 0) && (empty_count == 0))
#endif
        {
            /* display VCC= only first time */
            lcd_line2();
    1578:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
            lcd_MEM_string(VCC_str);        // VCC=
    157c:	8a ea       	ldi	r24, 0xAA	; 170
    157e:	91 e0       	ldi	r25, 0x01	; 1
    1580:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            DisplayValue(ADCconfig.U_AVCC, -3, 'V', 3);     // Display 3 Digits of this mV units
    1584:	60 91 43 02 	lds	r22, 0x0243
    1588:	70 91 44 02 	lds	r23, 0x0244
    158c:	80 e0       	ldi	r24, 0x00	; 0
    158e:	90 e0       	ldi	r25, 0x00	; 0
    1590:	4d ef       	ldi	r20, 0xFD	; 253
    1592:	26 e5       	ldi	r18, 0x56	; 86
    1594:	03 e0       	ldi	r16, 0x03	; 3
    1596:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
            wait_about1s();
    159a:	88 ec       	ldi	r24, 0xC8	; 200
    159c:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
        wait_about300ms();
    }
#endif /* WITH_VEXT */

#ifndef DebugOut
    lcd_line2();            //LCD position row 2, column 1
    15a0:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
#endif
    EntladePins();      // discharge all capacitors!
    15a4:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
    if (PartFound == PART_CELL)
    15a8:	80 91 18 02 	lds	r24, 0x0218
    15ac:	88 30       	cpi	r24, 0x08	; 8
    15ae:	91 f5       	brne	.+100    	; 0x1614 <main+0x2de>
    {
        lcd_clear();
    15b0:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
        lcd_MEM_string(Cell_str);   // display "Cell!"
    15b4:	84 ea       	ldi	r24, 0xA4	; 164
    15b6:	91 e0       	ldi	r25, 0x01	; 1
    15b8:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
#if FLASHEND > 0x3fff
        lcd_line2();        // use LCD line 2
    15bc:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        DisplayValue(cell_mv[0], -3, 'V', 3);
    15c0:	60 91 01 02 	lds	r22, 0x0201
    15c4:	70 91 02 02 	lds	r23, 0x0202
    15c8:	80 e0       	ldi	r24, 0x00	; 0
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	4d ef       	ldi	r20, 0xFD	; 253
    15ce:	26 e5       	ldi	r18, 0x56	; 86
    15d0:	03 e0       	ldi	r16, 0x03	; 3
    15d2:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
        lcd_space();
    15d6:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
        DisplayValue(cell_mv[1], -3, 'V', 3);
    15da:	60 91 03 02 	lds	r22, 0x0203
    15de:	70 91 04 02 	lds	r23, 0x0204
    15e2:	80 e0       	ldi	r24, 0x00	; 0
    15e4:	90 e0       	ldi	r25, 0x00	; 0
    15e6:	4d ef       	ldi	r20, 0xFD	; 253
    15e8:	26 e5       	ldi	r18, 0x56	; 86
    15ea:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
        lcd_space();
    15ee:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
        DisplayValue(cell_mv[2], -3, 'V', 3);
    15f2:	60 91 05 02 	lds	r22, 0x0205
    15f6:	70 91 06 02 	lds	r23, 0x0206
    15fa:	80 e0       	ldi	r24, 0x00	; 0
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	4d ef       	ldi	r20, 0xFD	; 253
    1600:	26 e5       	ldi	r18, 0x56	; 86
    1602:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
#endif
#ifdef WITH_SELFTEST
        wait_about2s();
    1606:	8a ec       	ldi	r24, 0xCA	; 202
    1608:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
        AutoCheck(0x11);        // full Selftest with "Short probes" message
    160c:	81 e1       	ldi	r24, 0x11	; 17
    160e:	0e 94 68 05 	call	0xad0	; 0xad0 <AutoCheck>
    1612:	46 c4       	rjmp	.+2188   	; 0x1ea0 <main+0xb6a>
        goto end;
    }

#ifdef WITH_SELFTEST
#ifdef AUTO_CAL
    lcd_cursor_off();
    1614:	8c e0       	ldi	r24, 0x0C	; 12
    1616:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    UnCalibrated = (eeprom_read_byte(&c_zero_tab[3]) - eeprom_read_byte(&c_zero_tab[0]));
    161a:	8f e9       	ldi	r24, 0x9F	; 159
    161c:	92 e0       	ldi	r25, 0x02	; 2
    161e:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    1622:	18 2f       	mov	r17, r24
    1624:	8c e9       	ldi	r24, 0x9C	; 156
    1626:	92 e0       	ldi	r25, 0x02	; 2
    1628:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    162c:	18 1b       	sub	r17, r24
    162e:	10 93 54 02 	sts	0x0254, r17
    if (UnCalibrated != 0)
    1632:	11 23       	and	r17, r17
    1634:	19 f0       	breq	.+6      	; 0x163c <main+0x306>
    {
        // if calibrated, both c_zero_tab values are identical! c_zero_tab[3] is not used otherwise
        lcd_cursor_on();
    1636:	8e e0       	ldi	r24, 0x0E	; 14
    1638:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
    }
#endif
#ifdef WITH_MENU
    AutoCheck(0x00);    //check, if selftest should be done, only calibration
    163c:	80 e0       	ldi	r24, 0x00	; 0
    163e:	0e 94 68 05 	call	0xad0	; 0xad0 <AutoCheck>
#else
    AutoCheck(0x01);    //check, if selftest should be done, full selftest without MENU
#endif
#endif
    lcd_line2();            //LCD position row2, column 1
    1642:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
    lcd_MEM_string(TestRunning);        //String: testing...
    1646:	8a e5       	ldi	r24, 0x5A	; 90
    1648:	90 e0       	ldi	r25, 0x00	; 0
    164a:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>

    // check all 6 combinations for the 3 pins
//         High  Low  Tri
    CheckPins(TP1, TP2, TP3);
    164e:	80 e0       	ldi	r24, 0x00	; 0
    1650:	61 e0       	ldi	r22, 0x01	; 1
    1652:	42 e0       	ldi	r20, 0x02	; 2
    1654:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckPins>
    CheckPins(TP2, TP1, TP3);
    1658:	81 e0       	ldi	r24, 0x01	; 1
    165a:	60 e0       	ldi	r22, 0x00	; 0
    165c:	42 e0       	ldi	r20, 0x02	; 2
    165e:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckPins>

    CheckPins(TP1, TP3, TP2);
    1662:	80 e0       	ldi	r24, 0x00	; 0
    1664:	62 e0       	ldi	r22, 0x02	; 2
    1666:	41 e0       	ldi	r20, 0x01	; 1
    1668:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckPins>
    CheckPins(TP3, TP1, TP2);
    166c:	82 e0       	ldi	r24, 0x02	; 2
    166e:	60 e0       	ldi	r22, 0x00	; 0
    1670:	41 e0       	ldi	r20, 0x01	; 1
    1672:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckPins>

    CheckPins(TP2, TP3, TP1);
    1676:	81 e0       	ldi	r24, 0x01	; 1
    1678:	62 e0       	ldi	r22, 0x02	; 2
    167a:	40 e0       	ldi	r20, 0x00	; 0
    167c:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckPins>
    CheckPins(TP3, TP2, TP1);
    1680:	82 e0       	ldi	r24, 0x02	; 2
    1682:	61 e0       	ldi	r22, 0x01	; 1
    1684:	40 e0       	ldi	r20, 0x00	; 0
    1686:	0e 94 9b 0f 	call	0x1f36	; 0x1f36 <CheckPins>

    if (ResistorsFound != 0)
    168a:	90 91 80 02 	lds	r25, 0x0280
    168e:	99 23       	and	r25, r25
    1690:	79 f0       	breq	.+30     	; 0x16b0 <main+0x37a>
    {
        if (resis[ResistorsFound - 1].checked == 0)
    1692:	e9 2f       	mov	r30, r25
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	b3 e0       	ldi	r27, 0x03	; 3
    1698:	ee 0f       	add	r30, r30
    169a:	ff 1f       	adc	r31, r31
    169c:	ba 95       	dec	r27
    169e:	e1 f7       	brne	.-8      	; 0x1698 <main+0x362>
    16a0:	e1 5e       	subi	r30, 0xE1	; 225
    16a2:	fd 4f       	sbci	r31, 0xFD	; 253
    16a4:	87 81       	ldd	r24, Z+7	; 0x07
    16a6:	88 23       	and	r24, r24
    16a8:	19 f4       	brne	.+6      	; 0x16b0 <main+0x37a>
        {
            ResistorsFound--;       // last resistor is not checked in both directions
    16aa:	91 50       	subi	r25, 0x01	; 1
    16ac:	90 93 80 02 	sts	0x0280, r25
    }

    // Capacity measurement is only possible correctly with two Pins connected.
    // A third connected pin will increase the capacity value!
//  if(((PartFound == PART_NONE) || (PartFound == PART_RESISTOR) || (PartFound == PART_DIODE)) ) {
    if (PartFound == PART_NONE)
    16b0:	80 91 18 02 	lds	r24, 0x0218
    16b4:	88 23       	and	r24, r24
    16b6:	e1 f4       	brne	.+56     	; 0x16f0 <main+0x3ba>
    {
        // If no part is found yet, check separate if is is a capacitor
#if FLASHEND > 0x1fff
        lcd_data('C');
    16b8:	83 e4       	ldi	r24, 0x43	; 67
    16ba:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
#endif
        EntladePins();      // discharge capacities
    16be:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
        //measurement of capacities in all 3 combinations
        cap.cval_max = 0;       // set max to zero
    16c2:	10 92 88 02 	sts	0x0288, r1
    16c6:	10 92 89 02 	sts	0x0289, r1
    16ca:	10 92 8a 02 	sts	0x028A, r1
    16ce:	10 92 8b 02 	sts	0x028B, r1
        cap.cpre_max = -12; // set max to pF unit
    16d2:	84 ef       	ldi	r24, 0xF4	; 244
    16d4:	80 93 97 02 	sts	0x0297, r24
        ReadCapacity(TP3, TP1);
    16d8:	82 e0       	ldi	r24, 0x02	; 2
    16da:	60 e0       	ldi	r22, 0x00	; 0
    16dc:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
#if DebugOut != 10
        ReadCapacity(TP3, TP2);
    16e0:	82 e0       	ldi	r24, 0x02	; 2
    16e2:	61 e0       	ldi	r22, 0x01	; 1
    16e4:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
        ReadCapacity(TP2, TP1);
    16e8:	81 e0       	ldi	r24, 0x01	; 1
    16ea:	60 e0       	ldi	r22, 0x00	; 0
    16ec:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
    lcd_line2();
    lcd_line1();
    lcd_clear_line();
    lcd_line1();
#else
    lcd_clear();                // clear total display
    16f0:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
#endif

    _trans = &ntrans;           // default transistor structure to show
    16f4:	70 92 59 02 	sts	0x0259, r7
    16f8:	60 92 58 02 	sts	0x0258, r6
    if (PartFound == PART_THYRISTOR)
    16fc:	80 91 18 02 	lds	r24, 0x0218
    1700:	85 30       	cpi	r24, 0x05	; 5
    1702:	41 f4       	brne	.+16     	; 0x1714 <main+0x3de>
    {
        lcd_MEM_string(Thyristor);      //"Thyristor"
    1704:	85 e8       	ldi	r24, 0x85	; 133
    1706:	90 e0       	ldi	r25, 0x00	; 0
    1708:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        PinLayout(Cathode_char, 'G', 'A');  // CGA= or 123=...
    170c:	83 e4       	ldi	r24, 0x43	; 67
    170e:	67 e4       	ldi	r22, 0x47	; 71
    1710:	41 e4       	ldi	r20, 0x41	; 65
    1712:	09 c0       	rjmp	.+18     	; 0x1726 <main+0x3f0>
                        lcd_draw_trans_pins(90, 48);
#endif
        goto TyUfAusgabe;
    }

    if (PartFound == PART_TRIAC)
    1714:	86 30       	cpi	r24, 0x06	; 6
    1716:	a1 f4       	brne	.+40     	; 0x1740 <main+0x40a>
    {
        lcd_MEM_string(Triac);      //"Triac"
    1718:	8f e7       	ldi	r24, 0x7F	; 127
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        PinLayout('1', 'G', '2');   // CGA= or 123=...
    1720:	81 e3       	ldi	r24, 0x31	; 49
    1722:	67 e4       	ldi	r22, 0x47	; 71
    1724:	42 e3       	ldi	r20, 0x32	; 50
    1726:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <PinLayout>

//gakAusgabe:
//  PinLayout(Cathode_char,'G','A');    // CGA= or 123=...
    TyUfAusgabe:
    #ifdef WITH_THYRISTOR_GATE_V
    lcd_line2(); //2. row
    172a:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
    lcd_MEM_string(Uf_str);     // "Uf="
    172e:	82 e9       	ldi	r24, 0x92	; 146
    1730:	91 e0       	ldi	r25, 0x01	; 1
    1732:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    DisplayValue(ntrans.uBE, -3, 'V', 2);
    1736:	60 91 5e 02 	lds	r22, 0x025E
    173a:	70 91 5f 02 	lds	r23, 0x025F
    173e:	a9 c3       	rjmp	.+1874   	; 0x1e92 <main+0xb5c>
                        lcd_draw_trans_pins(88, 48);
#endif
        goto TyUfAusgabe;
    }

    if (PartFound == PART_CAPACITOR)
    1740:	87 30       	cpi	r24, 0x07	; 7
    1742:	09 f0       	breq	.+2      	; 0x1746 <main+0x410>
    1744:	4e c0       	rjmp	.+156    	; 0x17e2 <main+0x4ac>
    {
//     lcd_MEM_string(Capacitor);
        lcd_testpin(cap.ca);        //Pin number 1
    1746:	80 91 94 02 	lds	r24, 0x0294
    174a:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
        lcd_MEM_string(CapZeich);       // capacitor sign
    174e:	80 ea       	ldi	r24, 0xA0	; 160
    1750:	91 e0       	ldi	r25, 0x01	; 1
    1752:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        lcd_testpin(cap.cb);        //Pin number 2
    1756:	80 91 95 02 	lds	r24, 0x0295
    175a:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
#if FLASHEND > 0x1fff
        GetVloss();         // get Voltage loss of capacitor
    175e:	0e 94 c3 20 	call	0x4186	; 0x4186 <GetVloss>
        if (cap.v_loss != 0)
    1762:	80 91 92 02 	lds	r24, 0x0292
    1766:	90 91 93 02 	lds	r25, 0x0293
    176a:	89 2b       	or	r24, r25
    176c:	79 f0       	breq	.+30     	; 0x178c <main+0x456>
        {
            lcd_MEM_string(VLOSS_str);  // "  Vloss="
    176e:	85 eb       	ldi	r24, 0xB5	; 181
    1770:	91 e0       	ldi	r25, 0x01	; 1
    1772:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            DisplayValue(cap.v_loss, -1, '%', 2);
    1776:	60 91 92 02 	lds	r22, 0x0292
    177a:	70 91 93 02 	lds	r23, 0x0293
    177e:	80 e0       	ldi	r24, 0x00	; 0
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	4f ef       	ldi	r20, 0xFF	; 255
    1784:	25 e2       	ldi	r18, 0x25	; 37
    1786:	02 e0       	ldi	r16, 0x02	; 2
    1788:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
        }
#endif
        lcd_line2();            //2. row
    178c:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        DisplayValue(cap.cval_max, cap.cpre_max, 'F', 4);
    1790:	60 91 88 02 	lds	r22, 0x0288
    1794:	70 91 89 02 	lds	r23, 0x0289
    1798:	80 91 8a 02 	lds	r24, 0x028A
    179c:	90 91 8b 02 	lds	r25, 0x028B
    17a0:	40 91 97 02 	lds	r20, 0x0297
    17a4:	26 e4       	ldi	r18, 0x46	; 70
    17a6:	04 e0       	ldi	r16, 0x04	; 4
    17a8:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
#if FLASHEND > 0x1fff
        cap.esr = GetESR(cap.cb, cap.ca);       // get ESR of capacitor
    17ac:	80 91 95 02 	lds	r24, 0x0295
    17b0:	60 91 94 02 	lds	r22, 0x0294
    17b4:	0e 94 e0 1e 	call	0x3dc0	; 0x3dc0 <GetESR>
    17b8:	90 93 91 02 	sts	0x0291, r25
    17bc:	80 93 90 02 	sts	0x0290, r24
        if (cap.esr < 65530)
    17c0:	8a 5f       	subi	r24, 0xFA	; 250
    17c2:	9f 4f       	sbci	r25, 0xFF	; 255
    17c4:	08 f0       	brcs	.+2      	; 0x17c8 <main+0x492>
    17c6:	6c c3       	rjmp	.+1752   	; 0x1ea0 <main+0xb6a>
        {
            lcd_MEM_string(ESR_str);
    17c8:	8f ea       	ldi	r24, 0xAF	; 175
    17ca:	91 e0       	ldi	r25, 0x01	; 1
    17cc:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            DisplayValue(cap.esr, -2, LCD_CHAR_OMEGA, 2);
    17d0:	60 91 90 02 	lds	r22, 0x0290
    17d4:	70 91 91 02 	lds	r23, 0x0291
    17d8:	80 e0       	ldi	r24, 0x00	; 0
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	4e ef       	ldi	r20, 0xFE	; 254
    17de:	24 ef       	ldi	r18, 0xF4	; 244
    17e0:	5c c3       	rjmp	.+1720   	; 0x1e9a <main+0xb64>
        }
#endif
        goto end;
    }

    if (PartFound == PART_DIODE)
    17e2:	82 30       	cpi	r24, 0x02	; 2
    17e4:	09 f0       	breq	.+2      	; 0x17e8 <main+0x4b2>
    17e6:	ea c0       	rjmp	.+468    	; 0x19bc <main+0x686>
    {
        if (NumOfDiodes == 1)
    17e8:	80 91 16 02 	lds	r24, 0x0216
    17ec:	81 30       	cpi	r24, 0x01	; 1
    17ee:	e1 f5       	brne	.+120    	; 0x1868 <main+0x532>
                lcd_MEM_string(KatAn);  //"-|<-"
                lcd_testpin(diodes.Anode[0]);
            }
#else
            // the higher test pin number is right side
            if (diodes.Anode[0] < diodes.Cathode[0])
    17f0:	90 91 9a 02 	lds	r25, 0x029A
    17f4:	80 91 a0 02 	lds	r24, 0x02A0
    17f8:	98 17       	cp	r25, r24
    17fa:	50 f4       	brcc	.+20     	; 0x1810 <main+0x4da>
            {
                lcd_testpin(diodes.Anode[0]);
    17fc:	89 2f       	mov	r24, r25
    17fe:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(AnKat);  //"->|-"
    1802:	86 ec       	ldi	r24, 0xC6	; 198
    1804:	91 e0       	ldi	r25, 0x01	; 1
    1806:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Cathode[0]);
    180a:	80 91 a0 02 	lds	r24, 0x02A0
    180e:	08 c0       	rjmp	.+16     	; 0x1820 <main+0x4ea>
            }
            else
            {
                lcd_testpin(diodes.Cathode[0]);
    1810:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(KatAn);  //"-|<-"
    1814:	8a ec       	ldi	r24, 0xCA	; 202
    1816:	91 e0       	ldi	r25, 0x01	; 1
    1818:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Anode[0]);
    181c:	80 91 9a 02 	lds	r24, 0x029A
    1820:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
            lcd_testpin(diodes.Anode[0]);
            lcd_MEM_string(AnKat);//"->|-"
            lcd_testpin(diodes.Cathode[0]);
#endif
#if FLASHEND > 0x1fff
            GetIr(diodes.Cathode[0], diodes.Anode[0]);
    1824:	80 91 a0 02 	lds	r24, 0x02A0
    1828:	60 91 9a 02 	lds	r22, 0x029A
    182c:	0e 94 cc 04 	call	0x998	; 0x998 <GetIr>
#endif
            UfAusgabe(0x70);
    1830:	80 e7       	ldi	r24, 0x70	; 112
    1832:	0e 94 42 02 	call	0x484	; 0x484 <UfAusgabe>
            /* load current of capacity is (5V-1.1V)/(470000 Ohm) = 8298nA */
            lcd_MEM_string(GateCap_str);    //"C="
    1836:	8e e7       	ldi	r24, 0x7E	; 126
    1838:	91 e0       	ldi	r25, 0x01	; 1
    183a:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            ReadCapacity(diodes.Cathode[0], diodes.Anode[0]);   // Capacity opposite flow direction
    183e:	80 91 a0 02 	lds	r24, 0x02A0
    1842:	60 91 9a 02 	lds	r22, 0x029A
    1846:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
            DisplayValue(cap.cval, cap.cpre, 'F', 3);
    184a:	60 91 84 02 	lds	r22, 0x0284
    184e:	70 91 85 02 	lds	r23, 0x0285
    1852:	80 91 86 02 	lds	r24, 0x0286
    1856:	90 91 87 02 	lds	r25, 0x0287
    185a:	40 91 96 02 	lds	r20, 0x0296
    185e:	26 e4       	ldi	r18, 0x46	; 70
    1860:	03 e0       	ldi	r16, 0x03	; 3
    1862:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
    1866:	38 c3       	rjmp	.+1648   	; 0x1ed8 <main+0xba2>
            goto end3;
        }
        else if (NumOfDiodes == 2)
    1868:	82 30       	cpi	r24, 0x02	; 2
    186a:	09 f0       	breq	.+2      	; 0x186e <main+0x538>
    186c:	47 c0       	rjmp	.+142    	; 0x18fc <main+0x5c6>
        { // double diode
            lcd_data('2');
    186e:	82 e3       	ldi	r24, 0x32	; 50
    1870:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            lcd_MEM_string(Dioden);     //"diodes "
    1874:	8e ec       	ldi	r24, 0xCE	; 206
    1876:	91 e0       	ldi	r25, 0x01	; 1
    1878:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            if (diodes.Anode[0] == diodes.Anode[1])
    187c:	80 91 9a 02 	lds	r24, 0x029A
    1880:	30 91 9b 02 	lds	r19, 0x029B
    1884:	83 17       	cp	r24, r19
    1886:	99 f4       	brne	.+38     	; 0x18ae <main+0x578>
            { //Common Anode
                lcd_testpin(diodes.Cathode[0]);
    1888:	80 91 a0 02 	lds	r24, 0x02A0
    188c:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(KatAn);  //"-|<-"
    1890:	8a ec       	ldi	r24, 0xCA	; 202
    1892:	91 e0       	ldi	r25, 0x01	; 1
    1894:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Anode[0]);
    1898:	80 91 9a 02 	lds	r24, 0x029A
    189c:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(AnKat);  //"->|-"
    18a0:	86 ec       	ldi	r24, 0xC6	; 198
    18a2:	91 e0       	ldi	r25, 0x01	; 1
    18a4:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Cathode[1]);
    18a8:	80 91 a1 02 	lds	r24, 0x02A1
    18ac:	16 c0       	rjmp	.+44     	; 0x18da <main+0x5a4>
                UfAusgabe(0x01);
                goto end3;
            }
            if (diodes.Cathode[0] == diodes.Cathode[1])
    18ae:	90 91 a0 02 	lds	r25, 0x02A0
    18b2:	20 91 a1 02 	lds	r18, 0x02A1
    18b6:	92 17       	cp	r25, r18
    18b8:	b1 f4       	brne	.+44     	; 0x18e6 <main+0x5b0>
            { //Common Cathode
                lcd_testpin(diodes.Anode[0]);
    18ba:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(AnKat);  //"->|-"
    18be:	86 ec       	ldi	r24, 0xC6	; 198
    18c0:	91 e0       	ldi	r25, 0x01	; 1
    18c2:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Cathode[0]);
    18c6:	80 91 a0 02 	lds	r24, 0x02A0
    18ca:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(KatAn);  //"-|<-"
    18ce:	8a ec       	ldi	r24, 0xCA	; 202
    18d0:	91 e0       	ldi	r25, 0x01	; 1
    18d2:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Anode[1]);
    18d6:	80 91 9b 02 	lds	r24, 0x029B
    18da:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                UfAusgabe(0x01);
    18de:	81 e0       	ldi	r24, 0x01	; 1
    18e0:	0e 94 42 02 	call	0x484	; 0x484 <UfAusgabe>
    18e4:	f9 c2       	rjmp	.+1522   	; 0x1ed8 <main+0xba2>
                goto end3;
//        else if ((diodes.Cathode[0] == diodes.Anode[1]) && (diodes.Cathode[1] == diodes.Anode[0])) 
            }
            if (diodes.Cathode[0] == diodes.Anode[1])
    18e6:	93 17       	cp	r25, r19
    18e8:	11 f4       	brne	.+4      	; 0x18ee <main+0x5b8>
            {
                // normaly two serial diodes are detected as three diodes, but if the threshold is high
                // for both diodes, the third diode is not detected.
                // can also be Antiparallel
                diode_sequence = 0x01;  // 0 1
    18ea:	81 e0       	ldi	r24, 0x01	; 1
    18ec:	04 c0       	rjmp	.+8      	; 0x18f6 <main+0x5c0>
                SerienDiodenAusgabe();
                goto end3;
            }
            if (diodes.Cathode[1] == diodes.Anode[0])
    18ee:	28 17       	cp	r18, r24
    18f0:	09 f0       	breq	.+2      	; 0x18f4 <main+0x5be>
    18f2:	4e c0       	rjmp	.+156    	; 0x1990 <main+0x65a>
            {
                diode_sequence = 0x10;  // 1 0
    18f4:	80 e1       	ldi	r24, 0x10	; 16
    18f6:	80 93 0b 02 	sts	0x020B, r24
    18fa:	47 c0       	rjmp	.+142    	; 0x198a <main+0x654>
                SerienDiodenAusgabe();
                goto end3;
            }
        }
        else if (NumOfDiodes == 3)
    18fc:	83 30       	cpi	r24, 0x03	; 3
    18fe:	09 f0       	breq	.+2      	; 0x1902 <main+0x5cc>
    1900:	47 c0       	rjmp	.+142    	; 0x1990 <main+0x65a>
        {
            //Serial of 2 Diodes; was detected as 3 Diodes
            diode_sequence = 0x33;  // 3 3
    1902:	83 e3       	ldi	r24, 0x33	; 51
    1904:	80 93 0b 02 	sts	0x020B, r24
            /* Check for any constallation of 2 serial diodes:
             Only once the pin No of anyone Cathode is identical of another anode.
             two diodes in series is additionally detected as third big diode.
             */
            if (diodes.Cathode[0] == diodes.Anode[1])
    1908:	90 91 a0 02 	lds	r25, 0x02A0
    190c:	80 91 9b 02 	lds	r24, 0x029B
    1910:	98 17       	cp	r25, r24
    1912:	19 f4       	brne	.+6      	; 0x191a <main+0x5e4>
            {
                diode_sequence = 0x01;  // 0 1
    1914:	81 e0       	ldi	r24, 0x01	; 1
    1916:	80 93 0b 02 	sts	0x020B, r24
            }
            if (diodes.Anode[0] == diodes.Cathode[1])
    191a:	90 91 9a 02 	lds	r25, 0x029A
    191e:	80 91 a1 02 	lds	r24, 0x02A1
    1922:	98 17       	cp	r25, r24
    1924:	19 f4       	brne	.+6      	; 0x192c <main+0x5f6>
            {
                diode_sequence = 0x10;  // 1 0
    1926:	80 e1       	ldi	r24, 0x10	; 16
    1928:	80 93 0b 02 	sts	0x020B, r24
            }
            if (diodes.Cathode[0] == diodes.Anode[2])
    192c:	90 91 a0 02 	lds	r25, 0x02A0
    1930:	80 91 9c 02 	lds	r24, 0x029C
    1934:	98 17       	cp	r25, r24
    1936:	19 f4       	brne	.+6      	; 0x193e <main+0x608>
            {
                diode_sequence = 0x02;  // 0 2
    1938:	82 e0       	ldi	r24, 0x02	; 2
    193a:	80 93 0b 02 	sts	0x020B, r24
            }
            if (diodes.Anode[0] == diodes.Cathode[2])
    193e:	90 91 9a 02 	lds	r25, 0x029A
    1942:	80 91 a2 02 	lds	r24, 0x02A2
    1946:	98 17       	cp	r25, r24
    1948:	19 f4       	brne	.+6      	; 0x1950 <main+0x61a>
            {
                diode_sequence = 0x20;  // 2 0
    194a:	80 e2       	ldi	r24, 0x20	; 32
    194c:	80 93 0b 02 	sts	0x020B, r24
            }
            if (diodes.Cathode[1] == diodes.Anode[2])
    1950:	90 91 a1 02 	lds	r25, 0x02A1
    1954:	80 91 9c 02 	lds	r24, 0x029C
    1958:	98 17       	cp	r25, r24
    195a:	19 f4       	brne	.+6      	; 0x1962 <main+0x62c>
            {
                diode_sequence = 0x12;  // 1 2
    195c:	82 e1       	ldi	r24, 0x12	; 18
    195e:	80 93 0b 02 	sts	0x020B, r24
            }
            if (diodes.Anode[1] == diodes.Cathode[2])
    1962:	90 91 9b 02 	lds	r25, 0x029B
    1966:	80 91 a2 02 	lds	r24, 0x02A2
    196a:	98 17       	cp	r25, r24
    196c:	19 f4       	brne	.+6      	; 0x1974 <main+0x63e>
            {
                diode_sequence = 0x21;  // 2 1
    196e:	81 e2       	ldi	r24, 0x21	; 33
    1970:	80 93 0b 02 	sts	0x020B, r24
            lcd_space();
            u2lcd(diodes.Voltage[2]);
            lcd_line1();
#endif
//        if((ptrans.b<3) && (ptrans.c<3)) 
            if (diode_sequence < 0x22)
    1974:	80 91 0b 02 	lds	r24, 0x020B
    1978:	82 32       	cpi	r24, 0x22	; 34
    197a:	50 f4       	brcc	.+20     	; 0x1990 <main+0x65a>
            {
                lcd_data('3');
    197c:	83 e3       	ldi	r24, 0x33	; 51
    197e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
                lcd_MEM_string(Dioden); //"Diodes "
    1982:	8e ec       	ldi	r24, 0xCE	; 206
    1984:	91 e0       	ldi	r25, 0x01	; 1
    1986:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                SerienDiodenAusgabe();
    198a:	0e 94 58 02 	call	0x4b0	; 0x4b0 <SerienDiodenAusgabe>
    198e:	a4 c2       	rjmp	.+1352   	; 0x1ed8 <main+0xba2>
                goto end3;
            }
        }  // end (NumOfDiodes == 3)
        lcd_MEM_string(Bauteil);        //"Bauteil"
    1990:	8a e7       	ldi	r24, 0x7A	; 122
    1992:	90 e0       	ldi	r25, 0x00	; 0
    1994:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        lcd_MEM_string(Unknown);        //" unbek."
    1998:	8e e8       	ldi	r24, 0x8E	; 142
    199a:	90 e0       	ldi	r25, 0x00	; 0
    199c:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        lcd_line2(); //2. row
    19a0:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        lcd_MEM_string(OrBroken);       //"oder defekt "
    19a4:	87 ea       	ldi	r24, 0xA7	; 167
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        lcd_data(NumOfDiodes + '0');
    19ac:	80 91 16 02 	lds	r24, 0x0216
    19b0:	80 5d       	subi	r24, 0xD0	; 208
    19b2:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        lcd_MEM_string(AnKat);      //"->|-"
    19b6:	86 ec       	ldi	r24, 0xC6	; 198
    19b8:	91 e0       	ldi	r25, 0x01	; 1
    19ba:	66 c2       	rjmp	.+1228   	; 0x1e88 <main+0xb52>
        goto not_known;
        // end (PartFound == PART_DIODE)
    }
    else if (PartFound == PART_TRANSISTOR)
    19bc:	83 30       	cpi	r24, 0x03	; 3
    19be:	09 f0       	breq	.+2      	; 0x19c2 <main+0x68c>
    19c0:	f9 c0       	rjmp	.+498    	; 0x1bb4 <main+0x87e>
    {
#ifdef SEARCH_PARASITIC
        if ((ptrans.count != 0) && (ntrans.count != 0))
    19c2:	80 91 79 02 	lds	r24, 0x0279
    19c6:	88 23       	and	r24, r24
    19c8:	99 f1       	breq	.+102    	; 0x1a30 <main+0x6fa>
    19ca:	80 91 67 02 	lds	r24, 0x0267
    19ce:	88 23       	and	r24, r24
    19d0:	79 f1       	breq	.+94     	; 0x1a30 <main+0x6fa>
        {
            // Special Handling of NPNp and PNPn Transistor.
            // If a protection diode is built on the same structur as the NPN-Transistor,
            // a parasitic PNP-Transistor will be detected.
            ReadCapacity(ntrans.e, ntrans.b);     // read capacity of NPN base-emitter
    19d2:	80 91 66 02 	lds	r24, 0x0266
    19d6:	60 91 64 02 	lds	r22, 0x0264
    19da:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
            n_cval = cap.cval;          // save the found capacity value
    19de:	e0 90 84 02 	lds	r14, 0x0284
    19e2:	f0 90 85 02 	lds	r15, 0x0285
    19e6:	00 91 86 02 	lds	r16, 0x0286
    19ea:	10 91 87 02 	lds	r17, 0x0287
            n_cpre = cap.cpre;          // and dimension
    19ee:	d0 90 96 02 	lds	r13, 0x0296
            ReadCapacity(ptrans.b, ptrans.e);           // read capacity of PNP base-emitter
    19f2:	80 91 76 02 	lds	r24, 0x0276
    19f6:	60 91 78 02 	lds	r22, 0x0278
    19fa:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
            if (((n_cpre == cap.cpre) && (cap.cval > n_cval))
    19fe:	80 91 96 02 	lds	r24, 0x0296
    1a02:	d8 16       	cp	r13, r24
    1a04:	71 f4       	brne	.+28     	; 0x1a22 <main+0x6ec>
    1a06:	80 91 84 02 	lds	r24, 0x0284
    1a0a:	90 91 85 02 	lds	r25, 0x0285
    1a0e:	a0 91 86 02 	lds	r26, 0x0286
    1a12:	b0 91 87 02 	lds	r27, 0x0287
    1a16:	e8 16       	cp	r14, r24
    1a18:	f9 06       	cpc	r15, r25
    1a1a:	0a 07       	cpc	r16, r26
    1a1c:	1b 07       	cpc	r17, r27
    1a1e:	18 f0       	brcs	.+6      	; 0x1a26 <main+0x6f0>
    1a20:	04 c0       	rjmp	.+8      	; 0x1a2a <main+0x6f4>
    1a22:	d8 16       	cp	r13, r24
    1a24:	14 f4       	brge	.+4      	; 0x1a2a <main+0x6f4>
                            || (cap.cpre > n_cpre))
            {
                // the capacity value or dimension of the PNP B-E is greater than the NPN B-E
                PartMode = PART_MODE_PNP;
    1a26:	8d e0       	ldi	r24, 0x0D	; 13
    1a28:	01 c0       	rjmp	.+2      	; 0x1a2c <main+0x6f6>
            }
            else
            {
                PartMode = PART_MODE_NPN;
    1a2a:	8c e0       	ldi	r24, 0x0C	; 12
    1a2c:	80 93 17 02 	sts	0x0217, r24
            }
        }
#endif
//#if FLASHEND > 0x1fff
        // not possible for mega8, change Pin sequence instead.
        if ((ptrans.count != 0) && (ntrans.count != 0)
    1a30:	80 91 79 02 	lds	r24, 0x0279
    1a34:	88 23       	and	r24, r24
    1a36:	79 f0       	breq	.+30     	; 0x1a56 <main+0x720>
    1a38:	80 91 67 02 	lds	r24, 0x0267
    1a3c:	88 23       	and	r24, r24
    1a3e:	59 f0       	breq	.+22     	; 0x1a56 <main+0x720>
    1a40:	4f 99       	sbic	0x09, 7	; 9
    1a42:	09 c0       	rjmp	.+18     	; 0x1a56 <main+0x720>
                        && (!(RST_PIN_REG & (1 << RST_PIN))))
        {
            // if the Start key is still pressed, use the other Transistor
            if (PartMode == PART_MODE_NPN)
    1a44:	80 91 17 02 	lds	r24, 0x0217
    1a48:	8c 30       	cpi	r24, 0x0C	; 12
    1a4a:	11 f4       	brne	.+4      	; 0x1a50 <main+0x71a>
            {
                PartMode = PART_MODE_PNP;   // switch to parasitic transistor
    1a4c:	8d e0       	ldi	r24, 0x0D	; 13
    1a4e:	01 c0       	rjmp	.+2      	; 0x1a52 <main+0x71c>
            }
            else
            {
                PartMode = PART_MODE_NPN;   // switch to parasitic transistor
    1a50:	8c e0       	ldi	r24, 0x0C	; 12
    1a52:	80 93 17 02 	sts	0x0217, r24
            }
        }
//#endif

        if (PartMode == PART_MODE_NPN)
    1a56:	80 91 17 02 	lds	r24, 0x0217
    1a5a:	8c 30       	cpi	r24, 0x0C	; 12
    1a5c:	61 f4       	brne	.+24     	; 0x1a76 <main+0x740>
        {
            lcd_MEM_string(NPN_str);        //"NPN "
    1a5e:	84 e8       	ldi	r24, 0x84	; 132
    1a60:	91 e0       	ldi	r25, 0x01	; 1
    1a62:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            if (ptrans.count != 0)
    1a66:	80 91 79 02 	lds	r24, 0x0279
    1a6a:	88 23       	and	r24, r24
    1a6c:	99 f0       	breq	.+38     	; 0x1a94 <main+0x75e>
            {
                lcd_data('p');      // mark for parasitic PNp
    1a6e:	80 e7       	ldi	r24, 0x70	; 112
    1a70:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
    1a74:	0f c0       	rjmp	.+30     	; 0x1a94 <main+0x75e>
            lcd_draw_trans_pins(90-6, 40);
#endif
        }
        else
        {
            lcd_MEM_string(PNP_str);        //"PNP "
    1a76:	88 e8       	ldi	r24, 0x88	; 136
    1a78:	91 e0       	ldi	r25, 0x01	; 1
    1a7a:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            if (ntrans.count != 0)
    1a7e:	80 91 67 02 	lds	r24, 0x0267
    1a82:	88 23       	and	r24, r24
    1a84:	19 f0       	breq	.+6      	; 0x1a8c <main+0x756>
            {
                lcd_data('n');      // mark for parasitic NPn
    1a86:	8e e6       	ldi	r24, 0x6E	; 110
    1a88:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            }
            _trans = &ptrans;       // change transistor structure
    1a8c:	90 92 59 02 	sts	0x0259, r9
    1a90:	80 92 58 02 	sts	0x0258, r8
                            lcd_pgm_bitmap(bmp_npn_data, 90, 32, 0);
                            lcd_pgm_bitmap(bmp_pnp_data, 90+14, 32+16, 0);      // update for PNP
                            lcd_draw_trans_pins(90-6, 40);
#endif
        }
        lcd_space();
    1a94:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
    1a98:	10 e0       	ldi	r17, 0x00	; 0
    1a9a:	29 c0       	rjmp	.+82     	; 0x1aee <main+0x7b8>
//    if( NumOfDiodes > 2)  //Transistor with protection diode
        for (ii = 0; ii < NumOfDiodes; ii++)
        {
            if ((diodes.Anode[ii] == _trans->b)
    1a9c:	a1 2f       	mov	r26, r17
    1a9e:	b0 e0       	ldi	r27, 0x00	; 0
    1aa0:	e0 91 58 02 	lds	r30, 0x0258
    1aa4:	f0 91 59 02 	lds	r31, 0x0259
    1aa8:	92 85       	ldd	r25, Z+10	; 0x0a
    1aaa:	a6 56       	subi	r26, 0x66	; 102
    1aac:	bd 4f       	sbci	r27, 0xFD	; 253
    1aae:	8c 91       	ld	r24, X
    1ab0:	89 17       	cp	r24, r25
    1ab2:	e1 f0       	breq	.+56     	; 0x1aec <main+0x7b6>
    1ab4:	16 96       	adiw	r26, 0x06	; 6
    1ab6:	8c 91       	ld	r24, X
    1ab8:	89 17       	cp	r24, r25
    1aba:	c1 f0       	breq	.+48     	; 0x1aec <main+0x7b6>
            // Layout with EBC= style
            if(PartMode == PART_MODE_NPN)
#endif
#else
            // Layout with 123= style
            if (((PartMode == PART_MODE_NPN) && (ntrans.c > ntrans.e))
    1abc:	80 91 17 02 	lds	r24, 0x0217
    1ac0:	8c 30       	cpi	r24, 0x0C	; 12
    1ac2:	39 f4       	brne	.+14     	; 0x1ad2 <main+0x79c>
    1ac4:	90 91 65 02 	lds	r25, 0x0265
    1ac8:	80 91 66 02 	lds	r24, 0x0266
    1acc:	89 17       	cp	r24, r25
    1ace:	38 f0       	brcs	.+14     	; 0x1ade <main+0x7a8>
    1ad0:	09 c0       	rjmp	.+18     	; 0x1ae4 <main+0x7ae>
    1ad2:	90 91 77 02 	lds	r25, 0x0277
    1ad6:	80 91 78 02 	lds	r24, 0x0278
    1ada:	98 17       	cp	r25, r24
    1adc:	18 f4       	brcc	.+6      	; 0x1ae4 <main+0x7ae>
                            || ((PartMode != PART_MODE_NPN) && (ptrans.c < ptrans.e)))
            #endif
            {
                lcd_MEM_string(AnKat);  //"->|-"
    1ade:	86 ec       	ldi	r24, 0xC6	; 198
    1ae0:	91 e0       	ldi	r25, 0x01	; 1
    1ae2:	02 c0       	rjmp	.+4      	; 0x1ae8 <main+0x7b2>
            }
            else
            {
                lcd_MEM_string(KatAn);  //"-|<-"
    1ae4:	8a ec       	ldi	r24, 0xCA	; 202
    1ae6:	91 e0       	ldi	r25, 0x01	; 1
    1ae8:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                            lcd_draw_trans_pins(90-6, 40);
#endif
        }
        lcd_space();
//    if( NumOfDiodes > 2)  //Transistor with protection diode
        for (ii = 0; ii < NumOfDiodes; ii++)
    1aec:	1f 5f       	subi	r17, 0xFF	; 255
    1aee:	80 91 16 02 	lds	r24, 0x0216
    1af2:	18 17       	cp	r17, r24
    1af4:	98 f2       	brcs	.-90     	; 0x1a9c <main+0x766>
            else
            {
                lcd_MEM_string(KatAn);  //"-|<-"
            }
        }
        PinLayout('E', 'B', 'C');       //  EBC= or 123=...
    1af6:	85 e4       	ldi	r24, 0x45	; 69
    1af8:	62 e4       	ldi	r22, 0x42	; 66
    1afa:	43 e4       	ldi	r20, 0x43	; 67
    1afc:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <PinLayout>
        lcd_line2(); //2. row
    1b00:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
#ifndef FOUR_LINE_LCD
#ifdef SHOW_ICE
        if (_trans->ice0 > 0)
    1b04:	e0 91 58 02 	lds	r30, 0x0258
    1b08:	f0 91 59 02 	lds	r31, 0x0259
    1b0c:	86 81       	ldd	r24, Z+6	; 0x06
    1b0e:	97 81       	ldd	r25, Z+7	; 0x07
    1b10:	89 2b       	or	r24, r25
    1b12:	99 f0       	breq	.+38     	; 0x1b3a <main+0x804>
        {
            lcd_MEM2_string(ICE0_str);      // "ICE0="
    1b14:	8e ed       	ldi	r24, 0xDE	; 222
    1b16:	91 e0       	ldi	r25, 0x01	; 1
    1b18:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            DisplayValue(_trans->ice0, -5, 'A', 3);
    1b1c:	e0 91 58 02 	lds	r30, 0x0258
    1b20:	f0 91 59 02 	lds	r31, 0x0259
    1b24:	66 81       	ldd	r22, Z+6	; 0x06
    1b26:	77 81       	ldd	r23, Z+7	; 0x07
    1b28:	80 e0       	ldi	r24, 0x00	; 0
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	4b ef       	ldi	r20, 0xFB	; 251
    1b2e:	21 e4       	ldi	r18, 0x41	; 65
    1b30:	03 e0       	ldi	r16, 0x03	; 3
    1b32:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
            wait_for_key_5s_line2();        // wait 5s and clear line 2
    1b36:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>
        }
        if (_trans->ices > 0)
    1b3a:	e0 91 58 02 	lds	r30, 0x0258
    1b3e:	f0 91 59 02 	lds	r31, 0x0259
    1b42:	80 85       	ldd	r24, Z+8	; 0x08
    1b44:	91 85       	ldd	r25, Z+9	; 0x09
    1b46:	89 2b       	or	r24, r25
    1b48:	99 f0       	breq	.+38     	; 0x1b70 <main+0x83a>
        {
            lcd_MEM2_string(ICEs_str);      // "ICEs="
    1b4a:	84 ee       	ldi	r24, 0xE4	; 228
    1b4c:	91 e0       	ldi	r25, 0x01	; 1
    1b4e:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            DisplayValue(_trans->ices, -5, 'A', 3);
    1b52:	e0 91 58 02 	lds	r30, 0x0258
    1b56:	f0 91 59 02 	lds	r31, 0x0259
    1b5a:	60 85       	ldd	r22, Z+8	; 0x08
    1b5c:	71 85       	ldd	r23, Z+9	; 0x09
    1b5e:	80 e0       	ldi	r24, 0x00	; 0
    1b60:	90 e0       	ldi	r25, 0x00	; 0
    1b62:	4b ef       	ldi	r20, 0xFB	; 251
    1b64:	21 e4       	ldi	r18, 0x41	; 65
    1b66:	03 e0       	ldi	r16, 0x03	; 3
    1b68:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
            wait_for_key_5s_line2();        // wait 5s and clear line 2
    1b6c:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>
        }
#endif
#endif
        lcd_MEM_string(hfe_str);        //"B="  (hFE)
    1b70:	81 e8       	ldi	r24, 0x81	; 129
    1b72:	91 e0       	ldi	r25, 0x01	; 1
    1b74:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        DisplayValue(_trans->hfe, 0, 0, 3);
    1b78:	e0 91 58 02 	lds	r30, 0x0258
    1b7c:	f0 91 59 02 	lds	r31, 0x0259
    1b80:	60 81       	ld	r22, Z
    1b82:	71 81       	ldd	r23, Z+1	; 0x01
    1b84:	82 81       	ldd	r24, Z+2	; 0x02
    1b86:	93 81       	ldd	r25, Z+3	; 0x03
    1b88:	40 e0       	ldi	r20, 0x00	; 0
    1b8a:	20 e0       	ldi	r18, 0x00	; 0
    1b8c:	03 e0       	ldi	r16, 0x03	; 3
    1b8e:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
        lcd_space();
    1b92:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>

        lcd_MEM_string(Uf_str);     //"Uf="
    1b96:	82 e9       	ldi	r24, 0x92	; 146
    1b98:	91 e0       	ldi	r25, 0x01	; 1
    1b9a:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        DisplayValue(_trans->uBE, -3, 'V', 3);
    1b9e:	e0 91 58 02 	lds	r30, 0x0258
    1ba2:	f0 91 59 02 	lds	r31, 0x0259
    1ba6:	64 81       	ldd	r22, Z+4	; 0x04
    1ba8:	75 81       	ldd	r23, Z+5	; 0x05
    1baa:	80 e0       	ldi	r24, 0x00	; 0
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	4d ef       	ldi	r20, 0xFD	; 253
    1bb0:	26 e5       	ldi	r18, 0x56	; 86
    1bb2:	74 c1       	rjmp	.+744    	; 0x1e9c <main+0xb66>
#endif
#endif
        goto end;
        // end (PartFound == PART_TRANSISTOR)
    }
    else if (PartFound == PART_FET)
    1bb4:	84 30       	cpi	r24, 0x04	; 4
    1bb6:	09 f0       	breq	.+2      	; 0x1bba <main+0x884>
    1bb8:	c0 c0       	rjmp	.+384    	; 0x1d3a <main+0xa04>
    {   //JFET or MOSFET
        unsigned char fetidx = 0;
        if ((PartMode & P_CHANNEL) == P_CHANNEL)
    1bba:	80 91 17 02 	lds	r24, 0x0217
    1bbe:	84 ff       	sbrs	r24, 4
    1bc0:	08 c0       	rjmp	.+16     	; 0x1bd2 <main+0x89c>
        {
            lcd_data('P');          //P-channel
    1bc2:	80 e5       	ldi	r24, 0x50	; 80
    1bc4:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            _trans = &ptrans;
    1bc8:	90 92 59 02 	sts	0x0259, r9
    1bcc:	80 92 58 02 	sts	0x0258, r8
    1bd0:	03 c0       	rjmp	.+6      	; 0x1bd8 <main+0x8a2>
            fetidx += 1;
        }
        else
        {
            lcd_data('N');          //N-channel
    1bd2:	8e e4       	ldi	r24, 0x4E	; 78
    1bd4:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
//       _trans = &ntrans;  is allready selected as default
        }
        lcd_data('-');
    1bd8:	8d e2       	ldi	r24, 0x2D	; 45
    1bda:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>

        tmp = PartMode & 0x0f;
    1bde:	80 91 17 02 	lds	r24, 0x0217
    1be2:	18 2f       	mov	r17, r24
    1be4:	1f 70       	andi	r17, 0x0F	; 15
        if (tmp == PART_MODE_JFET)
    1be6:	14 30       	cpi	r17, 0x04	; 4
    1be8:	19 f4       	brne	.+6      	; 0x1bf0 <main+0x8ba>
        {
            lcd_MEM_string(jfet_str);   //"JFET"
    1bea:	83 e7       	ldi	r24, 0x73	; 115
    1bec:	91 e0       	ldi	r25, 0x01	; 1
    1bee:	13 c0       	rjmp	.+38     	; 0x1c16 <main+0x8e0>
                            lcd_draw_trans_pins(96-6, 48);
#endif
        }
        else
        {
            if ((PartMode & D_MODE) == D_MODE)
    1bf0:	85 ff       	sbrs	r24, 5
    1bf2:	02 c0       	rjmp	.+4      	; 0x1bf8 <main+0x8c2>
            {
                lcd_data('D');          // N-D or P-D
    1bf4:	84 e4       	ldi	r24, 0x44	; 68
    1bf6:	01 c0       	rjmp	.+2      	; 0x1bfa <main+0x8c4>
                fetidx += 2;
            }
            else
            {
                lcd_data('E');          // N-E or P-E
    1bf8:	85 e4       	ldi	r24, 0x45	; 69
    1bfa:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            }
            if (tmp == (PART_MODE_IGBT))
    1bfe:	13 30       	cpi	r17, 0x03	; 3
    1c00:	41 f4       	brne	.+16     	; 0x1c12 <main+0x8dc>
            {
                lcd_MEM_string(igbt_str);   //"-IGBT"
    1c02:	88 e7       	ldi	r24, 0x78	; 120
    1c04:	91 e0       	ldi	r25, 0x01	; 1
    1c06:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
#endif
            }
        }
        if (tmp == PART_MODE_IGBT)
        {
            PinLayout('E', 'G', 'C');       //  SGD= or 123=...
    1c0a:	85 e4       	ldi	r24, 0x45	; 69
    1c0c:	67 e4       	ldi	r22, 0x47	; 71
    1c0e:	43 e4       	ldi	r20, 0x43	; 67
    1c10:	07 c0       	rjmp	.+14     	; 0x1c20 <main+0x8ea>
                                lcd_draw_trans_pins(82, 48);
#endif
            }
            else
            {
                lcd_MEM_string(mosfet_str); //"-MOS "
    1c12:	8e e6       	ldi	r24, 0x6E	; 110
    1c14:	91 e0       	ldi	r25, 0x01	; 1
    1c16:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        {
            PinLayout('E', 'G', 'C');       //  SGD= or 123=...
        }
        else
        {
            PinLayout('S', 'G', 'D');       //  SGD= or 123=...
    1c1a:	83 e5       	ldi	r24, 0x53	; 83
    1c1c:	67 e4       	ldi	r22, 0x47	; 71
    1c1e:	44 e4       	ldi	r20, 0x44	; 68
    1c20:	0e 94 e1 01 	call	0x3c2	; 0x3c2 <PinLayout>
        }
//    if((NumOfDiodes == 1) && ((PartMode&D_MODE) != D_MODE)) 
        an_cat = 0;
        if (NumOfDiodes == 1)
    1c24:	80 91 16 02 	lds	r24, 0x0216
    1c28:	81 30       	cpi	r24, 0x01	; 1
    1c2a:	09 f0       	breq	.+2      	; 0x1c2e <main+0x8f8>
    1c2c:	45 c0       	rjmp	.+138    	; 0x1cb8 <main+0x982>
            // Layout with SGD= style
            an_cat = (PartMode&P_CHANNEL); /* N or P MOS */
#endif
#else
            // layout with 123= style
            an_cat = (((PartMode & P_CHANNEL) && (ptrans.c < ptrans.e))
    1c2e:	80 91 17 02 	lds	r24, 0x0217
    1c32:	84 ff       	sbrs	r24, 4
    1c34:	09 c0       	rjmp	.+18     	; 0x1c48 <main+0x912>
    1c36:	20 e0       	ldi	r18, 0x00	; 0
    1c38:	30 e0       	ldi	r19, 0x00	; 0
    1c3a:	90 91 77 02 	lds	r25, 0x0277
    1c3e:	80 91 78 02 	lds	r24, 0x0278
    1c42:	98 17       	cp	r25, r24
    1c44:	58 f4       	brcc	.+22     	; 0x1c5c <main+0x926>
    1c46:	08 c0       	rjmp	.+16     	; 0x1c58 <main+0x922>
    1c48:	20 e0       	ldi	r18, 0x00	; 0
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	90 91 65 02 	lds	r25, 0x0265
    1c50:	80 91 66 02 	lds	r24, 0x0266
    1c54:	89 17       	cp	r24, r25
    1c56:	10 f4       	brcc	.+4      	; 0x1c5c <main+0x926>
    1c58:	21 e0       	ldi	r18, 0x01	; 1
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	12 2f       	mov	r17, r18
                            || ((!(PartMode & P_CHANNEL)) && (ntrans.c > ntrans.e)));
#endif
            //  show diode symbol in right direction
            if (an_cat)
    1c5e:	22 23       	and	r18, r18
    1c60:	11 f0       	breq	.+4      	; 0x1c66 <main+0x930>
            {
                lcd_data(LCD_CHAR_DIODE1);  //show Diode symbol >|
    1c62:	81 e0       	ldi	r24, 0x01	; 1
    1c64:	01 c0       	rjmp	.+2      	; 0x1c68 <main+0x932>
            }
            else
            {
                lcd_data(LCD_CHAR_DIODE2);  //show Diode symbol |<
    1c66:	82 e0       	ldi	r24, 0x02	; 2
    1c68:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            }
#ifndef WITH_GRAPHICS
#ifndef FOUR_LINE_LCD
#if FLASHEND > 0x1fff
            // there is enough space for long form of showing protection diode
            lcd_line2();            //2. Row
    1c6c:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
            if (an_cat)
    1c70:	11 23       	and	r17, r17
    1c72:	59 f0       	breq	.+22     	; 0x1c8a <main+0x954>
            {
                lcd_testpin(diodes.Anode[0]);
    1c74:	80 91 9a 02 	lds	r24, 0x029A
    1c78:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(AnKat);  //"->|-"
    1c7c:	86 ec       	ldi	r24, 0xC6	; 198
    1c7e:	91 e0       	ldi	r25, 0x01	; 1
    1c80:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Cathode[0]);
    1c84:	80 91 a0 02 	lds	r24, 0x02A0
    1c88:	0a c0       	rjmp	.+20     	; 0x1c9e <main+0x968>
            }
            else
            {
                lcd_testpin(diodes.Cathode[0]);
    1c8a:	80 91 a0 02 	lds	r24, 0x02A0
    1c8e:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
                lcd_MEM_string(KatAn);  //"-|<-"
    1c92:	8a ec       	ldi	r24, 0xCA	; 202
    1c94:	91 e0       	ldi	r25, 0x01	; 1
    1c96:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                lcd_testpin(diodes.Anode[0]);
    1c9a:	80 91 9a 02 	lds	r24, 0x029A
    1c9e:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
            }
            lcd_space();
    1ca2:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
            lcd_MEM_string(Uf_str);         //"Uf="
    1ca6:	82 e9       	ldi	r24, 0x92	; 146
    1ca8:	91 e0       	ldi	r25, 0x01	; 1
    1caa:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            mVAusgabe(0);
    1cae:	80 e0       	ldi	r24, 0x00	; 0
    1cb0:	0e 94 2e 02 	call	0x45c	; 0x45c <mVAusgabe>
            wait_for_key_5s_line2();        // wait 5s and clear line 2
    1cb4:	0e 94 48 04 	call	0x890	; 0x890 <wait_for_key_5s_line2>
#endif
#endif
#endif
        } /* end if NumOfDiodes == 1 */
        lcd_line2();            //2. Row
    1cb8:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        if ((PartMode & D_MODE) != D_MODE)
    1cbc:	80 91 17 02 	lds	r24, 0x0217
    1cc0:	85 fd       	sbrc	r24, 5
    1cc2:	1d c0       	rjmp	.+58     	; 0x1cfe <main+0x9c8>
        {   //enhancement-MOSFET
            //Gate capacity
            lcd_MEM_string(GateCap_str);        //"C="
    1cc4:	8e e7       	ldi	r24, 0x7E	; 126
    1cc6:	91 e0       	ldi	r25, 0x01	; 1
    1cc8:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            ReadCapacity(_trans->b, _trans->e); //measure capacity
    1ccc:	e0 91 58 02 	lds	r30, 0x0258
    1cd0:	f0 91 59 02 	lds	r31, 0x0259
    1cd4:	82 85       	ldd	r24, Z+10	; 0x0a
    1cd6:	64 85       	ldd	r22, Z+12	; 0x0c
    1cd8:	0e 94 9b 18 	call	0x3136	; 0x3136 <ReadCapacity>
            DisplayValue(cap.cval, cap.cpre, 'F', 3);
    1cdc:	60 91 84 02 	lds	r22, 0x0284
    1ce0:	70 91 85 02 	lds	r23, 0x0285
    1ce4:	80 91 86 02 	lds	r24, 0x0286
    1ce8:	90 91 87 02 	lds	r25, 0x0287
    1cec:	40 91 96 02 	lds	r20, 0x0296
    1cf0:	26 e4       	ldi	r18, 0x46	; 70
    1cf2:	03 e0       	ldi	r16, 0x03	; 3
    1cf4:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
            lcd_MEM_string(vt_str);     // "Vt="
    1cf8:	86 e9       	ldi	r24, 0x96	; 150
    1cfa:	91 e0       	ldi	r25, 0x01	; 1
    1cfc:	15 c0       	rjmp	.+42     	; 0x1d28 <main+0x9f2>
        }
        else
        {
            lcd_data('I');
    1cfe:	89 e4       	ldi	r24, 0x49	; 73
    1d00:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            lcd_data('=');
    1d04:	8d e3       	ldi	r24, 0x3D	; 61
    1d06:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            DisplayValue(_trans->current, -5, 'A', 2);
    1d0a:	e0 91 58 02 	lds	r30, 0x0258
    1d0e:	f0 91 59 02 	lds	r31, 0x0259
    1d12:	66 81       	ldd	r22, Z+6	; 0x06
    1d14:	77 81       	ldd	r23, Z+7	; 0x07
    1d16:	80 e0       	ldi	r24, 0x00	; 0
    1d18:	90 e0       	ldi	r25, 0x00	; 0
    1d1a:	4b ef       	ldi	r20, 0xFB	; 251
    1d1c:	21 e4       	ldi	r18, 0x41	; 65
    1d1e:	02 e0       	ldi	r16, 0x02	; 2
    1d20:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
            lcd_MEM_string(Vgs_str);        // " Vg="
    1d24:	8b e9       	ldi	r24, 0x9B	; 155
    1d26:	91 e0       	ldi	r25, 0x01	; 1
    1d28:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        }
        //Gate-threshold voltage
        DisplayValue(_trans->gthvoltage, -3, 'V', 2);
    1d2c:	e0 91 58 02 	lds	r30, 0x0258
    1d30:	f0 91 59 02 	lds	r31, 0x0259
    1d34:	60 85       	ldd	r22, Z+8	; 0x08
    1d36:	71 85       	ldd	r23, Z+9	; 0x09
    1d38:	ac c0       	rjmp	.+344    	; 0x1e92 <main+0xb5c>
#endif
        goto end;
        // end (PartFound == PART_FET)
    }
//   if(PartFound == PART_RESISTOR)
    resistor_out: if (ResistorsFound != 0)
    1d3a:	60 91 80 02 	lds	r22, 0x0280
    1d3e:	66 23       	and	r22, r22
    1d40:	09 f4       	brne	.+2      	; 0x1d44 <main+0xa0e>
    1d42:	96 c0       	rjmp	.+300    	; 0x1e70 <main+0xb3a>
    {
        ii = 0;
        if (ResistorsFound == 1)
    1d44:	61 30       	cpi	r22, 0x01	; 1
    1d46:	71 f4       	brne	.+28     	; 0x1d64 <main+0xa2e>
        { // single resistor
            lcd_testpin(resis[0].rb);   //Pin-number 1
    1d48:	80 91 2c 02 	lds	r24, 0x022C
    1d4c:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
            lcd_MEM_string(Resistor_str);
    1d50:	83 ed       	ldi	r24, 0xD3	; 211
    1d52:	91 e0       	ldi	r25, 0x01	; 1
    1d54:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            lcd_testpin(resis[0].ra);       //Pin-number 2
    1d58:	80 91 2b 02 	lds	r24, 0x022B
    1d5c:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
    1d60:	10 e0       	ldi	r17, 0x00	; 0
    1d62:	54 c0       	rjmp	.+168    	; 0x1e0c <main+0xad6>
        }
        else
        { // R-Max suchen
            if (resis[1].rx > resis[0].rx)
    1d64:	20 91 2f 02 	lds	r18, 0x022F
    1d68:	30 91 30 02 	lds	r19, 0x0230
    1d6c:	40 91 31 02 	lds	r20, 0x0231
    1d70:	50 91 32 02 	lds	r21, 0x0232
    1d74:	80 91 27 02 	lds	r24, 0x0227
    1d78:	90 91 28 02 	lds	r25, 0x0228
    1d7c:	a0 91 29 02 	lds	r26, 0x0229
    1d80:	b0 91 2a 02 	lds	r27, 0x022A
                ii = 1;
            if (ResistorsFound == 2)
    1d84:	62 30       	cpi	r22, 0x02	; 2
    1d86:	69 f1       	breq	.+90     	; 0x1de2 <main+0xaac>
    1d88:	10 e0       	ldi	r17, 0x00	; 0
    1d8a:	82 17       	cp	r24, r18
    1d8c:	93 07       	cpc	r25, r19
    1d8e:	a4 07       	cpc	r26, r20
    1d90:	b5 07       	cpc	r27, r21
    1d92:	08 f4       	brcc	.+2      	; 0x1d96 <main+0xa60>
    1d94:	11 e0       	ldi	r17, 0x01	; 1
            {
                ii = 2;
            }
            else
            {
                if (resis[2].rx > resis[ii].rx)
    1d96:	e1 2f       	mov	r30, r17
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	a3 e0       	ldi	r26, 0x03	; 3
    1d9c:	ee 0f       	add	r30, r30
    1d9e:	ff 1f       	adc	r31, r31
    1da0:	aa 95       	dec	r26
    1da2:	e1 f7       	brne	.-8      	; 0x1d9c <main+0xa66>
    1da4:	e9 5d       	subi	r30, 0xD9	; 217
    1da6:	fd 4f       	sbci	r31, 0xFD	; 253
    1da8:	20 91 37 02 	lds	r18, 0x0237
    1dac:	30 91 38 02 	lds	r19, 0x0238
    1db0:	40 91 39 02 	lds	r20, 0x0239
    1db4:	50 91 3a 02 	lds	r21, 0x023A
    1db8:	80 81       	ld	r24, Z
    1dba:	91 81       	ldd	r25, Z+1	; 0x01
    1dbc:	a2 81       	ldd	r26, Z+2	; 0x02
    1dbe:	b3 81       	ldd	r27, Z+3	; 0x03
    1dc0:	82 17       	cp	r24, r18
    1dc2:	93 07       	cpc	r25, r19
    1dc4:	a4 07       	cpc	r26, r20
    1dc6:	b5 07       	cpc	r27, r21
    1dc8:	60 f0       	brcs	.+24     	; 0x1de2 <main+0xaac>
            }
            char x = '1';
            char y = '3';
            char z = '2';

            if (ii == 1)
    1dca:	11 30       	cpi	r17, 0x01	; 1
    1dcc:	29 f0       	breq	.+10     	; 0x1dd8 <main+0xaa2>
    1dce:	81 e3       	ldi	r24, 0x31	; 49
    1dd0:	03 e3       	ldi	r16, 0x33	; 51
    1dd2:	72 e3       	ldi	r23, 0x32	; 50
    1dd4:	f7 2e       	mov	r15, r23
    1dd6:	0a c0       	rjmp	.+20     	; 0x1dec <main+0xab6>
    1dd8:	81 e3       	ldi	r24, 0x31	; 49
    1dda:	02 e3       	ldi	r16, 0x32	; 50
    1ddc:	63 e3       	ldi	r22, 0x33	; 51
    1dde:	f6 2e       	mov	r15, r22
    1de0:	05 c0       	rjmp	.+10     	; 0x1dec <main+0xab6>
    1de2:	82 e3       	ldi	r24, 0x32	; 50
    1de4:	01 e3       	ldi	r16, 0x31	; 49
    1de6:	53 e3       	ldi	r21, 0x33	; 51
    1de8:	f5 2e       	mov	r15, r21
    1dea:	12 e0       	ldi	r17, 0x02	; 2
            {
                x = '2';
                y = '1';
                z = '3';
            }
            lcd_data(x);
    1dec:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            lcd_MEM_string(Resistor_str);    // -[=]-
    1df0:	83 ed       	ldi	r24, 0xD3	; 211
    1df2:	91 e0       	ldi	r25, 0x01	; 1
    1df4:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            lcd_data(y);
    1df8:	80 2f       	mov	r24, r16
    1dfa:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
            lcd_MEM_string(Resistor_str);    // -[=]-
    1dfe:	83 ed       	ldi	r24, 0xD3	; 211
    1e00:	91 e0       	ldi	r25, 0x01	; 1
    1e02:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
            lcd_data(z);
    1e06:	8f 2d       	mov	r24, r15
    1e08:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        else
        {
            lcd_line2(); //2. row
        }
#else
        lcd_line2(); //2. row
    1e0c:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
#endif
        if (ResistorsFound == 1)
    1e10:	80 91 80 02 	lds	r24, 0x0280
    1e14:	81 30       	cpi	r24, 0x01	; 1
    1e16:	d1 f4       	brne	.+52     	; 0x1e4c <main+0xb16>
        {
#if FLASHEND > 0x1fff
            ReadInductance(); // measure inductance, possible only with single R<2.1k
    1e18:	0e 94 86 1c 	call	0x390c	; 0x390c <ReadInductance>
            RvalOut(0);
    1e1c:	80 e0       	ldi	r24, 0x00	; 0
    1e1e:	0e 94 08 02 	call	0x410	; 0x410 <RvalOut>
            if (inductor_lpre != 0)
    1e22:	80 91 00 02 	lds	r24, 0x0200
    1e26:	88 23       	and	r24, r24
    1e28:	d9 f1       	breq	.+118    	; 0x1ea0 <main+0xb6a>
            {
                // resistor have also Inductance
                lcd_MEM_string(Lis_str);    // "L="
    1e2a:	8d eb       	ldi	r24, 0xBD	; 189
    1e2c:	91 e0       	ldi	r25, 0x01	; 1
    1e2e:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
                DisplayValue(inductor_lx, inductor_lpre, 'H', 3);   // output inductance
    1e32:	60 91 07 02 	lds	r22, 0x0207
    1e36:	70 91 08 02 	lds	r23, 0x0208
    1e3a:	80 91 09 02 	lds	r24, 0x0209
    1e3e:	90 91 0a 02 	lds	r25, 0x020A
    1e42:	40 91 00 02 	lds	r20, 0x0200
    1e46:	28 e4       	ldi	r18, 0x48	; 72
    1e48:	03 e0       	ldi	r16, 0x03	; 3
    1e4a:	28 c0       	rjmp	.+80     	; 0x1e9c <main+0xb66>
#endif
        }
        else
        {
            // output resistor values in right order
            if (ii == 0)
    1e4c:	11 23       	and	r17, r17
    1e4e:	11 f4       	brne	.+4      	; 0x1e54 <main+0xb1e>
            {
                RvalOut(1);
    1e50:	81 e0       	ldi	r24, 0x01	; 1
    1e52:	03 c0       	rjmp	.+6      	; 0x1e5a <main+0xb24>
                RvalOut(2);
            }
            if (ii == 1)
    1e54:	11 30       	cpi	r17, 0x01	; 1
    1e56:	39 f4       	brne	.+14     	; 0x1e66 <main+0xb30>
            {
                RvalOut(0);
    1e58:	80 e0       	ldi	r24, 0x00	; 0
    1e5a:	0e 94 08 02 	call	0x410	; 0x410 <RvalOut>
                RvalOut(2);
    1e5e:	82 e0       	ldi	r24, 0x02	; 2
    1e60:	0e 94 08 02 	call	0x410	; 0x410 <RvalOut>
    1e64:	1d c0       	rjmp	.+58     	; 0x1ea0 <main+0xb6a>
            }
            if (ii == 2)
            {
                RvalOut(0);
    1e66:	80 e0       	ldi	r24, 0x00	; 0
    1e68:	0e 94 08 02 	call	0x410	; 0x410 <RvalOut>
                RvalOut(1);
    1e6c:	81 e0       	ldi	r24, 0x01	; 1
    1e6e:	f8 cf       	rjmp	.-16     	; 0x1e60 <main+0xb2a>
        }
        goto end;

    } // end (PartFound == PART_RESISTOR)

    lcd_MEM_string(TestFailed1);    //"Kein,unbek. oder"
    1e70:	87 e9       	ldi	r24, 0x97	; 151
    1e72:	90 e0       	ldi	r25, 0x00	; 0
    1e74:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    lcd_line2(); //2. row
    1e78:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
#if defined(LANG_ITALIAN)               //italiano
    lcd_MEM_string(Bauteil);//"campione"
  lcd_space();
    lcd_MEM_string(TestFailed2);//"guasto "
#else
    lcd_MEM_string(TestFailed2);        //"defektes "
    1e7c:	81 e7       	ldi	r24, 0x71	; 113
    1e7e:	90 e0       	ldi	r25, 0x00	; 0
    1e80:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    lcd_MEM_string(Bauteil);        //"Bauteil"
    1e84:	8a e7       	ldi	r24, 0x7A	; 122
    1e86:	90 e0       	ldi	r25, 0x00	; 0
    1e88:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    1e8c:	28 e8       	ldi	r18, 0x88	; 136
    1e8e:	33 e1       	ldi	r19, 0x13	; 19
    1e90:	0b c0       	rjmp	.+22     	; 0x1ea8 <main+0xb72>
//  PinLayout(Cathode_char,'G','A');    // CGA= or 123=...
    TyUfAusgabe:
    #ifdef WITH_THYRISTOR_GATE_V
    lcd_line2(); //2. row
    lcd_MEM_string(Uf_str);     // "Uf="
    DisplayValue(ntrans.uBE, -3, 'V', 2);
    1e92:	80 e0       	ldi	r24, 0x00	; 0
    1e94:	90 e0       	ldi	r25, 0x00	; 0
    1e96:	4d ef       	ldi	r20, 0xFD	; 253
    1e98:	26 e5       	ldi	r18, 0x56	; 86
    1e9a:	02 e0       	ldi	r16, 0x02	; 2
    1e9c:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
    end:
    #if POWER_OFF+0 > 1
    empty_count = 0;        // reset counter, if part is found
    mess_count++;// count measurements
#endif
    max_time = display_time;    // full specified wait time
    1ea0:	20 91 10 02 	lds	r18, 0x0210
    1ea4:	30 91 11 02 	lds	r19, 0x0211

    end2:
    ADC_DDR = (1 << TPREF) | TXD_MSK; // switch pin with reference to GND, release relay
    1ea8:	80 e1       	ldi	r24, 0x10	; 16
    1eaa:	87 b9       	out	0x07, r24	; 7
    while (!(RST_PIN_REG & (1 << RST_PIN)))
    1eac:	4f 9b       	sbis	0x09, 7	; 9
    1eae:	fe cf       	rjmp	.-4      	; 0x1eac <main+0xb76>
        ;   //wait ,until button is released
#ifdef WITH_ROTARY_SWITCH
        wait_again:
#endif
    ii = wait_for_key_ms(max_time);
    1eb0:	c9 01       	movw	r24, r18
    1eb2:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
#endif
#ifdef WITH_MENU
#ifdef WITH_ROTARY_SWITCH
    if ((ii >=50) || (rotary.incre > 2))
#else
    if (ii >= 50)
    1eb6:	82 33       	cpi	r24, 0x32	; 50
    1eb8:	18 f0       	brcs	.+6      	; 0x1ec0 <main+0xb8a>
#endif
    {
        // menu selected by long key press or rotary switch
        function_menu();// start the function menu
    1eba:	0e 94 9b 26 	call	0x4d36	; 0x4d36 <function_menu>
    1ebe:	dd ca       	rjmp	.-2630   	; 0x147a <main+0x144>
        goto start;
    }
#endif
    if (ii != 0)
    1ec0:	88 23       	and	r24, r24
    1ec2:	09 f0       	breq	.+2      	; 0x1ec6 <main+0xb90>
    1ec4:	da ca       	rjmp	.-2636   	; 0x147a <main+0x144>
    }
#endif
    // only one Measurement requested, shut off
#if FLASHEND > 0x3fff
    // look, if the tester is uncalibrated (C-source will be included directly)
    lcd_cursor_off();
    1ec6:	8c e0       	ldi	r24, 0x0C	; 12
    1ec8:	0e 94 4c 01 	call	0x298	; 0x298 <lcd_command>
#endif
//  MCUSR = 0;
#if (LCD_ST_TYPE == 7565)
    lcd_powersave();        // set graphical display to power save mode
#endif
    ON_PORT &= ~(1<<ON_PIN);        //switch off power
    1ecc:	5e 98       	cbi	0x0b, 6	; 11
    wait_for_key_ms(0);//never ending loop
    1ece:	80 e0       	ldi	r24, 0x00	; 0
    1ed0:	90 e0       	ldi	r25, 0x00	; 0
    1ed2:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
    1ed6:	19 c0       	rjmp	.+50     	; 0x1f0a <main+0xbd4>
#endif
    return 0;

end3:
    // the diode  is already shown on the LCD
    if (ResistorsFound == 0)
    1ed8:	80 91 80 02 	lds	r24, 0x0280
    1edc:	88 23       	and	r24, r24
    1ede:	01 f3       	breq	.-64     	; 0x1ea0 <main+0xb6a>
        goto end;

    ADC_DDR = (1 << TPREF) | TXD_MSK; // switch pin with reference to GND, release relay
    1ee0:	80 e1       	ldi	r24, 0x10	; 16
    1ee2:	87 b9       	out	0x07, r24	; 7
    // there is one resistor or more detected
#ifdef FOUR_LINE_LCD
    ADC_DDR = TXD_MSK;  // switch pin with reference to input, activate relay
    lcd_line3();
#else
    wait_for_key_ms(display_time);
    1ee4:	80 91 10 02 	lds	r24, 0x0210
    1ee8:	90 91 11 02 	lds	r25, 0x0211
    1eec:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
    ADC_DDR = TXD_MSK;  // switch pin with reference to input, activate relay
    1ef0:	17 b8       	out	0x07, r1	; 7
    lcd_clear();
    1ef2:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
//#if FLASHEND > 0x1fff
    lcd_data('0' + NumOfDiodes);
    1ef6:	80 91 16 02 	lds	r24, 0x0216
    1efa:	80 5d       	subi	r24, 0xD0	; 208
    1efc:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
    lcd_MEM_string(Dioden); //"Diodes "
    1f00:	8e ec       	ldi	r24, 0xCE	; 206
    1f02:	91 e0       	ldi	r25, 0x01	; 1
    1f04:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    1f08:	18 cf       	rjmp	.-464    	; 0x1d3a <main+0xa04>
//#endif
#endif
    goto resistor_out;
}   // end main
    1f0a:	80 e0       	ldi	r24, 0x00	; 0
    1f0c:	90 e0       	ldi	r25, 0x00	; 0
    1f0e:	28 96       	adiw	r28, 0x08	; 8
    1f10:	0f b6       	in	r0, 0x3f	; 63
    1f12:	f8 94       	cli
    1f14:	de bf       	out	0x3e, r29	; 62
    1f16:	0f be       	out	0x3f, r0	; 63
    1f18:	cd bf       	out	0x3d, r28	; 61
    1f1a:	cf 91       	pop	r28
    1f1c:	df 91       	pop	r29
    1f1e:	1f 91       	pop	r17
    1f20:	0f 91       	pop	r16
    1f22:	ff 90       	pop	r15
    1f24:	ef 90       	pop	r14
    1f26:	df 90       	pop	r13
    1f28:	bf 90       	pop	r11
    1f2a:	af 90       	pop	r10
    1f2c:	9f 90       	pop	r9
    1f2e:	8f 90       	pop	r8
    1f30:	7f 90       	pop	r7
    1f32:	6f 90       	pop	r6
    1f34:	08 95       	ret

00001f36 <CheckPins>:
#include <stdlib.h>
#include "Transistortester.h"

//******************************************************************
void CheckPins(uint8_t HighPin, uint8_t LowPin, uint8_t TristatePin)
  {
    1f36:	a5 e1       	ldi	r26, 0x15	; 21
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	e1 ea       	ldi	r30, 0xA1	; 161
    1f3c:	ff e0       	ldi	r31, 0x0F	; 15
    1f3e:	0c 94 7f 32 	jmp	0x64fe	; 0x64fe <__prologue_saves__>
    1f42:	89 8b       	std	Y+17, r24	; 0x11
    1f44:	6a 8b       	std	Y+18, r22	; 0x12
    1f46:	4b 8b       	std	Y+19, r20	; 0x13
  /*
    switch HighPin directls to VCC 
    switch R_L port for LowPin to GND 
    TristatePin remains switched to input , no action required 
  */
  wdt_reset();
    1f48:	a8 95       	wdr
//  #define RR680MI resis680mi
//#else
//  #define RR680PL (R_L_VAL + PIN_RP)
//  #define RR680MI (R_L_VAL + PIN_RM)
//#endif
  LoPinRL = pgm_read_byte(&PinRLtab[LowPin]);		// instruction for LowPin R_L
    1f4a:	26 2f       	mov	r18, r22
    1f4c:	30 e0       	ldi	r19, 0x00	; 0
    1f4e:	f9 01       	movw	r30, r18
    1f50:	e7 51       	subi	r30, 0x17	; 23
    1f52:	fe 4f       	sbci	r31, 0xFE	; 254
    1f54:	54 91       	lpm	r21, Z+
    1f56:	5f 87       	std	Y+15, r21	; 0x0f
#if FLASHEND > 0x3fff
  LoPinRH = pgm_read_byte(&PinRHtab[LowPin]);		// instruction for LowPin R_H
    1f58:	f9 01       	movw	r30, r18
    1f5a:	e4 51       	subi	r30, 0x14	; 20
    1f5c:	fe 4f       	sbci	r31, 0xFE	; 254
    1f5e:	84 91       	lpm	r24, Z+
    1f60:	8e 87       	std	Y+14, r24	; 0x0e
#else
  LoPinRH = LoPinRL + LoPinRL;				// instruction for LowPin R_H
#endif
  TriPinRL = pgm_read_byte(&PinRLtab[TristatePin]);	// instruction for TristatePin R_L
    1f62:	9b 89       	ldd	r25, Y+19	; 0x13
    1f64:	69 2f       	mov	r22, r25
    1f66:	70 e0       	ldi	r23, 0x00	; 0
    1f68:	cb 01       	movw	r24, r22
    1f6a:	87 51       	subi	r24, 0x17	; 23
    1f6c:	9e 4f       	sbci	r25, 0xFE	; 254
    1f6e:	fc 01       	movw	r30, r24
    1f70:	f4 91       	lpm	r31, Z+
    1f72:	fd 87       	std	Y+13, r31	; 0x0d
#if FLASHEND > 0x3fff
  TriPinRH = pgm_read_byte(&PinRHtab[TristatePin]);	// instruction for TristatePin R_H
    1f74:	64 51       	subi	r22, 0x14	; 20
    1f76:	7e 4f       	sbci	r23, 0xFE	; 254
    1f78:	fb 01       	movw	r30, r22
    1f7a:	f4 91       	lpm	r31, Z+
    1f7c:	fc 87       	std	Y+12, r31	; 0x0c
#else
  TriPinRH = TriPinRL + TriPinRL;			// instruction for TristatePin R_H
#endif
  HiPinRL = pgm_read_byte(&PinRLtab[HighPin]);		// instruction for HighPin R_L
    1f7e:	49 89       	ldd	r20, Y+17	; 0x11
    1f80:	64 2f       	mov	r22, r20
    1f82:	70 e0       	ldi	r23, 0x00	; 0
    1f84:	cb 01       	movw	r24, r22
    1f86:	87 51       	subi	r24, 0x17	; 23
    1f88:	9e 4f       	sbci	r25, 0xFE	; 254
    1f8a:	fc 01       	movw	r30, r24
    1f8c:	f4 91       	lpm	r31, Z+
    1f8e:	fb 87       	std	Y+11, r31	; 0x0b
#if FLASHEND > 0x3fff
  HiPinRH = pgm_read_byte(&PinRHtab[HighPin]);		// instruction for HighPin R_H
    1f90:	cb 01       	movw	r24, r22
    1f92:	84 51       	subi	r24, 0x14	; 20
    1f94:	9e 4f       	sbci	r25, 0xFE	; 254
    1f96:	fc 01       	movw	r30, r24
    1f98:	f4 91       	lpm	r31, Z+
    1f9a:	fa 87       	std	Y+10, r31	; 0x0a
#else
  HiPinRH = HiPinRL + HiPinRL;				// instruction for HighPin R_H
#endif

  HiADCp = pgm_read_byte(&PinADCtab[HighPin]);		// instruction for ADC High-Pin, including | TXD_VAL 
    1f9c:	61 51       	subi	r22, 0x11	; 17
    1f9e:	7e 4f       	sbci	r23, 0xFE	; 254
    1fa0:	fb 01       	movw	r30, r22
    1fa2:	f4 91       	lpm	r31, Z+
    1fa4:	f9 87       	std	Y+9, r31	; 0x09
  LoADCp = pgm_read_byte(&PinADCtab[LowPin]);		// instruction for ADC Low-Pin, including | TXD_VAL
    1fa6:	21 51       	subi	r18, 0x11	; 17
    1fa8:	3e 4f       	sbci	r19, 0xFE	; 254
    1faa:	f9 01       	movw	r30, r18
    1fac:	f4 91       	lpm	r31, Z+
    1fae:	f8 87       	std	Y+8, r31	; 0x08
     adc.vCEs = adc.lp2;
  } else {
     if ((adc.vCEs+288) > adc.lp2) goto checkDiode;	// no significant change
  }
#else
  R_PORT = TriPinRL;			//resistor-Port TriState to 1
    1fb0:	2d 85       	ldd	r18, Y+13	; 0x0d
    1fb2:	25 b9       	out	0x05, r18	; 5
  R_DDR = LoPinRL | TriPinRL;		// resistor-Port Low-Pin to 0
    1fb4:	25 2b       	or	r18, r21
    1fb6:	28 8b       	std	Y+16, r18	; 0x10
    1fb8:	24 b9       	out	0x04, r18	; 4
  ADC_DDR = HiADCm;		//High-Pin to output
    1fba:	39 85       	ldd	r19, Y+9	; 0x09
    1fbc:	37 b9       	out	0x07, r19	; 7
  ADC_PORT = HiADCp;		//High-Pin fix to Vcc
    1fbe:	38 b9       	out	0x08, r19	; 8
  //for some MOSFET the gate (TristatePin) must be discharged
  adc.vCEs = W5msReadADC(LowPin);	// lp1 is the voltage at 680 Ohm with + Gate
    1fc0:	8a 89       	ldd	r24, Y+18	; 0x12
    1fc2:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    1fc6:	9f 83       	std	Y+7, r25	; 0x07
    1fc8:	8e 83       	std	Y+6, r24	; 0x06
  R_DDR = LoPinRL;	
    1fca:	4f 85       	ldd	r20, Y+15	; 0x0f
    1fcc:	44 b9       	out	0x04, r20	; 4
  adc.lp_otr = W5msReadADC(LowPin);	//read voltage of Low-Pin  , without Gate current (+)
    1fce:	8a 89       	ldd	r24, Y+18	; 0x12
    1fd0:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    1fd4:	2c 01       	movw	r4, r24
  R_DDR = 0;
    1fd6:	14 b8       	out	0x04, r1	; 4
  wait5ms();				// release all current (clear TRIAC and Thyristor)
    1fd8:	0e 94 65 03 	call	0x6ca	; 0x6ca <wait5ms>
  R_PORT = 0;
    1fdc:	15 b8       	out	0x05, r1	; 5
  R_DDR = LoPinRL | TriPinRL;		// start current again
    1fde:	58 89       	ldd	r21, Y+16	; 0x10
    1fe0:	54 b9       	out	0x04, r21	; 4
  adc.lp2 = W5msReadADC(LowPin);	// lp2 is the voltage at 680 Ohm with - Gate
    1fe2:	8a 89       	ldd	r24, Y+18	; 0x12
    1fe4:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    1fe8:	9c 01       	movw	r18, r24
  if (adc.lp2 < adc.vCEs) {
    1fea:	8e 81       	ldd	r24, Y+6	; 0x06
    1fec:	9f 81       	ldd	r25, Y+7	; 0x07
    1fee:	28 17       	cp	r18, r24
    1ff0:	39 07       	cpc	r19, r25
    1ff2:	50 f5       	brcc	.+84     	; 0x2048 <CheckPins+0x112>
     // current is lower with Gate switched to 0
     if ((adc.lp2+288) > adc.vCEs) goto checkDiode;	// no significant change
    1ff4:	20 5e       	subi	r18, 0xE0	; 224
    1ff6:	3e 4f       	sbci	r19, 0xFE	; 254
    1ff8:	82 17       	cp	r24, r18
    1ffa:	93 07       	cpc	r25, r19
    1ffc:	08 f4       	brcc	.+2      	; 0x2000 <CheckPins+0xca>
    1ffe:	72 c4       	rjmp	.+2276   	; 0x28e4 <CheckPins+0x9ae>
     // switch to common emitter for NPN or N-channel FET
     ADC_DDR = LoADCm;		//Low-Pin to output
    2000:	98 85       	ldd	r25, Y+8	; 0x08
    2002:	97 b9       	out	0x07, r25	; 7
     ADC_PORT = TXD_VAL;		//Low-Pin fix to GND
    2004:	18 b8       	out	0x08, r1	; 8
     R_PORT = HiPinRL;			//resistor-Port High-Pin to +, TriState to 0
    2006:	ab 85       	ldd	r26, Y+11	; 0x0b
    2008:	a5 b9       	out	0x05, r26	; 5
     R_DDR = HiPinRL | TriPinRL;	// resistor-Port High-Pin to 1
    200a:	8a 2f       	mov	r24, r26
    200c:	bd 85       	ldd	r27, Y+13	; 0x0d
    200e:	8b 2b       	or	r24, r27
    2010:	84 b9       	out	0x04, r24	; 4
     adc.vCEs = ADCconfig.U_AVCC - W5msReadADC(HighPin);	// voltage at 680 Ohm with - Gate
    2012:	e0 91 43 02 	lds	r30, 0x0243
    2016:	f0 91 44 02 	lds	r31, 0x0244
    201a:	ff 83       	std	Y+7, r31	; 0x07
    201c:	ee 83       	std	Y+6, r30	; 0x06
    201e:	89 89       	ldd	r24, Y+17	; 0x11
    2020:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2024:	2e 81       	ldd	r18, Y+6	; 0x06
    2026:	3f 81       	ldd	r19, Y+7	; 0x07
    2028:	28 1b       	sub	r18, r24
    202a:	39 0b       	sbc	r19, r25
    202c:	3f 83       	std	Y+7, r19	; 0x07
    202e:	2e 83       	std	Y+6, r18	; 0x06
     R_DDR = HiPinRL;			// resistor-Port High-Pin to 1, TriState open
    2030:	3b 85       	ldd	r19, Y+11	; 0x0b
    2032:	34 b9       	out	0x04, r19	; 4
     adc.lp_otr = ADCconfig.U_AVCC - W5msReadADC(HighPin); // voltage at 680 Ohm with open Gate
    2034:	40 90 43 02 	lds	r4, 0x0243
    2038:	50 90 44 02 	lds	r5, 0x0244
    203c:	89 89       	ldd	r24, Y+17	; 0x11
    203e:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2042:	48 1a       	sub	r4, r24
    2044:	59 0a       	sbc	r5, r25
    2046:	08 c0       	rjmp	.+16     	; 0x2058 <CheckPins+0x122>
  } else {
     if ((adc.vCEs+288) > adc.lp2) goto checkDiode;	// no significant change
    2048:	8e 81       	ldd	r24, Y+6	; 0x06
    204a:	9f 81       	ldd	r25, Y+7	; 0x07
    204c:	80 5e       	subi	r24, 0xE0	; 224
    204e:	9e 4f       	sbci	r25, 0xFE	; 254
    2050:	28 17       	cp	r18, r24
    2052:	39 07       	cpc	r19, r25
    2054:	08 f4       	brcc	.+2      	; 0x2058 <CheckPins+0x122>
    2056:	46 c4       	rjmp	.+2188   	; 0x28e4 <CheckPins+0x9ae>
  // a TRIAC is marked as two transistors at least (2 or 3)
  // both of NPN transistors (normal and inverse) are found, if ntrans.count == 2
  // both of PNP transistors (normal and inverse) are found, if ptrans.count == 2
  // If Transistor with protection diode is checked, all results are found,
  // if ntrans.count == 1 and ptrans.count == 1
  if ((ntrans.count + ptrans.count) > 1) {
    2058:	30 91 67 02 	lds	r19, 0x0267
    205c:	20 91 79 02 	lds	r18, 0x0279
    2060:	83 2f       	mov	r24, r19
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	82 0f       	add	r24, r18
    2066:	91 1d       	adc	r25, r1
    2068:	02 97       	sbiw	r24, 0x02	; 2
    206a:	54 f0       	brlt	.+20     	; 0x2080 <CheckPins+0x14a>
     // all transistors found, no more search is needed
     // but TRIAC can be detected as NPNp with same pins as PNPn
     if (!((ntrans.count == 1) && (ntrans.b == ptrans.b))) {
    206c:	31 30       	cpi	r19, 0x01	; 1
    206e:	09 f0       	breq	.+2      	; 0x2072 <CheckPins+0x13c>
    2070:	39 c4       	rjmp	.+2162   	; 0x28e4 <CheckPins+0x9ae>
    2072:	90 91 64 02 	lds	r25, 0x0264
    2076:	80 91 76 02 	lds	r24, 0x0276
    207a:	98 17       	cp	r25, r24
    207c:	09 f0       	breq	.+2      	; 0x2080 <CheckPins+0x14a>
    207e:	32 c4       	rjmp	.+2148   	; 0x28e4 <CheckPins+0x9ae>
  // Additional checking of adc.lp1 will prevent to detect a PNP as P-JFET.
//  if((PartMode <= PART_MODE_P_JFET) && (adc.lp_otr > 455)  && (adc.vCEs > 455))
  
//  if((adc.lp_otr > 455)  && (adc.vCEs > 455))
//  if((adc.vCEs > 115)  && ((adc.vCEs+100) > adc.lp_otr))
  if((adc.vCEs > 115)  && ((adc.vCEs+adc.vCEs+20) > adc.lp_otr))
    2080:	4e 81       	ldd	r20, Y+6	; 0x06
    2082:	5f 81       	ldd	r21, Y+7	; 0x07
    2084:	44 37       	cpi	r20, 0x74	; 116
    2086:	51 05       	cpc	r21, r1
    2088:	08 f4       	brcc	.+2      	; 0x208c <CheckPins+0x156>
    208a:	ba c0       	rjmp	.+372    	; 0x2200 <CheckPins+0x2ca>
    208c:	ca 01       	movw	r24, r20
    208e:	88 0f       	add	r24, r24
    2090:	99 1f       	adc	r25, r25
    2092:	44 96       	adiw	r24, 0x14	; 20
    2094:	48 16       	cp	r4, r24
    2096:	59 06       	cpc	r5, r25
    2098:	08 f0       	brcs	.+2      	; 0x209c <CheckPins+0x166>
    209a:	b2 c0       	rjmp	.+356    	; 0x2200 <CheckPins+0x2ca>
     {  //there is more than 650uA current without TristatePin current 
     // can be JFET or D-FET
     //Test if N-JFET or if self-conducting N-MOSFET
#ifdef EXACT_OTR
     ADC_DDR = HiADCm;		//High-Pin to output
    209c:	59 85       	ldd	r21, Y+9	; 0x09
    209e:	57 b9       	out	0x07, r21	; 7
     ADC_PORT = HiADCp;		//High-Pin fix to Vcc
    20a0:	58 b9       	out	0x08, r21	; 8
#endif
     R_DDR = LoPinRL | TriPinRH;	//switch R_H for Tristate-Pin (probably Gate) to GND
    20a2:	8c 85       	ldd	r24, Y+12	; 0x0c
    20a4:	9f 85       	ldd	r25, Y+15	; 0x0f
    20a6:	89 2b       	or	r24, r25
    20a8:	84 b9       	out	0x04, r24	; 4
     adc.lp1 = W10msReadADC(LowPin);	//measure voltage at the assumed Source 
    20aa:	8a 89       	ldd	r24, Y+18	; 0x12
    20ac:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
    20b0:	7c 01       	movw	r14, r24
     adc.tp1 = ReadADC(TristatePin);	// measure Gate voltage
    20b2:	8b 89       	ldd	r24, Y+19	; 0x13
    20b4:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    20b8:	8c 01       	movw	r16, r24
     R_PORT = TriPinRH;			//switch R_H for Tristate-Pin (probably Gate) to VCC
    20ba:	ac 85       	ldd	r26, Y+12	; 0x0c
    20bc:	a5 b9       	out	0x05, r26	; 5
     adc.lp2 = W10msReadADC(LowPin);	//measure voltage at the assumed Source again
    20be:	8a 89       	ldd	r24, Y+18	; 0x12
    20c0:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
     lcd_space();
     DisplayValue(adc.lp2,-3,' ',3);
     DisplayValue(adc.lp1,-3,' ',3);
#endif
     //If it is a self-conducting MOSFET or JFET, then must be: adc.lp2 > adc.lp1 
     if(adc.lp2>(adc.lp1+599)) {
    20c4:	97 01       	movw	r18, r14
    20c6:	29 5a       	subi	r18, 0xA9	; 169
    20c8:	3d 4f       	sbci	r19, 0xFD	; 253
    20ca:	4b 85       	ldd	r20, Y+11	; 0x0b
    20cc:	bc 85       	ldd	r27, Y+12	; 0x0c
    20ce:	4b 2b       	or	r20, r27
    20d0:	28 17       	cp	r18, r24
    20d2:	39 07       	cpc	r19, r25
    20d4:	08 f0       	brcs	.+2      	; 0x20d8 <CheckPins+0x1a2>
    20d6:	3f c0       	rjmp	.+126    	; 0x2156 <CheckPins+0x220>
        //measure voltage at the  Gate, differ between MOSFET and JFET
        ADC_PORT = TXD_VAL;
    20d8:	18 b8       	out	0x08, r1	; 8
        ADC_DDR = LoADCm;	//Low-Pin fix to GND
    20da:	e8 85       	ldd	r30, Y+8	; 0x08
    20dc:	e7 b9       	out	0x07, r30	; 7
        R_DDR = TriPinRH | HiPinRL;	//High-Pin to output
    20de:	44 b9       	out	0x04, r20	; 4
        R_PORT = TriPinRH | HiPinRL;	//switch R_L for High-Pin to VCC
    20e0:	45 b9       	out	0x05, r20	; 5
        adc.lp2 = W10msReadADC(TristatePin); //read voltage of assumed Gate 
    20e2:	8b 89       	ldd	r24, Y+19	; 0x13
    20e4:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
        if(adc.lp2>3911) {  //MOSFET
    20e8:	88 54       	subi	r24, 0x48	; 72
    20ea:	9f 40       	sbci	r25, 0x0F	; 15
    20ec:	28 f0       	brcs	.+10     	; 0x20f8 <CheckPins+0x1c2>
           PartFound = PART_FET;	//N-Kanal-MOSFET
    20ee:	84 e0       	ldi	r24, 0x04	; 4
    20f0:	80 93 18 02 	sts	0x0218, r24
           PartMode = PART_MODE_MOS|N_CHANNEL|D_MODE; //Depletion-MOSFET
    20f4:	82 e2       	ldi	r24, 0x22	; 34
    20f6:	04 c0       	rjmp	.+8      	; 0x2100 <CheckPins+0x1ca>
        } else {  //JFET (pn-passage between Gate and Source is conducting )
           PartFound = PART_FET;	//N-Kanal-JFET
    20f8:	84 e0       	ldi	r24, 0x04	; 4
    20fa:	80 93 18 02 	sts	0x0218, r24
           PartMode = PART_MODE_JFET|N_CHANNEL|D_MODE;
    20fe:	84 e2       	ldi	r24, 0x24	; 36
    2100:	80 93 17 02 	sts	0x0217, r24
        lcd_data('N');
        lcd_data('J');
#endif
//      if ((PartReady == 0) || (adc.lp1 > ntrans.uBE)) 
//      there is no way to find out the right Source / Drain
        ntrans.uBE = adc.lp1;
    2104:	f0 92 5f 02 	sts	0x025F, r15
    2108:	e0 92 5e 02 	sts	0x025E, r14
        if(adc.lp1 > adc.tp1) {
    210c:	0e 15       	cp	r16, r14
    210e:	1f 05       	cpc	r17, r15
    2110:	40 f4       	brcc	.+16     	; 0x2122 <CheckPins+0x1ec>
          ntrans.gthvoltage = adc.lp1 - adc.tp1;	//voltage GS (Source - Gate)
    2112:	c7 01       	movw	r24, r14
    2114:	80 1b       	sub	r24, r16
    2116:	91 0b       	sbc	r25, r17
    2118:	90 93 63 02 	sts	0x0263, r25
    211c:	80 93 62 02 	sts	0x0262, r24
    2120:	04 c0       	rjmp	.+8      	; 0x212a <CheckPins+0x1f4>
        } else {
          ntrans.gthvoltage = 0;	//voltage GS (Source - Gate)
    2122:	10 92 63 02 	sts	0x0263, r1
    2126:	10 92 62 02 	sts	0x0262, r1
        }
        ntrans.current = (unsigned int)(((unsigned long)adc.lp1 * 1000) / RR680MI); // Id 0.01mA
    212a:	b7 01       	movw	r22, r14
    212c:	80 e0       	ldi	r24, 0x00	; 0
    212e:	90 e0       	ldi	r25, 0x00	; 0
    2130:	28 ee       	ldi	r18, 0xE8	; 232
    2132:	33 e0       	ldi	r19, 0x03	; 3
    2134:	40 e0       	ldi	r20, 0x00	; 0
    2136:	50 e0       	ldi	r21, 0x00	; 0
    2138:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    213c:	20 91 12 02 	lds	r18, 0x0212
    2140:	30 91 13 02 	lds	r19, 0x0213
    2144:	40 e0       	ldi	r20, 0x00	; 0
    2146:	50 e0       	ldi	r21, 0x00	; 0
    2148:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    214c:	30 93 61 02 	sts	0x0261, r19
    2150:	20 93 60 02 	sts	0x0260, r18
    2154:	bf c3       	rjmp	.+1918   	; 0x28d4 <CheckPins+0x99e>
        ntrans.count++;			// count as two, the inverse is identical
        goto saveNresult;		// save Pin numbers and exit
     }

     ADC_PORT = TXD_VAL;		// direct outputs to GND
    2156:	18 b8       	out	0x08, r1	; 8

     //Test, if P-JFET or if self-conducting P-MOSFET
     ADC_DDR = LoADCm;		//switch Low-Pin (assumed Drain) direct to GND,
    2158:	28 85       	ldd	r18, Y+8	; 0x08
    215a:	27 b9       	out	0x07, r18	; 7
				//R_H for Tristate-Pin (assumed Gate) is already switched to VCC
     R_DDR = TriPinRH | HiPinRL;	//High-Pin to output
    215c:	44 b9       	out	0x04, r20	; 4
     R_PORT = TriPinRH | HiPinRL;	//High-Pin across R_L to Vcc
    215e:	45 b9       	out	0x05, r20	; 5
     adc.hp1 = W10msReadADC(HighPin);	//measure voltage at assumed Source 
    2160:	89 89       	ldd	r24, Y+17	; 0x11
    2162:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
    2166:	8c 01       	movw	r16, r24
     adc.tp1 = ReadADC(TristatePin);	// measure Gate voltage
    2168:	8b 89       	ldd	r24, Y+19	; 0x13
    216a:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    216e:	7c 01       	movw	r14, r24
     R_PORT = HiPinRL;			//switch R_H for Tristate-Pin (assumed Gate) to GND
    2170:	3b 85       	ldd	r19, Y+11	; 0x0b
    2172:	35 b9       	out	0x05, r19	; 5
     adc.hp2 = W10msReadADC(HighPin);	//read voltage at assumed Source again
    2174:	89 89       	ldd	r24, Y+17	; 0x11
    2176:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
     //if it is a self-conducting P_MOSFET or P-JFET , then must be:  adc.hp1 > adc.hp2 
     if(adc.hp1>(adc.hp2+599)) {
    217a:	89 5a       	subi	r24, 0xA9	; 169
    217c:	9d 4f       	sbci	r25, 0xFD	; 253
    217e:	80 17       	cp	r24, r16
    2180:	91 07       	cpc	r25, r17
    2182:	08 f0       	brcs	.+2      	; 0x2186 <CheckPins+0x250>
    2184:	af c3       	rjmp	.+1886   	; 0x28e4 <CheckPins+0x9ae>
        //read voltage at the Gate , to differ between MOSFET and JFET
        ADC_PORT = HiADCp;	//switch High-Pin directly to VCC
    2186:	49 85       	ldd	r20, Y+9	; 0x09
    2188:	48 b9       	out	0x08, r20	; 8
        ADC_DDR = HiADCm;	//switch High-Pin to output
    218a:	47 b9       	out	0x07, r20	; 7
        adc.tp2 = W10msReadADC(TristatePin); //read voltage at the assumed Gate 
    218c:	8b 89       	ldd	r24, Y+19	; 0x13
    218e:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
        if(adc.tp2<977) { 		//MOSFET
    2192:	81 5d       	subi	r24, 0xD1	; 209
    2194:	93 40       	sbci	r25, 0x03	; 3
    2196:	28 f4       	brcc	.+10     	; 0x21a2 <CheckPins+0x26c>
           PartFound = PART_FET;	//P-Kanal-MOSFET
    2198:	84 e0       	ldi	r24, 0x04	; 4
    219a:	80 93 18 02 	sts	0x0218, r24
           PartMode = PART_MODE_MOS|P_CHANNEL|D_MODE; //Depletion-MOSFET
    219e:	82 e3       	ldi	r24, 0x32	; 50
    21a0:	04 c0       	rjmp	.+8      	; 0x21aa <CheckPins+0x274>
        } else { 			//JFET (pn-passage between Gate and Source is conducting)
           PartFound = PART_FET;	//P-Kanal-JFET
    21a2:	84 e0       	ldi	r24, 0x04	; 4
    21a4:	80 93 18 02 	sts	0x0218, r24
           PartMode = PART_MODE_JFET|P_CHANNEL|D_MODE;
    21a8:	84 e3       	ldi	r24, 0x34	; 52
    21aa:	80 93 17 02 	sts	0x0217, r24
        }
#if DebugOut == 5
        lcd_data('P');
        lcd_data('J');
#endif
        if(adc.tp1 > adc.hp1) {
    21ae:	0e 15       	cp	r16, r14
    21b0:	1f 05       	cpc	r17, r15
    21b2:	38 f4       	brcc	.+14     	; 0x21c2 <CheckPins+0x28c>
          ptrans.gthvoltage = adc.tp1 - adc.hp1;	//voltage GS (Gate - Source)
    21b4:	e0 1a       	sub	r14, r16
    21b6:	f1 0a       	sbc	r15, r17
    21b8:	f0 92 75 02 	sts	0x0275, r15
    21bc:	e0 92 74 02 	sts	0x0274, r14
    21c0:	04 c0       	rjmp	.+8      	; 0x21ca <CheckPins+0x294>
        } else {
          ptrans.gthvoltage = 0;
    21c2:	10 92 75 02 	sts	0x0275, r1
    21c6:	10 92 74 02 	sts	0x0274, r1
        }
        ptrans.current = (unsigned int)(((unsigned long)(ADCconfig.U_AVCC - adc.hp1) * 1000) / RR680PL); // Id 0.01mA
    21ca:	60 91 43 02 	lds	r22, 0x0243
    21ce:	70 91 44 02 	lds	r23, 0x0244
    21d2:	60 1b       	sub	r22, r16
    21d4:	71 0b       	sbc	r23, r17
    21d6:	80 e0       	ldi	r24, 0x00	; 0
    21d8:	90 e0       	ldi	r25, 0x00	; 0
    21da:	28 ee       	ldi	r18, 0xE8	; 232
    21dc:	33 e0       	ldi	r19, 0x03	; 3
    21de:	40 e0       	ldi	r20, 0x00	; 0
    21e0:	50 e0       	ldi	r21, 0x00	; 0
    21e2:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    21e6:	20 91 19 02 	lds	r18, 0x0219
    21ea:	30 91 1a 02 	lds	r19, 0x021A
    21ee:	40 e0       	ldi	r20, 0x00	; 0
    21f0:	50 e0       	ldi	r21, 0x00	; 0
    21f2:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    21f6:	30 93 73 02 	sts	0x0273, r19
    21fa:	20 93 72 02 	sts	0x0272, r18
    21fe:	72 c1       	rjmp	.+740    	; 0x24e4 <CheckPins+0x5ae>


  //there is more than 650uA current without TristatePin current 
#ifdef COMMON_COLLECTOR
  // Test circuit with common collector (Emitter follower) PNP
  ADC_PORT = TXD_VAL;
    2200:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = LoADCm;			// Collector direct to GND
    2202:	88 85       	ldd	r24, Y+8	; 0x08
    2204:	87 b9       	out	0x07, r24	; 7
  R_PORT = HiPinRL;			// switch R_L port for HighPin (Emitter) to VCC
    2206:	9b 85       	ldd	r25, Y+11	; 0x0b
    2208:	95 b9       	out	0x05, r25	; 5
  R_DDR = TriPinRL | HiPinRL;		// Base resistor  R_L to GND
    220a:	ad 85       	ldd	r26, Y+13	; 0x0d
    220c:	9a 2b       	or	r25, r26
    220e:	9d 83       	std	Y+5, r25	; 0x05
    2210:	94 b9       	out	0x04, r25	; 4
  adc.hp1 = W5msReadADC(HighPin);	// voltage at the Emitter resistor
    2212:	89 89       	ldd	r24, Y+17	; 0x11
    2214:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2218:	1c 01       	movw	r2, r24
  adc.rhp = ADCconfig.U_AVCC - adc.hp1;	// voltage at the Emitter resistor
    221a:	00 91 43 02 	lds	r16, 0x0243
    221e:	10 91 44 02 	lds	r17, 0x0244
  adc.tp1 = ReadADC(TristatePin);	// voltage at the base resistor
    2222:	8b 89       	ldd	r24, Y+19	; 0x13
    2224:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2228:	3c 01       	movw	r6, r24

  if (adc.tp1 < 10) {
    222a:	8a 30       	cpi	r24, 0x0A	; 10
    222c:	91 05       	cpc	r25, r1
    222e:	90 f5       	brcc	.+100    	; 0x2294 <CheckPins+0x35e>
     R_DDR = 0;
    2230:	14 b8       	out	0x04, r1	; 4
     wait_about5ms();		// clear TRIAC and Thyristor
    2232:	81 e0       	ldi	r24, 0x01	; 1
    2234:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
     R_DDR =  TriPinRH | HiPinRL;	// Tripin=RH-
    2238:	8b 85       	ldd	r24, Y+11	; 0x0b
    223a:	ec 85       	ldd	r30, Y+12	; 0x0c
    223c:	8e 2b       	or	r24, r30
    223e:	84 b9       	out	0x04, r24	; 4
     adc.hp1 = W5msReadADC(HighPin);
    2240:	89 89       	ldd	r24, Y+17	; 0x11
    2242:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2246:	1c 01       	movw	r2, r24
     adc.rhp = ADCconfig.U_AVCC - adc.hp1;	// voltage at the Emitter resistor
    2248:	e0 90 43 02 	lds	r14, 0x0243
    224c:	f0 90 44 02 	lds	r15, 0x0244
    2250:	e8 1a       	sub	r14, r24
    2252:	f9 0a       	sbc	r15, r25
     adc.tp1 = ReadADC(TristatePin);	// voltage at base resistor 
    2254:	8b 89       	ldd	r24, Y+19	; 0x13
    2256:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    225a:	3c 01       	movw	r6, r24
 #ifdef LONG_HFE
     c_hfe = ((unsigned long)adc.rhp * (unsigned long)(((unsigned long)R_H_VAL * 100) / 
    225c:	00 e0       	ldi	r16, 0x00	; 0
    225e:	10 e0       	ldi	r17, 0x00	; 0
    2260:	20 91 19 02 	lds	r18, 0x0219
    2264:	30 91 1a 02 	lds	r19, 0x021A
    2268:	40 e0       	ldi	r20, 0x00	; 0
    226a:	50 e0       	ldi	r21, 0x00	; 0
    226c:	60 e6       	ldi	r22, 0x60	; 96
    226e:	77 eb       	ldi	r23, 0xB7	; 183
    2270:	87 e4       	ldi	r24, 0x47	; 71
    2272:	90 e0       	ldi	r25, 0x00	; 0
    2274:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2278:	c8 01       	movw	r24, r16
    227a:	b7 01       	movw	r22, r14
    227c:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2280:	93 01       	movw	r18, r6
    2282:	40 e0       	ldi	r20, 0x00	; 0
    2284:	50 e0       	ldi	r21, 0x00	; 0
    2286:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    228a:	c9 01       	movw	r24, r18
    228c:	da 01       	movw	r26, r20
    228e:	5c 01       	movw	r10, r24
    2290:	6d 01       	movw	r12, r26
    2292:	0b c0       	rjmp	.+22     	; 0x22aa <CheckPins+0x374>
              (unsigned int)RR680PL)) / (unsigned int)adc.tp1;	
 #else
     c_hfe = ((adc.rhp / ((RR680PL+500)/1000)) * (R_H_VAL/500)) / (adc.tp1/500);
 #endif
  } else {
     c_hfe = (unsigned long)((adc.rhp - adc.tp1) / adc.tp1);
    2294:	02 19       	sub	r16, r2
    2296:	13 09       	sbc	r17, r3
    2298:	c8 01       	movw	r24, r16
    229a:	86 19       	sub	r24, r6
    229c:	97 09       	sbc	r25, r7
    229e:	b3 01       	movw	r22, r6
    22a0:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    22a4:	5b 01       	movw	r10, r22
    22a6:	cc 24       	eor	r12, r12
    22a8:	dd 24       	eor	r13, r13
  }
#endif

  //set Pins again for circuit with common Emitter PNP
  R_DDR = 0;			//all Resistor Ports to Input
    22aa:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0;			//switch all resistor ports to GND
    22ac:	15 b8       	out	0x05, r1	; 5
  ADC_PORT = HiADCp;		//switch High-Pin to VCC
    22ae:	f9 85       	ldd	r31, Y+9	; 0x09
    22b0:	f8 b9       	out	0x08, r31	; 8
  ADC_DDR = HiADCm;		//switch High-Pin to output
    22b2:	f7 b9       	out	0x07, r31	; 7
//  R_DDR = LoPinRL;		//switch R_L port for Low-Pin to output (GND)
  wait_about5ms();
    22b4:	81 e0       	ldi	r24, 0x01	; 1
    22b6:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
  
  if(adc.lp_otr < 1977) {
    22ba:	29 eb       	ldi	r18, 0xB9	; 185
    22bc:	42 16       	cp	r4, r18
    22be:	27 e0       	ldi	r18, 0x07	; 7
    22c0:	52 06       	cpc	r5, r18
    22c2:	08 f0       	brcs	.+2      	; 0x22c6 <CheckPins+0x390>
    22c4:	0f c3       	rjmp	.+1566   	; 0x28e4 <CheckPins+0x9ae>
     lcd_data('E');
     lcd_testpin(HighPin);
     lcd_space();
#endif
     //Test to PNP
     R_DDR = LoPinRL | TriPinRL;	//switch R_L port for Tristate-Pin to output (GND), for Test of PNP
    22c6:	38 89       	ldd	r19, Y+16	; 0x10
    22c8:	34 b9       	out	0x04, r19	; 4
     adc.lp1 = W5msReadADC(LowPin);	//measure voltage at LowPin
    22ca:	8a 89       	ldd	r24, Y+18	; 0x12
    22cc:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
     if(adc.lp1 > 3422) {
    22d0:	8f 55       	subi	r24, 0x5F	; 95
    22d2:	9d 40       	sbci	r25, 0x0D	; 13
    22d4:	08 f4       	brcc	.+2      	; 0x22d8 <CheckPins+0x3a2>
    22d6:	0c c1       	rjmp	.+536    	; 0x24f0 <CheckPins+0x5ba>
        //component has current => PNP-Transistor or equivalent
        R_DDR = 0;
    22d8:	14 b8       	out	0x04, r1	; 4
        wait_about5ms();		// clear TRIAC and Thyristor
    22da:	81 e0       	ldi	r24, 0x01	; 1
    22dc:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
        //compute current amplification factor in both directions
        R_DDR = LoPinRL | TriPinRH;	//switch R_H port for Tristate-Pin (Base) to output (GND)
    22e0:	5c 85       	ldd	r21, Y+12	; 0x0c
    22e2:	8f 85       	ldd	r24, Y+15	; 0x0f
    22e4:	58 2b       	or	r21, r24
    22e6:	5c 83       	std	Y+4, r21	; 0x04
    22e8:	54 b9       	out	0x04, r21	; 4

        adc.lp1 = W5msReadADC(LowPin);	//measure voltage at LowPin (assumed Collector)
    22ea:	8a 89       	ldd	r24, Y+18	; 0x12
    22ec:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    22f0:	8c 01       	movw	r16, r24
        adc.tp2 = ReadADC(TristatePin);	//measure voltage at TristatePin (Base) 
    22f2:	8b 89       	ldd	r24, Y+19	; 0x13
    22f4:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    22f8:	4c 01       	movw	r8, r24
        adc.hp2 = ReadADC(HighPin);	//measure voltage at HighPin (assumed Emitter)
    22fa:	89 89       	ldd	r24, Y+17	; 0x11
    22fc:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2300:	9d 8b       	std	Y+21, r25	; 0x15
    2302:	8c 8b       	std	Y+20, r24	; 0x14

        if(adc.tp2 > 2000) {
    2304:	91 ed       	ldi	r25, 0xD1	; 209
    2306:	89 16       	cp	r8, r25
    2308:	97 e0       	ldi	r25, 0x07	; 7
    230a:	99 06       	cpc	r9, r25
    230c:	08 f4       	brcc	.+2      	; 0x2310 <CheckPins+0x3da>
    230e:	94 c0       	rjmp	.+296    	; 0x2438 <CheckPins+0x502>
           //PNP-Transistor is found (Base voltage moves with Emitter to VCC)
           PartFound = PART_TRANSISTOR;
    2310:	83 e0       	ldi	r24, 0x03	; 3
    2312:	80 93 18 02 	sts	0x0218, r24
           PartMode = PART_MODE_PNP;
    2316:	8d e0       	ldi	r24, 0x0D	; 13
    2318:	80 93 17 02 	sts	0x0217, r24
           update_pins = 0;		// only update pins, if hFE is higher or Thyristor 
#ifdef COMMON_EMITTER
           //compute current amplification factor for circuit with common Emitter
           //e_hFE = B = Collector current / Base current
           tmp16 = adc.lp1;
           if (tmp16 > adc.lp_otr) {
    231c:	40 16       	cp	r4, r16
    231e:	51 06       	cpc	r5, r17
    2320:	10 f4       	brcc	.+4      	; 0x2326 <CheckPins+0x3f0>
              tmp16 -= adc.lp_otr;
    2322:	04 19       	sub	r16, r4
    2324:	15 09       	sbc	r17, r5
           }

 #ifdef LONG_HFE
           e_hfe = ((unsigned int)tmp16 * (unsigned long)(((unsigned long)R_H_VAL * 100) / 
    2326:	78 01       	movw	r14, r16
    2328:	00 e0       	ldi	r16, 0x00	; 0
    232a:	10 e0       	ldi	r17, 0x00	; 0
    232c:	20 91 12 02 	lds	r18, 0x0212
    2330:	30 91 13 02 	lds	r19, 0x0213
    2334:	40 e0       	ldi	r20, 0x00	; 0
    2336:	50 e0       	ldi	r21, 0x00	; 0
    2338:	60 e6       	ldi	r22, 0x60	; 96
    233a:	77 eb       	ldi	r23, 0xB7	; 183
    233c:	87 e4       	ldi	r24, 0x47	; 71
    233e:	90 e0       	ldi	r25, 0x00	; 0
    2340:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2344:	c8 01       	movw	r24, r16
    2346:	b7 01       	movw	r22, r14
    2348:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    234c:	94 01       	movw	r18, r8
    234e:	40 e0       	ldi	r20, 0x00	; 0
    2350:	50 e0       	ldi	r21, 0x00	; 0
    2352:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2356:	79 01       	movw	r14, r18
    2358:	8a 01       	movw	r16, r20
              (unsigned int)RR680MI)) / (unsigned int)adc.tp2;	
 #else
           e_hfe = ((tmp16 / ((RR680MI+500)/1000)) * (R_H_VAL/500)) / (adc.tp2/500);
 #endif
           // first hFE or e_hfe is greater than last hfe ?
           if ((ptrans.count == 0) || (e_hfe > ptrans.hfe)){
    235a:	80 91 79 02 	lds	r24, 0x0279
    235e:	88 23       	and	r24, r24
    2360:	79 f0       	breq	.+30     	; 0x2380 <CheckPins+0x44a>
    2362:	80 91 6c 02 	lds	r24, 0x026C
    2366:	90 91 6d 02 	lds	r25, 0x026D
    236a:	a0 91 6e 02 	lds	r26, 0x026E
    236e:	b0 91 6f 02 	lds	r27, 0x026F
    2372:	8e 15       	cp	r24, r14
    2374:	9f 05       	cpc	r25, r15
    2376:	a0 07       	cpc	r26, r16
    2378:	b1 07       	cpc	r27, r17
    237a:	10 f0       	brcs	.+4      	; 0x2380 <CheckPins+0x44a>
    237c:	20 e0       	ldi	r18, 0x00	; 0
    237e:	11 c0       	rjmp	.+34     	; 0x23a2 <CheckPins+0x46c>
              ptrans.hfe = e_hfe;				// hFE with common emitter
    2380:	e0 92 6c 02 	sts	0x026C, r14
    2384:	f0 92 6d 02 	sts	0x026D, r15
    2388:	00 93 6e 02 	sts	0x026E, r16
    238c:	10 93 6f 02 	sts	0x026F, r17
              ptrans.uBE = adc.hp2 - adc.tp2;	// Base Emitter Voltage
    2390:	ac 89       	ldd	r26, Y+20	; 0x14
    2392:	bd 89       	ldd	r27, Y+21	; 0x15
    2394:	a8 19       	sub	r26, r8
    2396:	b9 09       	sbc	r27, r9
    2398:	b0 93 71 02 	sts	0x0271, r27
    239c:	a0 93 70 02 	sts	0x0270, r26
    23a0:	21 e0       	ldi	r18, 0x01	; 1
#ifdef COMMON_COLLECTOR
           //current amplification factor for common  Collector (Emitter follower)
           // c_hFE = (Emitter current - Base current) / Base current
 #ifdef COMMON_EMITTER
           // also with COMMON_EMITTER, is c_hfe greater than the last hFE?
           if (c_hfe > ptrans.hfe)  // trans.hfe is allready e_hfe or last c_hFE
    23a2:	80 91 6c 02 	lds	r24, 0x026C
    23a6:	90 91 6d 02 	lds	r25, 0x026D
    23aa:	a0 91 6e 02 	lds	r26, 0x026E
    23ae:	b0 91 6f 02 	lds	r27, 0x026F
    23b2:	8a 15       	cp	r24, r10
    23b4:	9b 05       	cpc	r25, r11
    23b6:	ac 05       	cpc	r26, r12
    23b8:	bd 05       	cpc	r27, r13
    23ba:	78 f4       	brcc	.+30     	; 0x23da <CheckPins+0x4a4>
 #else
           // without COMMON_EMITTER , c_hFE is first or greater than the old one?
           if ((ptrans.count == 0) || (c_hfe > ptrans.hfe)) 
 #endif
           {
              ptrans.hfe = c_hfe;		// c_hfe is the best
    23bc:	a0 92 6c 02 	sts	0x026C, r10
    23c0:	b0 92 6d 02 	sts	0x026D, r11
    23c4:	c0 92 6e 02 	sts	0x026E, r12
    23c8:	d0 92 6f 02 	sts	0x026F, r13
              ptrans.uBE = adc.hp1 - adc.tp1;	// Base Emitter Voltage common collector
    23cc:	26 18       	sub	r2, r6
    23ce:	37 08       	sbc	r3, r7
    23d0:	30 92 71 02 	sts	0x0271, r3
    23d4:	20 92 70 02 	sts	0x0270, r2
    23d8:	03 c0       	rjmp	.+6      	; 0x23e0 <CheckPins+0x4aa>
#endif
#if DebugOut == 5
           lcd_data('B');
#endif
#ifdef SHOW_ICE
           if (update_pins != 0) {
    23da:	22 23       	and	r18, r18
    23dc:	09 f4       	brne	.+2      	; 0x23e0 <CheckPins+0x4aa>
    23de:	56 c5       	rjmp	.+2732   	; 0x2e8c <CheckPins+0xf56>
	      // update residual collector current without base current
              ptrans.ice0 = (unsigned int)(((unsigned long)adc.lp_otr * 1000) / RR680MI); // ICE0 0.01mA
    23e0:	b2 01       	movw	r22, r4
    23e2:	80 e0       	ldi	r24, 0x00	; 0
    23e4:	90 e0       	ldi	r25, 0x00	; 0
    23e6:	28 ee       	ldi	r18, 0xE8	; 232
    23e8:	33 e0       	ldi	r19, 0x03	; 3
    23ea:	40 e0       	ldi	r20, 0x00	; 0
    23ec:	50 e0       	ldi	r21, 0x00	; 0
    23ee:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    23f2:	e0 90 12 02 	lds	r14, 0x0212
    23f6:	f0 90 13 02 	lds	r15, 0x0213
    23fa:	00 e0       	ldi	r16, 0x00	; 0
    23fc:	10 e0       	ldi	r17, 0x00	; 0
    23fe:	a8 01       	movw	r20, r16
    2400:	97 01       	movw	r18, r14
    2402:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2406:	30 93 73 02 	sts	0x0273, r19
    240a:	20 93 72 02 	sts	0x0272, r18
              ptrans.ices = (unsigned int)(((unsigned long)adc.vCEs * 1000) / RR680MI); // ICEs 0.01mA
    240e:	ee 81       	ldd	r30, Y+6	; 0x06
    2410:	ff 81       	ldd	r31, Y+7	; 0x07
    2412:	bf 01       	movw	r22, r30
    2414:	80 e0       	ldi	r24, 0x00	; 0
    2416:	90 e0       	ldi	r25, 0x00	; 0
    2418:	28 ee       	ldi	r18, 0xE8	; 232
    241a:	33 e0       	ldi	r19, 0x03	; 3
    241c:	40 e0       	ldi	r20, 0x00	; 0
    241e:	50 e0       	ldi	r21, 0x00	; 0
    2420:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2424:	a8 01       	movw	r20, r16
    2426:	97 01       	movw	r18, r14
    2428:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    242c:	30 93 75 02 	sts	0x0275, r19
    2430:	20 93 74 02 	sts	0x0274, r18
    2434:	21 e0       	ldi	r18, 0x01	; 1
    2436:	2a c5       	rjmp	.+2644   	; 0x2e8c <CheckPins+0xf56>
           }
#endif
           goto savePresult;		// marke P type, save Pins and exit
        }
        // is probably a P-E-MOS, check voltage
        if((adc.lp_otr < 97) && (adc.lp1 > 2000)) {
    2438:	f1 e6       	ldi	r31, 0x61	; 97
    243a:	4f 16       	cp	r4, r31
    243c:	51 04       	cpc	r5, r1
    243e:	08 f0       	brcs	.+2      	; 0x2442 <CheckPins+0x50c>
    2440:	57 c0       	rjmp	.+174    	; 0x24f0 <CheckPins+0x5ba>
    2442:	27 e0       	ldi	r18, 0x07	; 7
    2444:	01 3d       	cpi	r16, 0xD1	; 209
    2446:	12 07       	cpc	r17, r18
    2448:	08 f4       	brcc	.+2      	; 0x244c <CheckPins+0x516>
    244a:	52 c0       	rjmp	.+164    	; 0x24f0 <CheckPins+0x5ba>
           //is flow voltage low enough in the closed  state?
           //(since D-Mode-FET would be by mistake detected as E-Mode )
           PartFound = PART_FET;		//P-Kanal-MOSFET is found (Basis/Gate moves not to VCC)
    244c:	84 e0       	ldi	r24, 0x04	; 4
    244e:	80 93 18 02 	sts	0x0218, r24
           PartMode = PART_MODE_MOS|P_CHANNEL|E_MODE;
    2452:	82 e1       	ldi	r24, 0x12	; 18
    2454:	80 93 17 02 	sts	0x0217, r24
           if (adc.hp2 > (adc.lp1+250)) {
    2458:	06 50       	subi	r16, 0x06	; 6
    245a:	1f 4f       	sbci	r17, 0xFF	; 255
    245c:	4c 89       	ldd	r20, Y+20	; 0x14
    245e:	5d 89       	ldd	r21, Y+21	; 0x15
    2460:	04 17       	cp	r16, r20
    2462:	15 07       	cpc	r17, r21
    2464:	18 f4       	brcc	.+6      	; 0x246c <CheckPins+0x536>
              //Drain-Source Voltage to high, must be a IGBT
              PartMode = PART_MODE_IGBT|P_CHANNEL|E_MODE;
    2466:	83 e1       	ldi	r24, 0x13	; 19
    2468:	80 93 17 02 	sts	0x0217, r24
           }
       	   //measure the Gate threshold voltage
           //Switching of Drain is monitored with digital input
           // Low level is specified up to 0.3 * VCC
           // High level is specified above 0.6 * VCC
           PinMSK = LoADCm & 7;
    246c:	08 85       	ldd	r16, Y+8	; 0x08
    246e:	07 70       	andi	r16, 0x07	; 7
       	   ADMUX = TristatePin | (1<<REFS0);	// switch to TristatePin, Ref. VCC
    2470:	8b 89       	ldd	r24, Y+19	; 0x13
    2472:	80 64       	ori	r24, 0x40	; 64
    2474:	80 93 7c 00 	sts	0x007C, r24
    2478:	10 e0       	ldi	r17, 0x00	; 0
    247a:	81 e0       	ldi	r24, 0x01	; 1
    247c:	c8 2e       	mov	r12, r24
    247e:	d1 2c       	mov	r13, r1
       	      while (!(ADC_PIN&PinMSK));		// Wait, until the MOSFET switches and Drain moves to VCC
                  			// 1 is detected with more than 2.5V (up to 2.57V) with tests of mega168 and mega328
       	      R_DDR = LoPinRL;
       	      ADCSRA |= (1<<ADSC);		// Start Conversion
       	      while (ADCSRA&(1<<ADSC));		// wait
      	      tmp16 += (1023 - ADCW);	// Add Tristatepin-Voltage
    2480:	bf ef       	ldi	r27, 0xFF	; 255
    2482:	eb 2e       	mov	r14, r27
    2484:	b3 e0       	ldi	r27, 0x03	; 3
    2486:	fb 2e       	mov	r15, r27
           // High level is specified above 0.6 * VCC
           PinMSK = LoADCm & 7;
       	   ADMUX = TristatePin | (1<<REFS0);	// switch to TristatePin, Ref. VCC
       	   tmp16 = 1;			// round up ((1*4)/9)
       	   for(ii=0;ii<11;ii++) {
       	      wdt_reset();
    2488:	a8 95       	wdr
       	      ChargePin10ms(TriPinRL,1);
    248a:	8d 85       	ldd	r24, Y+13	; 0x0d
    248c:	61 e0       	ldi	r22, 0x01	; 1
    248e:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <ChargePin10ms>
                R_DDR = LoPinRL | TriPinRH;		//switch R_H for Tristate-Pin (Basis) to GND
    2492:	5c 81       	ldd	r21, Y+4	; 0x04
    2494:	54 b9       	out	0x04, r21	; 4
       	      while (!(ADC_PIN&PinMSK));		// Wait, until the MOSFET switches and Drain moves to VCC
    2496:	86 b1       	in	r24, 0x06	; 6
    2498:	80 23       	and	r24, r16
    249a:	e9 f3       	breq	.-6      	; 0x2496 <CheckPins+0x560>
                  			// 1 is detected with more than 2.5V (up to 2.57V) with tests of mega168 and mega328
       	      R_DDR = LoPinRL;
    249c:	8f 85       	ldd	r24, Y+15	; 0x0f
    249e:	84 b9       	out	0x04, r24	; 4
       	      ADCSRA |= (1<<ADSC);		// Start Conversion
    24a0:	80 91 7a 00 	lds	r24, 0x007A
    24a4:	80 64       	ori	r24, 0x40	; 64
    24a6:	80 93 7a 00 	sts	0x007A, r24
       	      while (ADCSRA&(1<<ADSC));		// wait
    24aa:	80 91 7a 00 	lds	r24, 0x007A
    24ae:	86 fd       	sbrc	r24, 6
    24b0:	fc cf       	rjmp	.-8      	; 0x24aa <CheckPins+0x574>
      	      tmp16 += (1023 - ADCW);	// Add Tristatepin-Voltage
    24b2:	80 91 78 00 	lds	r24, 0x0078
    24b6:	90 91 79 00 	lds	r25, 0x0079
    24ba:	d7 01       	movw	r26, r14
    24bc:	a8 1b       	sub	r26, r24
    24be:	b9 0b       	sbc	r27, r25
    24c0:	ca 0e       	add	r12, r26
    24c2:	db 1e       	adc	r13, r27
           // Low level is specified up to 0.3 * VCC
           // High level is specified above 0.6 * VCC
           PinMSK = LoADCm & 7;
       	   ADMUX = TristatePin | (1<<REFS0);	// switch to TristatePin, Ref. VCC
       	   tmp16 = 1;			// round up ((1*4)/9)
       	   for(ii=0;ii<11;ii++) {
    24c4:	1f 5f       	subi	r17, 0xFF	; 255
    24c6:	1b 30       	cpi	r17, 0x0B	; 11
    24c8:	f9 f6       	brne	.-66     	; 0x2488 <CheckPins+0x552>
       	      ADCSRA |= (1<<ADSC);		// Start Conversion
       	      while (ADCSRA&(1<<ADSC));		// wait
      	      tmp16 += (1023 - ADCW);	// Add Tristatepin-Voltage
           }
           tmp16 *= 4;		// is equal to 44*ADCW
           ptrans.gthvoltage = tmp16 / 9;		// gives resolution in mV
    24ca:	c6 01       	movw	r24, r12
    24cc:	88 0f       	add	r24, r24
    24ce:	99 1f       	adc	r25, r25
    24d0:	88 0f       	add	r24, r24
    24d2:	99 1f       	adc	r25, r25
    24d4:	69 e0       	ldi	r22, 0x09	; 9
    24d6:	70 e0       	ldi	r23, 0x00	; 0
    24d8:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    24dc:	70 93 75 02 	sts	0x0275, r23
    24e0:	60 93 74 02 	sts	0x0274, r22
           ptrans.count++;		// count FET as two for accelerate searching
    24e4:	80 91 79 02 	lds	r24, 0x0279
    24e8:	8f 5f       	subi	r24, 0xFF	; 255
    24ea:	80 93 79 02 	sts	0x0279, r24
    24ee:	a2 cf       	rjmp	.-188    	; 0x2434 <CheckPins+0x4fe>
        }
    } // end component has current => PNP

#ifdef COMMON_COLLECTOR
    // Low-Pin=RL- HighPin=VCC
    R_DDR = LoPinRL | TriPinRL;
    24f0:	b8 89       	ldd	r27, Y+16	; 0x10
    24f2:	b4 b9       	out	0x04, r27	; 4
    R_PORT = TriPinRL;			// TriPin=RL+  NPN with common Collector
    24f4:	ed 85       	ldd	r30, Y+13	; 0x0d
    24f6:	e5 b9       	out	0x05, r30	; 5
    adc.lp1 = W5msReadADC(LowPin);	// voltage at Emitter resistor
    24f8:	8a 89       	ldd	r24, Y+18	; 0x12
    24fa:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    24fe:	9b 83       	std	Y+3, r25	; 0x03
    2500:	8a 83       	std	Y+2, r24	; 0x02
    adc.tp1 = ReadADC(TristatePin);	// voltage at the Base 
    2502:	8b 89       	ldd	r24, Y+19	; 0x13
    2504:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2508:	1c 01       	movw	r2, r24
    adc.rtp = ADCconfig.U_AVCC - adc.tp1;	// voltage at Base resistor
    250a:	60 91 43 02 	lds	r22, 0x0243
    250e:	70 91 44 02 	lds	r23, 0x0244
    2512:	68 1b       	sub	r22, r24
    2514:	79 0b       	sbc	r23, r25
    if (adc.rtp < 10) { 
    2516:	6a 30       	cpi	r22, 0x0A	; 10
    2518:	71 05       	cpc	r23, r1
    251a:	b8 f5       	brcc	.+110    	; 0x258a <CheckPins+0x654>
       R_DDR = 0;
    251c:	14 b8       	out	0x04, r1	; 4
       wait_about5ms();		// clear TRIAC and Thyristor
    251e:	81 e0       	ldi	r24, 0x01	; 1
    2520:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
       R_DDR = LoPinRL | TriPinRH;
    2524:	8c 85       	ldd	r24, Y+12	; 0x0c
    2526:	ff 85       	ldd	r31, Y+15	; 0x0f
    2528:	8f 2b       	or	r24, r31
    252a:	84 b9       	out	0x04, r24	; 4
       R_PORT = TriPinRH;		// Tripin=RH+
    252c:	2c 85       	ldd	r18, Y+12	; 0x0c
    252e:	25 b9       	out	0x05, r18	; 5
       adc.lp1 = W5msReadADC(LowPin);
    2530:	8a 89       	ldd	r24, Y+18	; 0x12
    2532:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2536:	9b 83       	std	Y+3, r25	; 0x03
    2538:	8a 83       	std	Y+2, r24	; 0x02
       adc.tp1 = ReadADC(TristatePin);	// voltage at the Base 
    253a:	8b 89       	ldd	r24, Y+19	; 0x13
    253c:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2540:	1c 01       	movw	r2, r24
       adc.rtp = ADCconfig.U_AVCC - adc.tp1;	// voltage at Base resistor
 #ifdef LONG_HFE
       c_hfe = ((unsigned long)adc.lp1 * (unsigned long)(((unsigned long)R_H_VAL * 100) / 
    2542:	4a 81       	ldd	r20, Y+2	; 0x02
    2544:	5b 81       	ldd	r21, Y+3	; 0x03
    2546:	7a 01       	movw	r14, r20
    2548:	00 e0       	ldi	r16, 0x00	; 0
    254a:	10 e0       	ldi	r17, 0x00	; 0
    254c:	20 91 12 02 	lds	r18, 0x0212
    2550:	30 91 13 02 	lds	r19, 0x0213
    2554:	40 e0       	ldi	r20, 0x00	; 0
    2556:	50 e0       	ldi	r21, 0x00	; 0
    2558:	60 e6       	ldi	r22, 0x60	; 96
    255a:	77 eb       	ldi	r23, 0xB7	; 183
    255c:	87 e4       	ldi	r24, 0x47	; 71
    255e:	90 e0       	ldi	r25, 0x00	; 0
    2560:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2564:	c8 01       	movw	r24, r16
    2566:	b7 01       	movw	r22, r14
    2568:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    256c:	20 91 43 02 	lds	r18, 0x0243
    2570:	30 91 44 02 	lds	r19, 0x0244
    2574:	22 19       	sub	r18, r2
    2576:	33 09       	sbc	r19, r3
    2578:	40 e0       	ldi	r20, 0x00	; 0
    257a:	50 e0       	ldi	r21, 0x00	; 0
    257c:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2580:	c9 01       	movw	r24, r18
    2582:	da 01       	movw	r26, r20
    2584:	3c 01       	movw	r6, r24
    2586:	4d 01       	movw	r8, r26
    2588:	09 c0       	rjmp	.+18     	; 0x259c <CheckPins+0x666>
              (unsigned int)RR680MI)) / (unsigned int)adc.rtp;	
 #else
       c_hfe = ((adc.lp1 / ((RR680MI+500)/1000)) * (R_H_VAL/500)) / (adc.tp2/500);
 #endif
    } else {
       c_hfe = (adc.lp1 - adc.rtp) / adc.rtp;
    258a:	8a 81       	ldd	r24, Y+2	; 0x02
    258c:	9b 81       	ldd	r25, Y+3	; 0x03
    258e:	86 1b       	sub	r24, r22
    2590:	97 0b       	sbc	r25, r23
    2592:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    2596:	3b 01       	movw	r6, r22
    2598:	88 24       	eor	r8, r8
    259a:	99 24       	eor	r9, r9
    }
#endif
    //Tristate (can be Base) to VCC, Test if NPN
    ADC_DDR = LoADCm;		//Low-Pin to output 0V
    259c:	58 85       	ldd	r21, Y+8	; 0x08
    259e:	57 b9       	out	0x07, r21	; 7
    ADC_PORT = TXD_VAL;			//switch Low-Pin to GND
    25a0:	18 b8       	out	0x08, r1	; 8
    R_DDR = TriPinRL | HiPinRL;		//RL port for High-Pin and Tristate-Pin to output
    25a2:	8d 81       	ldd	r24, Y+5	; 0x05
    25a4:	84 b9       	out	0x04, r24	; 4
    // vCEs is already measured correctly with common emitter circuit
//#ifdef SHOW_ICE
//    R_PORT =  HiPinRL;	//RL port for High-Pin and Tristate-Pin to GND
//    adc.vCEs = ADCconfig.U_AVCC - W5msReadADC(HighPin); // measure voltage a High-Pin, Base low
//#endif
    R_PORT = TriPinRL | HiPinRL;	//RL port for High-Pin and Tristate-Pin to Vcc
    25a6:	85 b9       	out	0x05, r24	; 5
    adc.hp1 = W5msReadADC(HighPin);	//measure voltage at High-Pin  (Collector)
    25a8:	89 89       	ldd	r24, Y+17	; 0x11
    25aa:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    25ae:	9d 8b       	std	Y+21, r25	; 0x15
    25b0:	8c 8b       	std	Y+20, r24	; 0x14
#ifdef WITH_THYRISTOR_GATE_V
    adc.tp2 = ReadADC(TristatePin);	//voltage of gate
    25b2:	8b 89       	ldd	r24, Y+19	; 0x13
    25b4:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    25b8:	7c 01       	movw	r14, r24
    adc.lp2 = ReadADC(LowPin);		//voltage of Cathode
    25ba:	8a 89       	ldd	r24, Y+18	; 0x12
    25bc:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    25c0:	5c 01       	movw	r10, r24
#endif
    if(adc.hp1 < 1600) {
    25c2:	ac 89       	ldd	r26, Y+20	; 0x14
    25c4:	bd 89       	ldd	r27, Y+21	; 0x15
    25c6:	a0 54       	subi	r26, 0x40	; 64
    25c8:	b6 40       	sbci	r27, 0x06	; 6
    25ca:	08 f0       	brcs	.+2      	; 0x25ce <CheckPins+0x698>
    25cc:	89 c1       	rjmp	.+786    	; 0x28e0 <CheckPins+0x9aa>
       //Gate discharge
//      ChargePin10ms(TriPinRL,0);	//Tristate-Pin (Gate) across R_L 10ms to GND
       // TRIAC's can be triggered with gate and A1 (C) swapped. The current remains after triggering 
       // from gate to A2 (A) instead of A1 to A2. I have found that in this state the current will be lower,
       // if the Tristatepin (A1) is switched to GND.
       R_PORT = HiPinRL;
    25ce:	fb 85       	ldd	r31, Y+11	; 0x0b
    25d0:	f5 b9       	out	0x05, r31	; 5
       adc.hp4 = W5msReadADC(HighPin);  //read voltage with switched back base
    25d2:	89 89       	ldd	r24, Y+17	; 0x11
    25d4:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    25d8:	6c 01       	movw	r12, r24
       R_DDR = HiPinRL;			// base to input
    25da:	2b 85       	ldd	r18, Y+11	; 0x0b
    25dc:	24 b9       	out	0x04, r18	; 4
       adc.hp3 = W5msReadADC(HighPin);	//read voltage at High-Pin (probably Anode) again
    25de:	89 89       	ldd	r24, Y+17	; 0x11
    25e0:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    25e4:	8c 01       	movw	r16, r24
					//current should still flow, if not,
					// no Thyristor or holding current to low 
		 	
       R_PORT = 0;			//switch R_L for High-Pin (probably Anode) to GND (turn off)
    25e6:	15 b8       	out	0x05, r1	; 5
       wait_about5ms();
    25e8:	81 e0       	ldi	r24, 0x01	; 1
    25ea:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
       R_PORT = HiPinRL;		//switch R_L for High-Pin (probably Anode) again to VCC
    25ee:	3b 85       	ldd	r19, Y+11	; 0x0b
    25f0:	35 b9       	out	0x05, r19	; 5
       adc.hp2 = W5msReadADC(HighPin);	//measure voltage at the High-Pin (probably Anode) again
    25f2:	89 89       	ldd	r24, Y+17	; 0x11
    25f4:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
       if((adc.hp3 < 1600) && (adc.hp2 > 4400)
    25f8:	46 e0       	ldi	r20, 0x06	; 6
    25fa:	00 34       	cpi	r16, 0x40	; 64
    25fc:	14 07       	cpc	r17, r20
    25fe:	08 f0       	brcs	.+2      	; 0x2602 <CheckPins+0x6cc>
    2600:	5c c0       	rjmp	.+184    	; 0x26ba <CheckPins+0x784>
    2602:	81 53       	subi	r24, 0x31	; 49
    2604:	91 41       	sbci	r25, 0x11	; 17
    2606:	08 f4       	brcc	.+2      	; 0x260a <CheckPins+0x6d4>
    2608:	58 c0       	rjmp	.+176    	; 0x26ba <CheckPins+0x784>
    260a:	8c 89       	ldd	r24, Y+20	; 0x14
    260c:	9d 89       	ldd	r25, Y+21	; 0x15
    260e:	8a 56       	subi	r24, 0x6A	; 106
    2610:	9f 4f       	sbci	r25, 0xFF	; 255
    2612:	c8 16       	cp	r12, r24
    2614:	d9 06       	cpc	r13, r25
    2616:	08 f0       	brcs	.+2      	; 0x261a <CheckPins+0x6e4>
    2618:	50 c0       	rjmp	.+160    	; 0x26ba <CheckPins+0x784>
           // additional check the voltage hp4 at A with gate hold at GND level
           && ((adc.hp1+150) > adc.hp4)
                                              ) {
          //if the holding current was switched off the thyristor must be switched off too. 
          //if Thyristor was still swiched on, if gate was switched off => Thyristor
          PartFound = PART_THYRISTOR;
    261a:	85 e0       	ldi	r24, 0x05	; 5
    261c:	80 93 18 02 	sts	0x0218, r24
     lcd_data('Y');
     lcd_testpin(HighPin);
     lcd_space();
#endif
 
          ntrans.count++;		// mark as two N-type transistors
    2620:	80 91 67 02 	lds	r24, 0x0267
    2624:	8f 5f       	subi	r24, 0xFF	; 255
    2626:	80 93 67 02 	sts	0x0267, r24
#ifdef WITH_THYRISTOR_GATE_V
          ntrans.uBE = adc.tp2 - adc.lp2;	// Gate - Cathode Voltage 
    262a:	ea 18       	sub	r14, r10
    262c:	fb 08       	sbc	r15, r11
    262e:	f0 92 5f 02 	sts	0x025F, r15
    2632:	e0 92 5e 02 	sts	0x025E, r14
          ntrans.gthvoltage = adc.hp1 - adc.lp2;	// Anode-Cathode Voltage
    2636:	8c 89       	ldd	r24, Y+20	; 0x14
    2638:	9d 89       	ldd	r25, Y+21	; 0x15
    263a:	8a 19       	sub	r24, r10
    263c:	9b 09       	sbc	r25, r11
    263e:	90 93 63 02 	sts	0x0263, r25
    2642:	80 93 62 02 	sts	0x0262, r24
#endif
          //Test if Triac
          R_DDR = 0;
    2646:	14 b8       	out	0x04, r1	; 4
          R_PORT = 0;
    2648:	15 b8       	out	0x05, r1	; 5
          ADC_PORT = LoADCp;	//Low-Pin fix to VCC
    264a:	98 85       	ldd	r25, Y+8	; 0x08
    264c:	98 b9       	out	0x08, r25	; 8
          wait_about5ms();
    264e:	81 e0       	ldi	r24, 0x01	; 1
    2650:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
          R_DDR = HiPinRL;		//switch R_L port HighPin to output (GND)
    2654:	ab 85       	ldd	r26, Y+11	; 0x0b
    2656:	a4 b9       	out	0x04, r26	; 4
          if(W5msReadADC(HighPin) > 244) {
    2658:	89 89       	ldd	r24, Y+17	; 0x11
    265a:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    265e:	85 3f       	cpi	r24, 0xF5	; 245
    2660:	91 05       	cpc	r25, r1
    2662:	08 f0       	brcs	.+2      	; 0x2666 <CheckPins+0x730>
    2664:	24 c4       	rjmp	.+2120   	; 0x2eae <CheckPins+0xf78>
     lcd_space();
#endif
             goto saveNresult;		//measure voltage at the  High-Pin (probably A2); if too high:
                                	//component has current => kein Triac
          }
          R_DDR = HiPinRL | TriPinRL;	//switch R_L port for TristatePin (Gate) to output (GND) => Triac should be triggered 
    2666:	bd 81       	ldd	r27, Y+5	; 0x05
    2668:	b4 b9       	out	0x04, r27	; 4
          if(W5msReadADC(TristatePin) < 977) {
    266a:	8b 89       	ldd	r24, Y+19	; 0x13
    266c:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2670:	81 5d       	subi	r24, 0xD1	; 209
    2672:	93 40       	sbci	r25, 0x03	; 3
    2674:	08 f4       	brcc	.+2      	; 0x2678 <CheckPins+0x742>
    2676:	1b c4       	rjmp	.+2102   	; 0x2eae <CheckPins+0xf78>
     lcd_space();
#endif
             goto saveNresult; 		//measure voltage at the Tristate-Pin (probably Gate) ;
                              		// if to low, abort 
          }
          if(ReadADC(HighPin) < 733) {
    2678:	89 89       	ldd	r24, Y+17	; 0x11
    267a:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    267e:	8d 5d       	subi	r24, 0xDD	; 221
    2680:	92 40       	sbci	r25, 0x02	; 2
    2682:	08 f4       	brcc	.+2      	; 0x2686 <CheckPins+0x750>
    2684:	14 c4       	rjmp	.+2088   	; 0x2eae <CheckPins+0xf78>
     lcd_data('7');
     lcd_space();
#endif
             goto saveNresult; 		//component has no current => no Triac => abort
          }
          R_DDR = HiPinRL;		//TristatePin (Gate) to input 
    2686:	2b 85       	ldd	r18, Y+11	; 0x0b
    2688:	24 b9       	out	0x04, r18	; 4
          if(W5msReadADC(HighPin) < 733) {
    268a:	89 89       	ldd	r24, Y+17	; 0x11
    268c:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2690:	8d 5d       	subi	r24, 0xDD	; 221
    2692:	92 40       	sbci	r25, 0x02	; 2
    2694:	08 f4       	brcc	.+2      	; 0x2698 <CheckPins+0x762>
    2696:	0b c4       	rjmp	.+2070   	; 0x2eae <CheckPins+0xf78>
     lcd_data('3');
     lcd_space();
#endif
             goto saveNresult; 		//component has no current without base current => no Triac => abort
          }
          R_PORT = HiPinRL;		//switch R_L port for HighPin to VCC => switch off holding current 
    2698:	4b 85       	ldd	r20, Y+11	; 0x0b
    269a:	45 b9       	out	0x05, r20	; 5
          wait_about5ms();
    269c:	81 e0       	ldi	r24, 0x01	; 1
    269e:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
          R_PORT = 0;			//switch R_L port for HighPin again to GND; Triac should now switched off
    26a2:	15 b8       	out	0x05, r1	; 5
          if(W5msReadADC(HighPin) > 244) {
    26a4:	89 89       	ldd	r24, Y+17	; 0x11
    26a6:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    26aa:	85 3f       	cpi	r24, 0xF5	; 245
    26ac:	91 05       	cpc	r25, r1
    26ae:	08 f0       	brcs	.+2      	; 0x26b2 <CheckPins+0x77c>
    26b0:	fe c3       	rjmp	.+2044   	; 0x2eae <CheckPins+0xf78>
     lcd_space();
#endif
             goto saveNresult;		//measure voltage at the High-Pin (probably A2) ;
                                	//if to high, component is not switched off => no Triac, abort
          }
          PartFound = PART_TRIAC;
    26b2:	86 e0       	ldi	r24, 0x06	; 6
    26b4:	80 93 18 02 	sts	0x0218, r24
    26b8:	fa c3       	rjmp	.+2036   	; 0x2eae <CheckPins+0xf78>
          goto saveNresult;
        }
      //Test if NPN Transistor or MOSFET
      // ADC_DDR = LoADCm;	//Low-Pin to output 0V
      R_DDR = HiPinRL | TriPinRH;	//R_H port of Tristate-Pin (Basis) to output
    26ba:	5b 85       	ldd	r21, Y+11	; 0x0b
    26bc:	8c 85       	ldd	r24, Y+12	; 0x0c
    26be:	58 2b       	or	r21, r24
    26c0:	59 83       	std	Y+1, r21	; 0x01
    26c2:	54 b9       	out	0x04, r21	; 4
      R_PORT = HiPinRL | TriPinRH;	//R_H port of Tristate-Pin (Basis) to VCC
    26c4:	55 b9       	out	0x05, r21	; 5
      adc.hp2 = W20msReadADC(HighPin);	//measure the voltage at the collector  
    26c6:	89 89       	ldd	r24, Y+17	; 0x11
    26c8:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
    26cc:	8c 01       	movw	r16, r24
      adc.rhp = ADCconfig.U_AVCC - adc.hp2;	// voltage at the collector resistor
    26ce:	e0 90 43 02 	lds	r14, 0x0243
    26d2:	f0 90 44 02 	lds	r15, 0x0244
    26d6:	e8 1a       	sub	r14, r24
    26d8:	f9 0a       	sbc	r15, r25
      adc.tp2 = ReadADC(TristatePin);	//measure the voltage at the base 
    26da:	8b 89       	ldd	r24, Y+19	; 0x13
    26dc:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    26e0:	6c 01       	movw	r12, r24
      adc.rtp = ADCconfig.U_AVCC - adc.tp2;	// voltage at the base resistor
    26e2:	a0 91 43 02 	lds	r26, 0x0243
    26e6:	b0 91 44 02 	lds	r27, 0x0244
    26ea:	a8 1b       	sub	r26, r24
    26ec:	b9 0b       	sbc	r27, r25
    26ee:	bd 8b       	std	Y+21, r27	; 0x15
    26f0:	ac 8b       	std	Y+20, r26	; 0x14
      adc.lp2 = ReadADC(LowPin);
    26f2:	8a 89       	ldd	r24, Y+18	; 0x12
    26f4:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    26f8:	5c 01       	movw	r10, r24

//      if((PartFound == PART_TRANSISTOR) || (PartFound == PART_FET)) {
//         PartReady = 1;	//check, if test is already done once
//      }

      if(adc.rtp > 2557) {		// Basis-voltage R_H is low enough
    26fa:	ec 89       	ldd	r30, Y+20	; 0x14
    26fc:	fd 89       	ldd	r31, Y+21	; 0x15
    26fe:	ee 5f       	subi	r30, 0xFE	; 254
    2700:	f9 40       	sbci	r31, 0x09	; 9
    2702:	08 f4       	brcc	.+2      	; 0x2706 <CheckPins+0x7d0>
    2704:	96 c0       	rjmp	.+300    	; 0x2832 <CheckPins+0x8fc>
         PartFound = PART_TRANSISTOR;	//NPN-Transistor is found (Base is near GND)
    2706:	83 e0       	ldi	r24, 0x03	; 3
    2708:	80 93 18 02 	sts	0x0218, r24
         PartMode = PART_MODE_NPN;
    270c:	8c e0       	ldi	r24, 0x0C	; 12
    270e:	80 93 17 02 	sts	0x0217, r24
 #ifdef COMMON_EMITTER

         //compute current amplification factor for common Emitter
         //hFE = B = Collector current / Base current
         tmp16 = adc.rhp;
         if (tmp16 > adc.lp_otr) {
    2712:	4e 14       	cp	r4, r14
    2714:	5f 04       	cpc	r5, r15
    2716:	10 f4       	brcc	.+4      	; 0x271c <CheckPins+0x7e6>
            tmp16 -= adc.lp_otr;
    2718:	e4 18       	sub	r14, r4
    271a:	f5 08       	sbc	r15, r5
         }

  #ifdef LONG_HFE
         e_hfe = ((unsigned int)tmp16 * (unsigned long)(((unsigned long)R_H_VAL * 100) / 
    271c:	00 e0       	ldi	r16, 0x00	; 0
    271e:	10 e0       	ldi	r17, 0x00	; 0
    2720:	20 91 19 02 	lds	r18, 0x0219
    2724:	30 91 1a 02 	lds	r19, 0x021A
    2728:	40 e0       	ldi	r20, 0x00	; 0
    272a:	50 e0       	ldi	r21, 0x00	; 0
    272c:	60 e6       	ldi	r22, 0x60	; 96
    272e:	77 eb       	ldi	r23, 0xB7	; 183
    2730:	87 e4       	ldi	r24, 0x47	; 71
    2732:	90 e0       	ldi	r25, 0x00	; 0
    2734:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2738:	c8 01       	movw	r24, r16
    273a:	b7 01       	movw	r22, r14
    273c:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2740:	ac 89       	ldd	r26, Y+20	; 0x14
    2742:	bd 89       	ldd	r27, Y+21	; 0x15
    2744:	9d 01       	movw	r18, r26
    2746:	40 e0       	ldi	r20, 0x00	; 0
    2748:	50 e0       	ldi	r21, 0x00	; 0
    274a:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    274e:	79 01       	movw	r14, r18
    2750:	8a 01       	movw	r16, r20
              (unsigned int)RR680PL)) / (unsigned int)adc.rtp;	
  #else
         e_hfe = ((tmp16 / ((RR680PL+500)/1000)) * (R_H_VAL/500)) / (adc.rtp/500);
  #endif
         if ((ntrans.count == 0) || (e_hfe > ntrans.hfe)){
    2752:	80 91 67 02 	lds	r24, 0x0267
    2756:	88 23       	and	r24, r24
    2758:	79 f0       	breq	.+30     	; 0x2778 <CheckPins+0x842>
    275a:	80 91 5a 02 	lds	r24, 0x025A
    275e:	90 91 5b 02 	lds	r25, 0x025B
    2762:	a0 91 5c 02 	lds	r26, 0x025C
    2766:	b0 91 5d 02 	lds	r27, 0x025D
    276a:	8e 15       	cp	r24, r14
    276c:	9f 05       	cpc	r25, r15
    276e:	a0 07       	cpc	r26, r16
    2770:	b1 07       	cpc	r27, r17
    2772:	10 f0       	brcs	.+4      	; 0x2778 <CheckPins+0x842>
    2774:	20 e0       	ldi	r18, 0x00	; 0
    2776:	0f c0       	rjmp	.+30     	; 0x2796 <CheckPins+0x860>
            ntrans.hfe = e_hfe;
    2778:	e0 92 5a 02 	sts	0x025A, r14
    277c:	f0 92 5b 02 	sts	0x025B, r15
    2780:	00 93 5c 02 	sts	0x025C, r16
    2784:	10 93 5d 02 	sts	0x025D, r17
            ntrans.uBE = adc.tp2 - adc.lp2;
    2788:	ca 18       	sub	r12, r10
    278a:	db 08       	sbc	r13, r11
    278c:	d0 92 5f 02 	sts	0x025F, r13
    2790:	c0 92 5e 02 	sts	0x025E, r12
    2794:	21 e0       	ldi	r18, 0x01	; 1
 #endif
#ifdef COMMON_COLLECTOR
          //compare current amplification factor for common Collector (Emitter follower)
          // hFE = (Emitterstrom - Basisstrom) / Basisstrom
 #ifdef COMMON_EMITTER
          if (c_hfe >  ntrans.hfe)
    2796:	80 91 5a 02 	lds	r24, 0x025A
    279a:	90 91 5b 02 	lds	r25, 0x025B
    279e:	a0 91 5c 02 	lds	r26, 0x025C
    27a2:	b0 91 5d 02 	lds	r27, 0x025D
    27a6:	86 15       	cp	r24, r6
    27a8:	97 05       	cpc	r25, r7
    27aa:	a8 05       	cpc	r26, r8
    27ac:	b9 05       	cpc	r27, r9
    27ae:	88 f4       	brcc	.+34     	; 0x27d2 <CheckPins+0x89c>
 #else
          if ((ntrans.count == 0) || (c_hfe >  ntrans.hfe))
 #endif
          {
            ntrans.hfe = c_hfe;
    27b0:	60 92 5a 02 	sts	0x025A, r6
    27b4:	70 92 5b 02 	sts	0x025B, r7
    27b8:	80 92 5c 02 	sts	0x025C, r8
    27bc:	90 92 5d 02 	sts	0x025D, r9
            ntrans.uBE = adc.tp1 - adc.lp1;
    27c0:	ea 81       	ldd	r30, Y+2	; 0x02
    27c2:	fb 81       	ldd	r31, Y+3	; 0x03
    27c4:	2e 1a       	sub	r2, r30
    27c6:	3f 0a       	sbc	r3, r31
    27c8:	30 92 5f 02 	sts	0x025F, r3
    27cc:	20 92 5e 02 	sts	0x025E, r2
    27d0:	03 c0       	rjmp	.+6      	; 0x27d8 <CheckPins+0x8a2>
#endif
#if DebugOut == 5
         lcd_data('B');
#endif
#ifdef SHOW_ICE
         if (update_pins != 0) {
    27d2:	22 23       	and	r18, r18
    27d4:	09 f4       	brne	.+2      	; 0x27d8 <CheckPins+0x8a2>
    27d6:	6c c3       	rjmp	.+1752   	; 0x2eb0 <CheckPins+0xf7a>
	    // update residual collector (emitter) current without base current
            ntrans.ice0 = (unsigned int)(((unsigned long)adc.lp_otr * 1000) / RR680MI); // ICE0 0.01mA
    27d8:	b2 01       	movw	r22, r4
    27da:	80 e0       	ldi	r24, 0x00	; 0
    27dc:	90 e0       	ldi	r25, 0x00	; 0
    27de:	28 ee       	ldi	r18, 0xE8	; 232
    27e0:	33 e0       	ldi	r19, 0x03	; 3
    27e2:	40 e0       	ldi	r20, 0x00	; 0
    27e4:	50 e0       	ldi	r21, 0x00	; 0
    27e6:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    27ea:	20 91 12 02 	lds	r18, 0x0212
    27ee:	30 91 13 02 	lds	r19, 0x0213
    27f2:	40 e0       	ldi	r20, 0x00	; 0
    27f4:	50 e0       	ldi	r21, 0x00	; 0
    27f6:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    27fa:	30 93 61 02 	sts	0x0261, r19
    27fe:	20 93 60 02 	sts	0x0260, r18
            ntrans.ices = (unsigned int)(((unsigned long)adc.vCEs * 1000) / RR680PL); // ICEs 0.01mA
    2802:	2e 81       	ldd	r18, Y+6	; 0x06
    2804:	3f 81       	ldd	r19, Y+7	; 0x07
    2806:	b9 01       	movw	r22, r18
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	90 e0       	ldi	r25, 0x00	; 0
    280c:	28 ee       	ldi	r18, 0xE8	; 232
    280e:	33 e0       	ldi	r19, 0x03	; 3
    2810:	40 e0       	ldi	r20, 0x00	; 0
    2812:	50 e0       	ldi	r21, 0x00	; 0
    2814:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2818:	20 91 19 02 	lds	r18, 0x0219
    281c:	30 91 1a 02 	lds	r19, 0x021A
    2820:	40 e0       	ldi	r20, 0x00	; 0
    2822:	50 e0       	ldi	r21, 0x00	; 0
    2824:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2828:	30 93 63 02 	sts	0x0263, r19
    282c:	20 93 62 02 	sts	0x0262, r18
    2830:	3e c3       	rjmp	.+1660   	; 0x2eae <CheckPins+0xf78>
         }
#endif
         goto saveNresult;		// count the found N-Type and exit
      } 
      // Base has low current
      if((adc.lp_otr < 97) && (adc.rhp > 3400)) {
    2832:	31 e6       	ldi	r19, 0x61	; 97
    2834:	43 16       	cp	r4, r19
    2836:	51 04       	cpc	r5, r1
    2838:	08 f0       	brcs	.+2      	; 0x283c <CheckPins+0x906>
    283a:	52 c0       	rjmp	.+164    	; 0x28e0 <CheckPins+0x9aa>
    283c:	49 e4       	ldi	r20, 0x49	; 73
    283e:	e4 16       	cp	r14, r20
    2840:	4d e0       	ldi	r20, 0x0D	; 13
    2842:	f4 06       	cpc	r15, r20
    2844:	08 f4       	brcc	.+2      	; 0x2848 <CheckPins+0x912>
    2846:	4c c0       	rjmp	.+152    	; 0x28e0 <CheckPins+0x9aa>
         //if flow voltage in switched off mode low enough?
         //(since D-Mode-FET will be detected in error as E-Mode )
         PartFound = PART_FET;	//N-Kanal-MOSFET is found (Basis/Gate will Not be pulled down)
    2848:	84 e0       	ldi	r24, 0x04	; 4
    284a:	80 93 18 02 	sts	0x0218, r24
         PartMode = PART_MODE_MOS|N_CHANNEL|E_MODE;
    284e:	82 e0       	ldi	r24, 0x02	; 2
    2850:	80 93 17 02 	sts	0x0217, r24
         if (adc.hp2 > (250+adc.lp2)) {
    2854:	8a ef       	ldi	r24, 0xFA	; 250
    2856:	90 e0       	ldi	r25, 0x00	; 0
    2858:	a8 0e       	add	r10, r24
    285a:	b9 1e       	adc	r11, r25
    285c:	a0 16       	cp	r10, r16
    285e:	b1 06       	cpc	r11, r17
    2860:	18 f4       	brcc	.+6      	; 0x2868 <CheckPins+0x932>
            // Drain-Source Voltage is too high for N_E_MOS
            PartMode = PART_MODE_IGBT|N_CHANNEL|E_MODE;
    2862:	83 e0       	ldi	r24, 0x03	; 3
    2864:	80 93 17 02 	sts	0x0217, r24
         lcd_data('F');
#endif
         //Switching of Drain is monitored with digital input
         // Low level is specified up to 0.3 * VCC
         // High level is specified above 0.6 * VCC
         PinMSK = HiADCm & 7;
    2868:	09 85       	ldd	r16, Y+9	; 0x09
    286a:	07 70       	andi	r16, 0x07	; 7
         // measure Threshold voltage of Gate
         ADMUX = TristatePin | (1<<REFS0);	// measure TristatePin, Ref. VCC
    286c:	8b 89       	ldd	r24, Y+19	; 0x13
    286e:	80 64       	ori	r24, 0x40	; 64
    2870:	80 93 7c 00 	sts	0x007C, r24
    2874:	10 e0       	ldi	r17, 0x00	; 0
    2876:	f1 e0       	ldi	r31, 0x01	; 1
    2878:	ef 2e       	mov	r14, r31
    287a:	f1 2c       	mov	r15, r1
         tmp16 = 1;			// round up ((1*4)/9)
         for(ii=0;ii<11;ii++) {
            wdt_reset();
    287c:	a8 95       	wdr
            ChargePin10ms(TriPinRL,0);	// discharge Gate 10ms with RL 
    287e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2880:	60 e0       	ldi	r22, 0x00	; 0
    2882:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <ChargePin10ms>
            R_DDR = HiPinRL | TriPinRH;	// slowly charge Gate 
    2886:	99 81       	ldd	r25, Y+1	; 0x01
    2888:	94 b9       	out	0x04, r25	; 4
            R_PORT = HiPinRL | TriPinRH;
    288a:	95 b9       	out	0x05, r25	; 5
            while ((ADC_PIN&PinMSK));	// Wait, until the MOSFET switch and Drain moved to low 
    288c:	86 b1       	in	r24, 0x06	; 6
    288e:	80 23       	and	r24, r16
    2890:	e9 f7       	brne	.-6      	; 0x288c <CheckPins+0x956>
             		// 0 is detected with input voltage of 2.12V to 2.24V (tested with mega168 & mega328)
            R_DDR = HiPinRL;		// switch off current
    2892:	ab 85       	ldd	r26, Y+11	; 0x0b
    2894:	a4 b9       	out	0x04, r26	; 4
            ADCSRA |= (1<<ADSC);		// start ADC conversion
    2896:	80 91 7a 00 	lds	r24, 0x007A
    289a:	80 64       	ori	r24, 0x40	; 64
    289c:	80 93 7a 00 	sts	0x007A, r24
            while (ADCSRA&(1<<ADSC));	// wait until ADC finished
    28a0:	80 91 7a 00 	lds	r24, 0x007A
    28a4:	86 fd       	sbrc	r24, 6
    28a6:	fc cf       	rjmp	.-8      	; 0x28a0 <CheckPins+0x96a>
            tmp16 += ADCW;		// add result of ADC
    28a8:	80 91 78 00 	lds	r24, 0x0078
    28ac:	90 91 79 00 	lds	r25, 0x0079
    28b0:	e8 0e       	add	r14, r24
    28b2:	f9 1e       	adc	r15, r25
         // High level is specified above 0.6 * VCC
         PinMSK = HiADCm & 7;
         // measure Threshold voltage of Gate
         ADMUX = TristatePin | (1<<REFS0);	// measure TristatePin, Ref. VCC
         tmp16 = 1;			// round up ((1*4)/9)
         for(ii=0;ii<11;ii++) {
    28b4:	1f 5f       	subi	r17, 0xFF	; 255
    28b6:	1b 30       	cpi	r17, 0x0B	; 11
    28b8:	09 f7       	brne	.-62     	; 0x287c <CheckPins+0x946>
            ADCSRA |= (1<<ADSC);		// start ADC conversion
            while (ADCSRA&(1<<ADSC));	// wait until ADC finished
            tmp16 += ADCW;		// add result of ADC
         }
         tmp16 *= 4;	//is equal to 44 * ADCW
         ntrans.gthvoltage = tmp16/ 9;	//scale to mV
    28ba:	c7 01       	movw	r24, r14
    28bc:	88 0f       	add	r24, r24
    28be:	99 1f       	adc	r25, r25
    28c0:	88 0f       	add	r24, r24
    28c2:	99 1f       	adc	r25, r25
    28c4:	69 e0       	ldi	r22, 0x09	; 9
    28c6:	70 e0       	ldi	r23, 0x00	; 0
    28c8:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    28cc:	70 93 63 02 	sts	0x0263, r23
    28d0:	60 93 62 02 	sts	0x0262, r22
         ntrans.count++;		// count FET as two to accelerate  searching
    28d4:	80 91 67 02 	lds	r24, 0x0267
    28d8:	8f 5f       	subi	r24, 0xFF	; 255
    28da:	80 93 67 02 	sts	0x0267, r24
    28de:	e7 c2       	rjmp	.+1486   	; 0x2eae <CheckPins+0xf78>
         goto saveNresult;
      }
   } // end component conduct => npn
   ADC_DDR = TXD_MSK;		// switch all ADC-Ports to input
    28e0:	17 b8       	out	0x07, r1	; 7
   ADC_PORT = TXD_VAL;		// switch all ADC-Ports to 0 (no Pull up)
    28e2:	18 b8       	out	0x08, r1	; 8
  }
//##########################################################################################
// Search for diodes
//##########################################################################################
checkDiode:
  R_DDR = 0;			//switch off resistor current
    28e4:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0;
    28e6:	15 b8       	out	0x05, r1	; 5
  ADC_DDR = TXD_MSK;		// switch ADC ports to input
    28e8:	17 b8       	out	0x07, r1	; 7
//  if (adc.lp_otr < 977) 
  if (adc.lp_otr < 455) {
    28ea:	b7 ec       	ldi	r27, 0xC7	; 199
    28ec:	4b 16       	cp	r4, r27
    28ee:	b1 e0       	ldi	r27, 0x01	; 1
    28f0:	5b 06       	cpc	r5, r27
    28f2:	08 f4       	brcc	.+2      	; 0x28f6 <CheckPins+0x9c0>
    28f4:	af c0       	rjmp	.+350    	; 0x2a54 <CheckPins+0xb1e>
#endif
     goto widmes;
  }
  // component has current
  //Test if Diode
  ADC_PORT = TXD_VAL;
    28f6:	18 b8       	out	0x08, r1	; 8
    28f8:	10 e0       	ldi	r17, 0x00	; 0
  for (ii=0;ii<200;ii++) {
     ADC_DDR = LoADCm | HiADCm; // discharge by short of Low and High side
    28fa:	08 85       	ldd	r16, Y+8	; 0x08
    28fc:	e9 85       	ldd	r30, Y+9	; 0x09
    28fe:	0e 2b       	or	r16, r30
    2900:	07 b9       	out	0x07, r16	; 7
     wait_about5ms();		// Low and Highpin to GND for discharge
    2902:	81 e0       	ldi	r24, 0x01	; 1
    2904:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
     ADC_DDR = LoADCm;		// switch only Low-Pin fix to GND
    2908:	f8 85       	ldd	r31, Y+8	; 0x08
    290a:	f7 b9       	out	0x07, r31	; 7
     adc.hp1 = ReadADC(HighPin); // read voltage at High-Pin
    290c:	89 89       	ldd	r24, Y+17	; 0x11
    290e:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
     if (adc.hp1 < (150/8)) break;
    2912:	42 97       	sbiw	r24, 0x12	; 18
    2914:	18 f0       	brcs	.+6      	; 0x291c <CheckPins+0x9e6>
     goto widmes;
  }
  // component has current
  //Test if Diode
  ADC_PORT = TXD_VAL;
  for (ii=0;ii<200;ii++) {
    2916:	1f 5f       	subi	r17, 0xFF	; 255
    2918:	18 3c       	cpi	r17, 0xC8	; 200
    291a:	91 f7       	brne	.-28     	; 0x2900 <CheckPins+0x9ca>
 #if FLASHEND > 0x1fff
  /* It is difficult to detect the protection diode of D-mode MOSFET . */
  /* We have to generate a negative gate voltage to isolate the diode. */
  /* For P-mode the resistors must reside on the VCC side. */
  /* For N-mode the resistors must be moved to the GND side. */
  R_DDR = HiPinRH;		//switch R_H port for High-Pin output (VCC)
    291c:	2a 85       	ldd	r18, Y+10	; 0x0a
    291e:	24 b9       	out	0x04, r18	; 4
  R_PORT = HiPinRH;
    2920:	25 b9       	out	0x05, r18	; 5
  ChargePin10ms(TriPinRL,1);	//discharge of P-Kanal-MOSFET gate
    2922:	8d 85       	ldd	r24, Y+13	; 0x0d
    2924:	61 e0       	ldi	r22, 0x01	; 1
    2926:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <ChargePin10ms>
  adc.hp2 = W5msReadADC(HighPin); 		// GND--|<--HP--R_H--VCC
    292a:	89 89       	ldd	r24, Y+17	; 0x11
    292c:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2930:	6c 01       	movw	r12, r24
  // now the resistor is moved to the Low side
  R_DDR = LoPinRH;
    2932:	3e 85       	ldd	r19, Y+14	; 0x0e
    2934:	34 b9       	out	0x04, r19	; 4
  R_PORT = 0;
    2936:	15 b8       	out	0x05, r1	; 5
  ADC_DDR = HiADCm;		// switch High-Pin fix to VCC
    2938:	49 85       	ldd	r20, Y+9	; 0x09
    293a:	47 b9       	out	0x07, r20	; 7
  ADC_PORT = HiADCp;
    293c:	48 b9       	out	0x08, r20	; 8
  ChargePin10ms(TriPinRL,0);	//discharge for N-Kanal-MOSFET gate
    293e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2940:	60 e0       	ldi	r22, 0x00	; 0
    2942:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <ChargePin10ms>
  adc.hp3 = ADCconfig.U_AVCC - W5msReadADC(LowPin); // GND--R_H--LP--|<--VCC
    2946:	a0 90 43 02 	lds	r10, 0x0243
    294a:	b0 90 44 02 	lds	r11, 0x0244
    294e:	8a 89       	ldd	r24, Y+18	; 0x12
    2950:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2954:	8c 01       	movw	r16, r24
  /* check with higher current (R_L=680) */
  R_DDR = LoPinRL;
    2956:	5f 85       	ldd	r21, Y+15	; 0x0f
    2958:	54 b9       	out	0x04, r21	; 4
  adc.hp1 = W5msReadADC(HighPin) - ReadADC(LowPin); // GND--R_L--LP--|<--VCC
    295a:	89 89       	ldd	r24, Y+17	; 0x11
    295c:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2960:	4c 01       	movw	r8, r24
    2962:	8a 89       	ldd	r24, Y+18	; 0x12
    2964:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2968:	88 1a       	sub	r8, r24
    296a:	99 0a       	sbc	r9, r25
  //  the resistor is moved back to the High side
  ADC_PORT = TXD_VAL;
    296c:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = LoADCm;		// switch only Low-Pin fix to GND
    296e:	88 85       	ldd	r24, Y+8	; 0x08
    2970:	87 b9       	out	0x07, r24	; 7
  R_DDR = HiPinRL;		//switch R_L port for High-Pin output (VCC)
    2972:	9b 85       	ldd	r25, Y+11	; 0x0b
    2974:	94 b9       	out	0x04, r25	; 4
  R_PORT = HiPinRL;
    2976:	95 b9       	out	0x05, r25	; 5
  ChargePin10ms(TriPinRL,1);	//discharge for P-Kanal-MOSFET gate
    2978:	8d 85       	ldd	r24, Y+13	; 0x0d
    297a:	61 e0       	ldi	r22, 0x01	; 1
    297c:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <ChargePin10ms>
  adc.lp_otr = W5msReadADC(HighPin) - ReadADC(LowPin); // GND--|<--HP--R_L--VCC
    2980:	89 89       	ldd	r24, Y+17	; 0x11
    2982:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2986:	7c 01       	movw	r14, r24
    2988:	8a 89       	ldd	r24, Y+18	; 0x12
    298a:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    298e:	e8 1a       	sub	r14, r24
    2990:	f9 0a       	sbc	r15, r25
  if(adc.lp_otr > adc.hp1) {
    2992:	8e 14       	cp	r8, r14
    2994:	9f 04       	cpc	r9, r15
    2996:	48 f4       	brcc	.+18     	; 0x29aa <CheckPins+0xa74>
      adc.hp1 = adc.lp_otr;	//the higher value wins
      adc.hp3 = adc.hp2;
      R_DDR = HiPinRH;		//switch R_H port for High-Pin output (VCC)
    2998:	aa 85       	ldd	r26, Y+10	; 0x0a
    299a:	a4 b9       	out	0x04, r26	; 4
      R_PORT = HiPinRH;
    299c:	a5 b9       	out	0x05, r26	; 5
      adc.hp2 = W5msReadADC(HighPin); 		// GND--|<--HP--R_H--VCC
    299e:	89 89       	ldd	r24, Y+17	; 0x11
    29a0:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    29a4:	8c 01       	movw	r16, r24
    29a6:	47 01       	movw	r8, r14
    29a8:	16 c0       	rjmp	.+44     	; 0x29d6 <CheckPins+0xaa0>
  R_DDR = LoPinRH;
  R_PORT = 0;
  ADC_DDR = HiADCm;		// switch High-Pin fix to VCC
  ADC_PORT = HiADCp;
  ChargePin10ms(TriPinRL,0);	//discharge for N-Kanal-MOSFET gate
  adc.hp3 = ADCconfig.U_AVCC - W5msReadADC(LowPin); // GND--R_H--LP--|<--VCC
    29aa:	65 01       	movw	r12, r10
    29ac:	c0 1a       	sub	r12, r16
    29ae:	d1 0a       	sbc	r13, r17
      adc.hp3 = adc.hp2;
      R_DDR = HiPinRH;		//switch R_H port for High-Pin output (VCC)
      R_PORT = HiPinRH;
      adc.hp2 = W5msReadADC(HighPin); 		// GND--|<--HP--R_H--VCC
  } else {
      R_DDR = LoPinRH;
    29b0:	be 85       	ldd	r27, Y+14	; 0x0e
    29b2:	b4 b9       	out	0x04, r27	; 4
      R_PORT = 0;
    29b4:	15 b8       	out	0x05, r1	; 5
      ADC_DDR = HiADCm;		// switch High-Pin fix to VCC
    29b6:	e9 85       	ldd	r30, Y+9	; 0x09
    29b8:	e7 b9       	out	0x07, r30	; 7
      ADC_PORT = HiADCp;
    29ba:	e8 b9       	out	0x08, r30	; 8
      ChargePin10ms(TriPinRL,0);	//discharge for N-Kanal-MOSFET gate
    29bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    29be:	60 e0       	ldi	r22, 0x00	; 0
    29c0:	0e 94 69 17 	call	0x2ed2	; 0x2ed2 <ChargePin10ms>
      adc.hp2 = ADCconfig.U_AVCC - W5msReadADC(LowPin); // GND--R_H--LP--|<--VCC
    29c4:	00 91 43 02 	lds	r16, 0x0243
    29c8:	10 91 44 02 	lds	r17, 0x0244
    29cc:	8a 89       	ldd	r24, Y+18	; 0x12
    29ce:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    29d2:	08 1b       	sub	r16, r24
    29d4:	19 0b       	sbc	r17, r25
#endif
  volt_dif = adc.hp3/8;
  if (volt_dif > 200) volt_dif = 200;

//  if((adc.hp1 > 150) && (adc.hp1 < 4640) && (adc.hp1 > (adc.hp3+(adc.hp3/8))) && (adc.hp3*8 > adc.hp1)) {
  if((adc.hp1 > 150) && (adc.hp1 < 4640) && (adc.hp2 < adc.hp1) && (adc.hp1 > (adc.hp3+volt_dif)) && (adc.hp3 > adc.hp1/16)) {
    29d6:	c4 01       	movw	r24, r8
    29d8:	87 59       	subi	r24, 0x97	; 151
    29da:	90 40       	sbci	r25, 0x00	; 0
    29dc:	89 58       	subi	r24, 0x89	; 137
    29de:	91 41       	sbci	r25, 0x11	; 17
    29e0:	c8 f5       	brcc	.+114    	; 0x2a54 <CheckPins+0xb1e>
    29e2:	08 15       	cp	r16, r8
    29e4:	19 05       	cpc	r17, r9
    29e6:	b0 f5       	brcc	.+108    	; 0x2a54 <CheckPins+0xb1e>
  lcd_data('L');
  DisplayValue(adc.hp1,-3,' ',2);
  lcd_data('H');
  DisplayValue(adc.hp2,-3,' ',2);
#endif
  volt_dif = adc.hp3/8;
    29e8:	c6 01       	movw	r24, r12
    29ea:	73 e0       	ldi	r23, 0x03	; 3
    29ec:	96 95       	lsr	r25
    29ee:	87 95       	ror	r24
    29f0:	7a 95       	dec	r23
    29f2:	e1 f7       	brne	.-8      	; 0x29ec <CheckPins+0xab6>
  if (volt_dif > 200) volt_dif = 200;

//  if((adc.hp1 > 150) && (adc.hp1 < 4640) && (adc.hp1 > (adc.hp3+(adc.hp3/8))) && (adc.hp3*8 > adc.hp1)) {
  if((adc.hp1 > 150) && (adc.hp1 < 4640) && (adc.hp2 < adc.hp1) && (adc.hp1 > (adc.hp3+volt_dif)) && (adc.hp3 > adc.hp1/16)) {
    29f4:	89 3c       	cpi	r24, 0xC9	; 201
    29f6:	91 05       	cpc	r25, r1
    29f8:	10 f0       	brcs	.+4      	; 0x29fe <CheckPins+0xac8>
    29fa:	88 ec       	ldi	r24, 0xC8	; 200
    29fc:	90 e0       	ldi	r25, 0x00	; 0
    29fe:	8c 0d       	add	r24, r12
    2a00:	9d 1d       	adc	r25, r13
    2a02:	88 15       	cp	r24, r8
    2a04:	99 05       	cpc	r25, r9
    2a06:	30 f5       	brcc	.+76     	; 0x2a54 <CheckPins+0xb1e>
    2a08:	c4 01       	movw	r24, r8
    2a0a:	64 e0       	ldi	r22, 0x04	; 4
    2a0c:	96 95       	lsr	r25
    2a0e:	87 95       	ror	r24
    2a10:	6a 95       	dec	r22
    2a12:	e1 f7       	brne	.-8      	; 0x2a0c <CheckPins+0xad6>
    2a14:	8c 15       	cp	r24, r12
    2a16:	9d 05       	cpc	r25, r13
    2a18:	e8 f4       	brcc	.+58     	; 0x2a54 <CheckPins+0xb1e>
     //voltage is above 0,15V and below 4,64V => Ok
     // hp2 >= hp1 is only possible with capacitor, not with a diode, hp2 is measured with 470k
//     if((PartFound == PART_NONE) || (PartFound == PART_RESISTOR)) {
     if(PartFound < PART_DIODE) {
    2a1a:	80 91 18 02 	lds	r24, 0x0218
    2a1e:	82 30       	cpi	r24, 0x02	; 2
    2a20:	18 f4       	brcc	.+6      	; 0x2a28 <CheckPins+0xaf2>
        PartFound = PART_DIODE;	//mark for diode only, if no other component is found
    2a22:	82 e0       	ldi	r24, 0x02	; 2
    2a24:	80 93 18 02 	sts	0x0218, r24
				//since there is a problem with Transistors with a protection diode
#if DebugOut == 4
        lcd_data('D');
#endif
     }
     diodes.Anode[NumOfDiodes] = HighPin;
    2a28:	80 91 16 02 	lds	r24, 0x0216
    2a2c:	e8 2f       	mov	r30, r24
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	9f 01       	movw	r18, r30
    2a32:	26 56       	subi	r18, 0x66	; 102
    2a34:	3d 4f       	sbci	r19, 0xFD	; 253
    2a36:	49 89       	ldd	r20, Y+17	; 0x11
    2a38:	d9 01       	movw	r26, r18
    2a3a:	4c 93       	st	X, r20
     diodes.Cathode[NumOfDiodes] = LowPin;
    2a3c:	5a 89       	ldd	r21, Y+18	; 0x12
    2a3e:	16 96       	adiw	r26, 0x06	; 6
    2a40:	5c 93       	st	X, r21
     diodes.Voltage[NumOfDiodes] = adc.hp1;	// voltage in Millivolt 
    2a42:	ee 0f       	add	r30, r30
    2a44:	ff 1f       	adc	r31, r31
    2a46:	ea 55       	subi	r30, 0x5A	; 90
    2a48:	fd 4f       	sbci	r31, 0xFD	; 253
    2a4a:	91 82       	std	Z+1, r9	; 0x01
    2a4c:	80 82       	st	Z, r8
     NumOfDiodes++;
    2a4e:	8f 5f       	subi	r24, 0xFF	; 255
    2a50:	80 93 16 02 	sts	0x0216, r24
// Search for resistors
//##########################################################################################
widmes:
//  if ((NumOfDiodes + ptrans.count  + ntrans.count) > 0) {
//     goto clean_ports;	// no resistors are searched, if diodes are detected
  if ((ptrans.count  + ntrans.count) > 0) {
    2a54:	20 91 67 02 	lds	r18, 0x0267
    2a58:	80 91 79 02 	lds	r24, 0x0279
    2a5c:	90 e0       	ldi	r25, 0x00	; 0
    2a5e:	82 0f       	add	r24, r18
    2a60:	91 1d       	adc	r25, r1
    2a62:	89 2b       	or	r24, r25
    2a64:	09 f0       	breq	.+2      	; 0x2a68 <CheckPins+0xb32>
    2a66:	0a c2       	rjmp	.+1044   	; 0x2e7c <CheckPins+0xf46>
     goto clean_ports;	// no resistors are searched, if transistors are detected
  }
  // resistor measurement
  wdt_reset();
    2a68:	a8 95       	wdr
// U_SCALE can be set to 4 for better resolution of ReadADC result
#if U_SCALE != 1
  ADCconfig.U_AVCC *= U_SCALE;	// scale to higher resolution, mV scale is not required
    2a6a:	80 91 43 02 	lds	r24, 0x0243
    2a6e:	90 91 44 02 	lds	r25, 0x0244
    2a72:	88 0f       	add	r24, r24
    2a74:	99 1f       	adc	r25, r25
    2a76:	88 0f       	add	r24, r24
    2a78:	99 1f       	adc	r25, r25
    2a7a:	90 93 44 02 	sts	0x0244, r25
    2a7e:	80 93 43 02 	sts	0x0243, r24
  ADCconfig.U_Bandgap *= U_SCALE;
    2a82:	80 91 41 02 	lds	r24, 0x0241
    2a86:	90 91 42 02 	lds	r25, 0x0242
    2a8a:	88 0f       	add	r24, r24
    2a8c:	99 1f       	adc	r25, r25
    2a8e:	88 0f       	add	r24, r24
    2a90:	99 1f       	adc	r25, r25
    2a92:	90 93 42 02 	sts	0x0242, r25
    2a96:	80 93 41 02 	sts	0x0241, r24
#endif
#if R_ANZ_MESS != ANZ_MESS
  ADCconfig.Samples = R_ANZ_MESS;	// switch to special number of repetitions
    2a9a:	8e eb       	ldi	r24, 0xBE	; 190
    2a9c:	80 93 3f 02 	sts	0x023F, r24
#endif
  #define MAX_REPEAT (700 / (5 + R_ANZ_MESS/8))
  ADC_PORT = TXD_VAL;
    2aa0:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = LoADCm;		//switch Low-Pin to output (GND)
    2aa2:	88 85       	ldd	r24, Y+8	; 0x08
    2aa4:	87 b9       	out	0x07, r24	; 7
  R_DDR = HiPinRL;		//switch R_L port for High-Pin to output (VCC)
    2aa6:	9b 85       	ldd	r25, Y+11	; 0x0b
    2aa8:	94 b9       	out	0x04, r25	; 4
  R_PORT = HiPinRL;	
    2aaa:	95 b9       	out	0x05, r25	; 5
    2aac:	ff 24       	eor	r15, r15
    2aae:	f3 94       	inc	r15
    2ab0:	00 e0       	ldi	r16, 0x00	; 0
    2ab2:	10 e0       	ldi	r17, 0x00	; 0
#if FLASHEND > 0x1fff
  adc.hp2 = 0;
  for (ii=1;ii<MAX_REPEAT;ii++) {
     // wait until voltage is stable
     adc.tp1 = W5msReadADC(LowPin);	// low-voltage at Rx with load
    2ab4:	8a 89       	ldd	r24, Y+18	; 0x12
    2ab6:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2aba:	6c 01       	movw	r12, r24
     adc.hp1 = ReadADC(HighPin);		// voltage at resistor Rx with R_L
    2abc:	89 89       	ldd	r24, Y+17	; 0x11
    2abe:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2ac2:	1c 01       	movw	r2, r24
     udiff = adc.hp1 - adc.hp2;
    2ac4:	80 1b       	sub	r24, r16
    2ac6:	91 0b       	sbc	r25, r17
     if (udiff < 0) udiff = -udiff;
     if (udiff < 3) break;
    2ac8:	97 ff       	sbrs	r25, 7
    2aca:	03 c0       	rjmp	.+6      	; 0x2ad2 <CheckPins+0xb9c>
    2acc:	90 95       	com	r25
    2ace:	81 95       	neg	r24
    2ad0:	9f 4f       	sbci	r25, 0xFF	; 255
    2ad2:	03 97       	sbiw	r24, 0x03	; 3
    2ad4:	5c f4       	brge	.+22     	; 0x2aec <CheckPins+0xbb6>
  adc.hp1 = ReadADC(HighPin);		// voltage at resistor Rx with R_L
#endif
  if (adc.tp1 > adc.hp1) {
     adc.tp1 = adc.hp1;
  }
  R_PORT = 0;
    2ad6:	15 b8       	out	0x05, r1	; 5
  R_DDR = HiPinRH;		//switch R_H port for High-Pin to output (GND)
    2ad8:	aa 85       	ldd	r26, Y+10	; 0x0a
    2ada:	a4 b9       	out	0x04, r26	; 4
  adc.hp2 = W5msReadADC(HighPin);	// read voltage, should be down
    2adc:	89 89       	ldd	r24, Y+17	; 0x11
    2ade:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
  if (adc.hp2 > (20*U_SCALE)) {
    2ae2:	81 35       	cpi	r24, 0x51	; 81
    2ae4:	91 05       	cpc	r25, r1
    2ae6:	08 f0       	brcs	.+2      	; 0x2aea <CheckPins+0xbb4>
    2ae8:	b2 c1       	rjmp	.+868    	; 0x2e4e <CheckPins+0xf18>
    2aea:	07 c0       	rjmp	.+14     	; 0x2afa <CheckPins+0xbc4>
     adc.hp1 = ReadADC(HighPin);		// voltage at resistor Rx with R_L
     udiff = adc.hp1 - adc.hp2;
     if (udiff < 0) udiff = -udiff;
     if (udiff < 3) break;
     adc.hp2 = adc.hp1;
     wdt_reset();
    2aec:	a8 95       	wdr
  ADC_DDR = LoADCm;		//switch Low-Pin to output (GND)
  R_DDR = HiPinRL;		//switch R_L port for High-Pin to output (VCC)
  R_PORT = HiPinRL;	
#if FLASHEND > 0x1fff
  adc.hp2 = 0;
  for (ii=1;ii<MAX_REPEAT;ii++) {
    2aee:	f3 94       	inc	r15
    2af0:	81 01       	movw	r16, r2
    2af2:	b9 e1       	ldi	r27, 0x19	; 25
    2af4:	fb 16       	cp	r15, r27
    2af6:	f1 f6       	brne	.-68     	; 0x2ab4 <CheckPins+0xb7e>
    2af8:	aa c1       	rjmp	.+852    	; 0x2e4e <CheckPins+0xf18>
     u2lcd(adc.hp2);
     lcd_space();
#endif
     goto testend;
  }
  R_PORT = HiPinRH;		//switch R_H for High-Pin to VCC
    2afa:	ea 85       	ldd	r30, Y+10	; 0x0a
    2afc:	e5 b9       	out	0x05, r30	; 5
  adc.hp2 = W5msReadADC(HighPin);	// voltage at resistor Rx with R_H
    2afe:	89 89       	ldd	r24, Y+17	; 0x11
    2b00:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2b04:	3c 01       	movw	r6, r24

  ADC_DDR = HiADCm;		//switch High-Pin to output
    2b06:	f9 85       	ldd	r31, Y+9	; 0x09
    2b08:	f7 b9       	out	0x07, r31	; 7
  ADC_PORT = HiADCp;		//switch High-Pin to VCC
    2b0a:	f8 b9       	out	0x08, r31	; 8
  R_PORT = 0;
    2b0c:	15 b8       	out	0x05, r1	; 5
  R_DDR = LoPinRL;			//switch R_L for Low-Pin to GND
    2b0e:	2f 85       	ldd	r18, Y+15	; 0x0f
    2b10:	24 b9       	out	0x04, r18	; 4
    2b12:	ff 24       	eor	r15, r15
    2b14:	f3 94       	inc	r15
    2b16:	00 e0       	ldi	r16, 0x00	; 0
    2b18:	10 e0       	ldi	r17, 0x00	; 0
#if FLASHEND > 0x1fff
  adc.lp2 = 0;
  for (ii=1;ii<MAX_REPEAT;ii++) {
     // wait until voltage is stable
     adc.tp2 = W5msReadADC(HighPin);	//high voltage with load
    2b1a:	89 89       	ldd	r24, Y+17	; 0x11
    2b1c:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2b20:	e8 2e       	mov	r14, r24
    2b22:	59 2e       	mov	r5, r25
     adc.lp1 = ReadADC(LowPin);		//voltage at the other end of Rx
    2b24:	8a 89       	ldd	r24, Y+18	; 0x12
    2b26:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2b2a:	5c 01       	movw	r10, r24
     udiff = adc.lp1 - adc.lp2;
    2b2c:	80 1b       	sub	r24, r16
    2b2e:	91 0b       	sbc	r25, r17
     if (udiff < 0) udiff = -udiff;
     if (udiff < 3) break;
    2b30:	97 ff       	sbrs	r25, 7
    2b32:	03 c0       	rjmp	.+6      	; 0x2b3a <CheckPins+0xc04>
    2b34:	90 95       	com	r25
    2b36:	81 95       	neg	r24
    2b38:	9f 4f       	sbci	r25, 0xFF	; 255
    2b3a:	03 97       	sbiw	r24, 0x03	; 3
    2b3c:	64 f4       	brge	.+24     	; 0x2b56 <CheckPins+0xc20>
  adc.lp1 = ReadADC(LowPin);		//voltage at the other end of Rx
#endif
  if (adc.tp2 < adc.lp1) {
     adc.tp2 = adc.lp1;
  }
  R_DDR = LoPinRH;			//switch R_H for Low-Pin to GND
    2b3e:	3e 85       	ldd	r19, Y+14	; 0x0e
    2b40:	34 b9       	out	0x04, r19	; 4
  adc.lp2 = W5msReadADC(LowPin);
    2b42:	8a 89       	ldd	r24, Y+18	; 0x12
    2b44:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2b48:	4c 01       	movw	r8, r24
		
  if((adc.hp1 < (4400*U_SCALE)) && (adc.hp2 > (97*U_SCALE))) {
    2b4a:	40 ec       	ldi	r20, 0xC0	; 192
    2b4c:	24 16       	cp	r2, r20
    2b4e:	44 e4       	ldi	r20, 0x44	; 68
    2b50:	34 06       	cpc	r3, r20
    2b52:	48 f0       	brcs	.+18     	; 0x2b66 <CheckPins+0xc30>
    2b54:	0f c0       	rjmp	.+30     	; 0x2b74 <CheckPins+0xc3e>
     adc.lp1 = ReadADC(LowPin);		//voltage at the other end of Rx
     udiff = adc.lp1 - adc.lp2;
     if (udiff < 0) udiff = -udiff;
     if (udiff < 3) break;
     adc.lp2 = adc.lp1;
     wdt_reset();
    2b56:	a8 95       	wdr
  ADC_PORT = HiADCp;		//switch High-Pin to VCC
  R_PORT = 0;
  R_DDR = LoPinRL;			//switch R_L for Low-Pin to GND
#if FLASHEND > 0x1fff
  adc.lp2 = 0;
  for (ii=1;ii<MAX_REPEAT;ii++) {
    2b58:	f3 94       	inc	r15
    2b5a:	59 e1       	ldi	r21, 0x19	; 25
    2b5c:	f5 16       	cp	r15, r21
    2b5e:	09 f4       	brne	.+2      	; 0x2b62 <CheckPins+0xc2c>
    2b60:	76 c1       	rjmp	.+748    	; 0x2e4e <CheckPins+0xf18>
    2b62:	85 01       	movw	r16, r10
    2b64:	da cf       	rjmp	.-76     	; 0x2b1a <CheckPins+0xbe4>
     adc.tp2 = adc.lp1;
  }
  R_DDR = LoPinRH;			//switch R_H for Low-Pin to GND
  adc.lp2 = W5msReadADC(LowPin);
		
  if((adc.hp1 < (4400*U_SCALE)) && (adc.hp2 > (97*U_SCALE))) {
    2b66:	85 e8       	ldi	r24, 0x85	; 133
    2b68:	68 16       	cp	r6, r24
    2b6a:	81 e0       	ldi	r24, 0x01	; 1
    2b6c:	78 06       	cpc	r7, r24
    2b6e:	08 f0       	brcs	.+2      	; 0x2b72 <CheckPins+0xc3c>
    2b70:	6e c1       	rjmp	.+732    	; 0x2e4e <CheckPins+0xf18>
    2b72:	06 c0       	rjmp	.+12     	; 0x2b80 <CheckPins+0xc4a>
     lcd_data('F');
#endif
     goto testend; 
  }
//    if((adc.hp2 + (adc.hp2 / 61)) < adc.hp1)
  if (adc.hp2 < (4972*U_SCALE)) { 
    2b74:	90 eb       	ldi	r25, 0xB0	; 176
    2b76:	69 16       	cp	r6, r25
    2b78:	9d e4       	ldi	r25, 0x4D	; 77
    2b7a:	79 06       	cpc	r7, r25
    2b7c:	08 f0       	brcs	.+2      	; 0x2b80 <CheckPins+0xc4a>
    2b7e:	67 c1       	rjmp	.+718    	; 0x2e4e <CheckPins+0xf18>
     // voltage breaks down with low test current and it is not nearly shorted  => resistor
//     if (adc.lp1 < 120)  // take measurement with R_H 
     if (adc.lp1 < (169*U_SCALE)) { // take measurement with R_H 
    2b80:	a4 ea       	ldi	r26, 0xA4	; 164
    2b82:	aa 16       	cp	r10, r26
    2b84:	a2 e0       	ldi	r26, 0x02	; 2
    2b86:	ba 06       	cpc	r11, r26
    2b88:	08 f0       	brcs	.+2      	; 0x2b8c <CheckPins+0xc56>
    2b8a:	6f c0       	rjmp	.+222    	; 0x2c6a <CheckPins+0xd34>
        ii = 'H';
        if (adc.lp2 < (38*U_SCALE)) {
    2b8c:	b8 e9       	ldi	r27, 0x98	; 152
    2b8e:	8b 16       	cp	r8, r27
    2b90:	91 04       	cpc	r9, r1
    2b92:	08 f4       	brcc	.+2      	; 0x2b96 <CheckPins+0xc60>
    2b94:	5c c1       	rjmp	.+696    	; 0x2e4e <CheckPins+0xf18>
           // measurement > 60MOhm to big resistance
           goto testend;
        }
        // two measurements with R_H resistors (470k) are made:
        // lirx1 (measurement at HighPin)
        lirx1 = (unsigned long)((unsigned int)R_H_VAL) * (unsigned long)adc.hp2 / (ADCconfig.U_AVCC - adc.hp2);
    2b96:	e0 90 43 02 	lds	r14, 0x0243
    2b9a:	f0 90 44 02 	lds	r15, 0x0244
    2b9e:	b3 01       	movw	r22, r6
    2ba0:	80 e0       	ldi	r24, 0x00	; 0
    2ba2:	90 e0       	ldi	r25, 0x00	; 0
    2ba4:	28 e9       	ldi	r18, 0x98	; 152
    2ba6:	37 eb       	ldi	r19, 0xB7	; 183
    2ba8:	40 e0       	ldi	r20, 0x00	; 0
    2baa:	50 e0       	ldi	r21, 0x00	; 0
    2bac:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2bb0:	97 01       	movw	r18, r14
    2bb2:	26 19       	sub	r18, r6
    2bb4:	37 09       	sbc	r19, r7
    2bb6:	40 e0       	ldi	r20, 0x00	; 0
    2bb8:	50 e0       	ldi	r21, 0x00	; 0
    2bba:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2bbe:	59 01       	movw	r10, r18
    2bc0:	6a 01       	movw	r12, r20
        // lirx2 (measurement at LowPin)
        lirx2 = (unsigned long)((unsigned int)R_H_VAL) * (unsigned long)(ADCconfig.U_AVCC - adc.lp2) / adc.lp2;
    2bc2:	e8 18       	sub	r14, r8
    2bc4:	f9 08       	sbc	r15, r9
    2bc6:	00 e0       	ldi	r16, 0x00	; 0
    2bc8:	10 e0       	ldi	r17, 0x00	; 0
    2bca:	c8 01       	movw	r24, r16
    2bcc:	b7 01       	movw	r22, r14
    2bce:	28 e9       	ldi	r18, 0x98	; 152
    2bd0:	37 eb       	ldi	r19, 0xB7	; 183
    2bd2:	40 e0       	ldi	r20, 0x00	; 0
    2bd4:	50 e0       	ldi	r21, 0x00	; 0
    2bd6:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2bda:	94 01       	movw	r18, r8
    2bdc:	40 e0       	ldi	r20, 0x00	; 0
    2bde:	50 e0       	ldi	r21, 0x00	; 0
    2be0:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2be4:	b9 01       	movw	r22, r18
    2be6:	ca 01       	movw	r24, r20
#define FAKT_LOW 2		//resolution is about twice as good
#else
#define FAKT_LOW 4		//resolution is about four times better
#endif
#ifdef AUTOSCALE_ADC
        if (adc.hp2 < U_INT_LIMIT) {
    2be8:	e8 e7       	ldi	r30, 0x78	; 120
    2bea:	6e 16       	cp	r6, r30
    2bec:	ef e0       	ldi	r30, 0x0F	; 15
    2bee:	7e 06       	cpc	r7, r30
    2bf0:	40 f4       	brcc	.+16     	; 0x2c02 <CheckPins+0xccc>
           lrx1 = (lirx1*FAKT_LOW + lirx2) / (FAKT_LOW+1);	//weighted average of both R_H measurements
    2bf2:	22 e0       	ldi	r18, 0x02	; 2
    2bf4:	aa 0c       	add	r10, r10
    2bf6:	bb 1c       	adc	r11, r11
    2bf8:	cc 1c       	adc	r12, r12
    2bfa:	dd 1c       	adc	r13, r13
    2bfc:	2a 95       	dec	r18
    2bfe:	d1 f7       	brne	.-12     	; 0x2bf4 <CheckPins+0xcbe>
    2c00:	0c c0       	rjmp	.+24     	; 0x2c1a <CheckPins+0xce4>
        } else if (adc.lp2 < U_INT_LIMIT){
    2c02:	f8 e7       	ldi	r31, 0x78	; 120
    2c04:	8f 16       	cp	r8, r31
    2c06:	ff e0       	ldi	r31, 0x0F	; 15
    2c08:	9f 06       	cpc	r9, r31
    2c0a:	b0 f4       	brcc	.+44     	; 0x2c38 <CheckPins+0xd02>
           lrx1 = (lirx2*FAKT_LOW + lirx1) / (FAKT_LOW+1);	//weighted average of both R_H measurements
    2c0c:	b2 e0       	ldi	r27, 0x02	; 2
    2c0e:	66 0f       	add	r22, r22
    2c10:	77 1f       	adc	r23, r23
    2c12:	88 1f       	adc	r24, r24
    2c14:	99 1f       	adc	r25, r25
    2c16:	ba 95       	dec	r27
    2c18:	d1 f7       	brne	.-12     	; 0x2c0e <CheckPins+0xcd8>
    2c1a:	6a 0d       	add	r22, r10
    2c1c:	7b 1d       	adc	r23, r11
    2c1e:	8c 1d       	adc	r24, r12
    2c20:	9d 1d       	adc	r25, r13
    2c22:	25 e0       	ldi	r18, 0x05	; 5
    2c24:	30 e0       	ldi	r19, 0x00	; 0
    2c26:	40 e0       	ldi	r20, 0x00	; 0
    2c28:	50 e0       	ldi	r21, 0x00	; 0
    2c2a:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2c2e:	c9 01       	movw	r24, r18
    2c30:	da 01       	movw	r26, r20
    2c32:	bc 01       	movw	r22, r24
    2c34:	cd 01       	movw	r24, r26
    2c36:	08 c0       	rjmp	.+16     	; 0x2c48 <CheckPins+0xd12>
        } else 
#endif
        {
           lrx1 = (lirx1 + lirx2) / 2;		//average of both R_H measurements
    2c38:	6a 0d       	add	r22, r10
    2c3a:	7b 1d       	adc	r23, r11
    2c3c:	8c 1d       	adc	r24, r12
    2c3e:	9d 1d       	adc	r25, r13
    2c40:	96 95       	lsr	r25
    2c42:	87 95       	ror	r24
    2c44:	77 95       	ror	r23
    2c46:	67 95       	ror	r22
        }
        lrx1 *= 100;
    2c48:	24 e6       	ldi	r18, 0x64	; 100
    2c4a:	30 e0       	ldi	r19, 0x00	; 0
    2c4c:	40 e0       	ldi	r20, 0x00	; 0
    2c4e:	50 e0       	ldi	r21, 0x00	; 0
    2c50:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2c54:	5b 01       	movw	r10, r22
    2c56:	6c 01       	movw	r12, r24
        lrx1 += RH_OFFSET;			// add constant for correction of systematic error
    2c58:	2c ea       	ldi	r18, 0xAC	; 172
    2c5a:	3d e0       	ldi	r19, 0x0D	; 13
    2c5c:	40 e0       	ldi	r20, 0x00	; 0
    2c5e:	50 e0       	ldi	r21, 0x00	; 0
    2c60:	a2 0e       	add	r10, r18
    2c62:	b3 1e       	adc	r11, r19
    2c64:	c4 1e       	adc	r12, r20
    2c66:	d5 1e       	adc	r13, r21
    2c68:	76 c0       	rjmp	.+236    	; 0x2d56 <CheckPins+0xe20>
    2c6a:	a1 01       	movw	r20, r2
    2c6c:	c2 14       	cp	r12, r2
    2c6e:	d3 04       	cpc	r13, r3
    2c70:	08 f4       	brcc	.+2      	; 0x2c74 <CheckPins+0xd3e>
    2c72:	a6 01       	movw	r20, r12
    2c74:	8e 2d       	mov	r24, r14
    2c76:	95 2d       	mov	r25, r5
    2c78:	9c 01       	movw	r18, r24
    2c7a:	69 01       	movw	r12, r18
    2c7c:	2a 15       	cp	r18, r10
    2c7e:	3b 05       	cpc	r19, r11
    2c80:	08 f4       	brcc	.+2      	; 0x2c84 <CheckPins+0xd4e>
    2c82:	65 01       	movw	r12, r10
    2c84:	4a 01       	movw	r8, r20
    2c86:	42 15       	cp	r20, r2
    2c88:	53 05       	cpc	r21, r3
    2c8a:	08 f4       	brcc	.+2      	; 0x2c8e <CheckPins+0xd58>
    2c8c:	41 01       	movw	r8, r2
        // two measurements with R_L resistors (680) are made:
        // lirx1 (measurement at HighPin)
        if (adc.tp1 > adc.hp1) {
           adc.hp1 = adc.tp1;		//diff negativ is illegal
        }
        lirx1 =(unsigned long)RR680PL * (unsigned long)(adc.hp1 - adc.tp1) / (ADCconfig.U_AVCC - adc.hp1);
    2c8e:	b4 01       	movw	r22, r8
    2c90:	64 1b       	sub	r22, r20
    2c92:	75 0b       	sbc	r23, r21
    2c94:	80 e0       	ldi	r24, 0x00	; 0
    2c96:	90 e0       	ldi	r25, 0x00	; 0
    2c98:	20 91 19 02 	lds	r18, 0x0219
    2c9c:	30 91 1a 02 	lds	r19, 0x021A
    2ca0:	40 e0       	ldi	r20, 0x00	; 0
    2ca2:	50 e0       	ldi	r21, 0x00	; 0
    2ca4:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2ca8:	20 91 43 02 	lds	r18, 0x0243
    2cac:	30 91 44 02 	lds	r19, 0x0244
    2cb0:	28 19       	sub	r18, r8
    2cb2:	39 09       	sbc	r19, r9
    2cb4:	40 e0       	ldi	r20, 0x00	; 0
    2cb6:	50 e0       	ldi	r21, 0x00	; 0
    2cb8:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2cbc:	79 01       	movw	r14, r18
    2cbe:	8a 01       	movw	r16, r20
    2cc0:	36 01       	movw	r6, r12
    2cc2:	ac 14       	cp	r10, r12
    2cc4:	bd 04       	cpc	r11, r13
    2cc6:	08 f4       	brcc	.+2      	; 0x2cca <CheckPins+0xd94>
    2cc8:	35 01       	movw	r6, r10
        if (adc.tp2 < adc.lp1) {
           adc.lp1 = adc.tp2;		//diff negativ is illegal
        }
        // lirx2 (Measurement at LowPin)
        lirx2 =(unsigned long)RR680MI * (unsigned long)(adc.tp2 -adc.lp1) / adc.lp1;
    2cca:	c6 18       	sub	r12, r6
    2ccc:	d7 08       	sbc	r13, r7
    2cce:	b6 01       	movw	r22, r12
    2cd0:	80 e0       	ldi	r24, 0x00	; 0
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	20 91 12 02 	lds	r18, 0x0212
    2cd8:	30 91 13 02 	lds	r19, 0x0213
    2cdc:	40 e0       	ldi	r20, 0x00	; 0
    2cde:	50 e0       	ldi	r21, 0x00	; 0
    2ce0:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2ce4:	93 01       	movw	r18, r6
    2ce6:	40 e0       	ldi	r20, 0x00	; 0
    2ce8:	50 e0       	ldi	r21, 0x00	; 0
    2cea:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2cee:	b9 01       	movw	r22, r18
    2cf0:	ca 01       	movw	r24, r20
//     lrx1 =(unsigned long)R_L_VAL * (unsigned long)adc.hp1 / (adc.hp3 - adc.hp1);

#ifdef AUTOSCALE_ADC
        if (adc.hp1 < U_INT_LIMIT) {
    2cf2:	38 e7       	ldi	r19, 0x78	; 120
    2cf4:	83 16       	cp	r8, r19
    2cf6:	3f e0       	ldi	r19, 0x0F	; 15
    2cf8:	93 06       	cpc	r9, r19
    2cfa:	40 f4       	brcc	.+16     	; 0x2d0c <CheckPins+0xdd6>
           lrx1 = (lirx1*FAKT_LOW + lirx2) / (FAKT_LOW+1);	//weighted average of both R_L measurements
    2cfc:	f2 e0       	ldi	r31, 0x02	; 2
    2cfe:	ee 0c       	add	r14, r14
    2d00:	ff 1c       	adc	r15, r15
    2d02:	00 1f       	adc	r16, r16
    2d04:	11 1f       	adc	r17, r17
    2d06:	fa 95       	dec	r31
    2d08:	d1 f7       	brne	.-12     	; 0x2cfe <CheckPins+0xdc8>
    2d0a:	0c c0       	rjmp	.+24     	; 0x2d24 <CheckPins+0xdee>
        } else if (adc.lp1 < U_INT_LIMIT) {
    2d0c:	48 e7       	ldi	r20, 0x78	; 120
    2d0e:	64 16       	cp	r6, r20
    2d10:	4f e0       	ldi	r20, 0x0F	; 15
    2d12:	74 06       	cpc	r7, r20
    2d14:	b0 f4       	brcc	.+44     	; 0x2d42 <CheckPins+0xe0c>
           lrx1 = (lirx2*FAKT_LOW + lirx1) / (FAKT_LOW+1);	//weighted average of both R_L measurements
    2d16:	e2 e0       	ldi	r30, 0x02	; 2
    2d18:	66 0f       	add	r22, r22
    2d1a:	77 1f       	adc	r23, r23
    2d1c:	88 1f       	adc	r24, r24
    2d1e:	99 1f       	adc	r25, r25
    2d20:	ea 95       	dec	r30
    2d22:	d1 f7       	brne	.-12     	; 0x2d18 <CheckPins+0xde2>
    2d24:	6e 0d       	add	r22, r14
    2d26:	7f 1d       	adc	r23, r15
    2d28:	80 1f       	adc	r24, r16
    2d2a:	91 1f       	adc	r25, r17
    2d2c:	25 e0       	ldi	r18, 0x05	; 5
    2d2e:	30 e0       	ldi	r19, 0x00	; 0
    2d30:	40 e0       	ldi	r20, 0x00	; 0
    2d32:	50 e0       	ldi	r21, 0x00	; 0
    2d34:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2d38:	c9 01       	movw	r24, r18
    2d3a:	da 01       	movw	r26, r20
    2d3c:	5c 01       	movw	r10, r24
    2d3e:	6d 01       	movw	r12, r26
    2d40:	0a c0       	rjmp	.+20     	; 0x2d56 <CheckPins+0xe20>
        } else
#endif
        {
           lrx1 = (lirx1 + lirx2) / 2;		//average of both R_L measurements
    2d42:	5b 01       	movw	r10, r22
    2d44:	6c 01       	movw	r12, r24
    2d46:	ae 0c       	add	r10, r14
    2d48:	bf 1c       	adc	r11, r15
    2d4a:	c0 1e       	adc	r12, r16
    2d4c:	d1 1e       	adc	r13, r17
    2d4e:	d6 94       	lsr	r13
    2d50:	c7 94       	ror	r12
    2d52:	b7 94       	ror	r11
    2d54:	a7 94       	ror	r10
  DisplayValue(lirx2,-1,LCD_CHAR_OMEGA,4);
  lcd_space();
  lcd_line2();
#endif
//     if((PartFound == PART_DIODE) || (PartFound == PART_NONE) || (PartFound == PART_RESISTOR)) {
     if(PartFound < PART_TRANSISTOR) {
    2d56:	90 90 18 02 	lds	r9, 0x0218
    2d5a:	52 e0       	ldi	r21, 0x02	; 2
    2d5c:	59 15       	cp	r21, r9
    2d5e:	08 f4       	brcc	.+2      	; 0x2d62 <CheckPins+0xe2c>
    2d60:	76 c0       	rjmp	.+236    	; 0x2e4e <CheckPins+0xf18>
//        for (ii=0; ii<ResistorsFound; ii++) 
        if (ResistorsFound != 0) {
    2d62:	20 91 80 02 	lds	r18, 0x0280
    2d66:	22 23       	and	r18, r18
    2d68:	09 f4       	brne	.+2      	; 0x2d6c <CheckPins+0xe36>
    2d6a:	58 c0       	rjmp	.+176    	; 0x2e1c <CheckPins+0xee6>
           // probably measurement with inverse polarity 
           thisR = &resis[ResistorsFound-1];
    2d6c:	81 e0       	ldi	r24, 0x01	; 1
    2d6e:	90 e0       	ldi	r25, 0x00	; 0
    2d70:	82 1b       	sub	r24, r18
    2d72:	91 09       	sbc	r25, r1
    2d74:	43 e0       	ldi	r20, 0x03	; 3
    2d76:	88 0f       	add	r24, r24
    2d78:	99 1f       	adc	r25, r25
    2d7a:	4a 95       	dec	r20
    2d7c:	e1 f7       	brne	.-8      	; 0x2d76 <CheckPins+0xe40>
    2d7e:	66 24       	eor	r6, r6
    2d80:	77 24       	eor	r7, r7
    2d82:	68 1a       	sub	r6, r24
    2d84:	79 0a       	sbc	r7, r25
    2d86:	87 e2       	ldi	r24, 0x27	; 39
    2d88:	92 e0       	ldi	r25, 0x02	; 2
    2d8a:	68 0e       	add	r6, r24
    2d8c:	79 1e       	adc	r7, r25
           if (thisR->rt == TristatePin) { 
    2d8e:	d3 01       	movw	r26, r6
    2d90:	16 96       	adiw	r26, 0x06	; 6
    2d92:	8c 91       	ld	r24, X
    2d94:	bb 89       	ldd	r27, Y+19	; 0x13
    2d96:	8b 17       	cp	r24, r27
    2d98:	d1 f5       	brne	.+116    	; 0x2e0e <CheckPins+0xed8>
              // must be measurement with inverse polarity 
              // resolution is 0.1 Ohm, 1 Ohm = 10 !
              lirx1 = (labs((long)lrx1 - (long)thisR->rx) * 10) / (lrx1 + thisR->rx + 100);
    2d9a:	f3 01       	movw	r30, r6
    2d9c:	e0 80       	ld	r14, Z
    2d9e:	f1 80       	ldd	r15, Z+1	; 0x01
    2da0:	02 81       	ldd	r16, Z+2	; 0x02
    2da2:	13 81       	ldd	r17, Z+3	; 0x03
              if (lirx1  > 0) {
    2da4:	c6 01       	movw	r24, r12
    2da6:	b5 01       	movw	r22, r10
    2da8:	6e 19       	sub	r22, r14
    2daa:	7f 09       	sbc	r23, r15
    2dac:	80 0b       	sbc	r24, r16
    2dae:	91 0b       	sbc	r25, r17
    2db0:	97 ff       	sbrs	r25, 7
    2db2:	07 c0       	rjmp	.+14     	; 0x2dc2 <CheckPins+0xe8c>
    2db4:	90 95       	com	r25
    2db6:	80 95       	com	r24
    2db8:	70 95       	com	r23
    2dba:	61 95       	neg	r22
    2dbc:	7f 4f       	sbci	r23, 0xFF	; 255
    2dbe:	8f 4f       	sbci	r24, 0xFF	; 255
    2dc0:	9f 4f       	sbci	r25, 0xFF	; 255
    2dc2:	2a e0       	ldi	r18, 0x0A	; 10
    2dc4:	30 e0       	ldi	r19, 0x00	; 0
    2dc6:	40 e0       	ldi	r20, 0x00	; 0
    2dc8:	50 e0       	ldi	r21, 0x00	; 0
    2dca:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    2dce:	24 e6       	ldi	r18, 0x64	; 100
    2dd0:	30 e0       	ldi	r19, 0x00	; 0
    2dd2:	40 e0       	ldi	r20, 0x00	; 0
    2dd4:	50 e0       	ldi	r21, 0x00	; 0
    2dd6:	e2 0e       	add	r14, r18
    2dd8:	f3 1e       	adc	r15, r19
    2dda:	04 1f       	adc	r16, r20
    2ddc:	15 1f       	adc	r17, r21
    2dde:	ea 0c       	add	r14, r10
    2de0:	fb 1c       	adc	r15, r11
    2de2:	0c 1d       	adc	r16, r12
    2de4:	1d 1d       	adc	r17, r13
    2de6:	a8 01       	movw	r20, r16
    2de8:	97 01       	movw	r18, r14
    2dea:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    2dee:	21 15       	cp	r18, r1
    2df0:	31 05       	cpc	r19, r1
    2df2:	41 05       	cpc	r20, r1
    2df4:	51 05       	cpc	r21, r1
    2df6:	59 f5       	brne	.+86     	; 0x2e4e <CheckPins+0xf18>
#endif
//                 ResistorsFound--;		// this one isn't a resistor
//                 goto testend; // <10% mismatch
              } else {
                 // resistor has the same value in both directions
                 if (PartFound < PART_DIODE) {
    2df8:	32 e0       	ldi	r19, 0x02	; 2
    2dfa:	93 16       	cp	r9, r19
    2dfc:	19 f0       	breq	.+6      	; 0x2e04 <CheckPins+0xece>
                    PartFound = PART_RESISTOR;	// only mark as resistor, if no other part found
    2dfe:	81 e0       	ldi	r24, 0x01	; 1
    2e00:	80 93 18 02 	sts	0x0218, r24
                 }
                 thisR->checked = 1;		// mark as checked in both direction
    2e04:	81 e0       	ldi	r24, 0x01	; 1
    2e06:	d3 01       	movw	r26, r6
    2e08:	17 96       	adiw	r26, 0x07	; 7
    2e0a:	8c 93       	st	X, r24
    2e0c:	20 c0       	rjmp	.+64     	; 0x2e4e <CheckPins+0xf18>
              }
              goto testend;
           } // end  thisR->rt == TristatePin
           // must be a new one with other pins
           if (thisR->checked == 0) {
    2e0e:	f3 01       	movw	r30, r6
    2e10:	87 81       	ldd	r24, Z+7	; 0x07
    2e12:	88 23       	and	r24, r24
    2e14:	19 f4       	brne	.+6      	; 0x2e1c <CheckPins+0xee6>
              // the last resistor has not the same value in both directions
              ResistorsFound--;	//overwrite with new one
    2e16:	21 50       	subi	r18, 0x01	; 1
    2e18:	20 93 80 02 	sts	0x0280, r18
           }
        }
        // no same resistor with the same Tristate-Pin found, new one
        thisR = &resis[ResistorsFound];		// pointer to a free resistor structure
    2e1c:	80 91 80 02 	lds	r24, 0x0280
    2e20:	e8 2f       	mov	r30, r24
    2e22:	f0 e0       	ldi	r31, 0x00	; 0
    2e24:	33 e0       	ldi	r19, 0x03	; 3
    2e26:	ee 0f       	add	r30, r30
    2e28:	ff 1f       	adc	r31, r31
    2e2a:	3a 95       	dec	r19
    2e2c:	e1 f7       	brne	.-8      	; 0x2e26 <CheckPins+0xef0>
    2e2e:	e9 5d       	subi	r30, 0xD9	; 217
    2e30:	fd 4f       	sbci	r31, 0xFD	; 253
        thisR->rx = lrx1;		// save resistor value
    2e32:	a0 82       	st	Z, r10
    2e34:	b1 82       	std	Z+1, r11	; 0x01
    2e36:	c2 82       	std	Z+2, r12	; 0x02
    2e38:	d3 82       	std	Z+3, r13	; 0x03
#if FLASHEND > 0x1fff
//        thisR->lx = 0;			// no inductance
#endif
        thisR->ra = LowPin;		// save Pin numbers
    2e3a:	2a 89       	ldd	r18, Y+18	; 0x12
    2e3c:	24 83       	std	Z+4, r18	; 0x04
        thisR->rb = HighPin;
    2e3e:	39 89       	ldd	r19, Y+17	; 0x11
    2e40:	35 83       	std	Z+5, r19	; 0x05
        thisR->rt = TristatePin;	// Tristate is saved for easier search of inverse measurement
    2e42:	4b 89       	ldd	r20, Y+19	; 0x13
    2e44:	46 83       	std	Z+6, r20	; 0x06
        thisR->checked = 0;		// only one direction 
    2e46:	17 82       	std	Z+7, r1	; 0x07
        ResistorsFound++;			// 1 more resistor found
    2e48:	8f 5f       	subi	r24, 0xFF	; 255
    2e4a:	80 93 80 02 	sts	0x0280, r24
#endif
     }
  }
  testend:			// end of resistor measurement
#if U_SCALE != 1
  ADCconfig.U_AVCC /= U_SCALE;		// scale back to mV resolution
    2e4e:	80 91 43 02 	lds	r24, 0x0243
    2e52:	90 91 44 02 	lds	r25, 0x0244
    2e56:	96 95       	lsr	r25
    2e58:	87 95       	ror	r24
    2e5a:	96 95       	lsr	r25
    2e5c:	87 95       	ror	r24
    2e5e:	90 93 44 02 	sts	0x0244, r25
    2e62:	80 93 43 02 	sts	0x0243, r24
  ADCconfig.U_Bandgap = adc_internal_reference;	// set back to normal resolution
    2e66:	80 91 7e 02 	lds	r24, 0x027E
    2e6a:	90 91 7f 02 	lds	r25, 0x027F
    2e6e:	90 93 42 02 	sts	0x0242, r25
    2e72:	80 93 41 02 	sts	0x0241, r24
#endif
#if R_ANZ_MESS != ANZ_MESS
  ADCconfig.Samples = ANZ_MESS;		// switch back to standard number of repetition
    2e76:	89 e1       	ldi	r24, 0x19	; 25
    2e78:	80 93 3f 02 	sts	0x023F, r24
#ifdef DebugOut
 #if DebugOut < 10
  wait_for_key_5s_line2();
 #endif
#endif
  ADC_DDR = TXD_MSK;		// all ADC-Pins Input
    2e7c:	17 b8       	out	0x07, r1	; 7
  ADC_PORT = TXD_VAL;		// all ADC outputs to Ground, keine Pull up
    2e7e:	18 b8       	out	0x08, r1	; 8
  R_DDR = 0;			// all resistor-outputs to Input
    2e80:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0;			// all resistor-outputs to Ground, no Pull up
    2e82:	15 b8       	out	0x05, r1	; 5
    ntrans.c = HighPin;
    ntrans.e = LowPin;
 }
 goto clean_ports;

} // end CheckPins()
    2e84:	65 96       	adiw	r28, 0x15	; 21
    2e86:	e2 e1       	ldi	r30, 0x12	; 18
    2e88:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__epilogue_restores__>
//---------------------------------------------------------------------------
savePresult:
#if DebugOut == 5
 lcd_data('P');
#endif
 ptrans.count++;
    2e8c:	80 91 79 02 	lds	r24, 0x0279
    2e90:	8f 5f       	subi	r24, 0xFF	; 255
    2e92:	80 93 79 02 	sts	0x0279, r24
 if (update_pins != 0) {
    2e96:	22 23       	and	r18, r18
    2e98:	89 f3       	breq	.-30     	; 0x2e7c <CheckPins+0xf46>
    ptrans.b = TristatePin;	// save Pin-constellation
    2e9a:	5b 89       	ldd	r21, Y+19	; 0x13
    2e9c:	50 93 76 02 	sts	0x0276, r21
    ptrans.c = LowPin;
    2ea0:	8a 89       	ldd	r24, Y+18	; 0x12
    2ea2:	80 93 77 02 	sts	0x0277, r24
    ptrans.e = HighPin;
    2ea6:	99 89       	ldd	r25, Y+17	; 0x11
    2ea8:	90 93 78 02 	sts	0x0278, r25
    2eac:	e7 cf       	rjmp	.-50     	; 0x2e7c <CheckPins+0xf46>
 goto clean_ports;

//---------------------------------------------------------------------------
// save Pins of N type transistor
//---------------------------------------------------------------------------
saveNresult:
    2eae:	21 e0       	ldi	r18, 0x01	; 1
#if DebugOut == 5
 lcd_data('N');
#endif
 ntrans.count++;
    2eb0:	80 91 67 02 	lds	r24, 0x0267
    2eb4:	8f 5f       	subi	r24, 0xFF	; 255
    2eb6:	80 93 67 02 	sts	0x0267, r24
 if (update_pins != 0) {
    2eba:	22 23       	and	r18, r18
    2ebc:	f9 f2       	breq	.-66     	; 0x2e7c <CheckPins+0xf46>
    ntrans.b = TristatePin;	// save Pin-constellation
    2ebe:	ab 89       	ldd	r26, Y+19	; 0x13
    2ec0:	a0 93 64 02 	sts	0x0264, r26
    ntrans.c = HighPin;
    2ec4:	b9 89       	ldd	r27, Y+17	; 0x11
    2ec6:	b0 93 65 02 	sts	0x0265, r27
    ntrans.e = LowPin;
    2eca:	ea 89       	ldd	r30, Y+18	; 0x12
    2ecc:	e0 93 66 02 	sts	0x0266, r30
    2ed0:	d5 cf       	rjmp	.-86     	; 0x2e7c <CheckPins+0xf46>

00002ed2 <ChargePin10ms>:
#include "Transistortester.h"


//******************************************************************

void ChargePin10ms(uint8_t PinToCharge, uint8_t ChargeDirection) {
    2ed2:	1f 93       	push	r17
    2ed4:	18 2f       	mov	r17, r24
   //Will be used by discharge of MOSFET Gates or to load big capacities.
   //Parameters:
   //PinToCharge: specifies the pin as mask for R-Port
   //ChargeDirection: 0 = switch to GND (N-Kanal-FET), 1= switch to VCC(P-Kanal-FET)

   if(ChargeDirection&1) {
    2ed6:	60 ff       	sbrs	r22, 0
    2ed8:	03 c0       	rjmp	.+6      	; 0x2ee0 <ChargePin10ms+0xe>
      R_PORT |= PinToCharge;	//R_PORT to 1 (VCC) 
    2eda:	85 b1       	in	r24, 0x05	; 5
    2edc:	81 2b       	or	r24, r17
    2ede:	03 c0       	rjmp	.+6      	; 0x2ee6 <ChargePin10ms+0x14>
   } else {
      R_PORT &= ~PinToCharge; // or 0 (GND)
    2ee0:	95 b1       	in	r25, 0x05	; 5
    2ee2:	80 95       	com	r24
    2ee4:	89 23       	and	r24, r25
    2ee6:	85 b9       	out	0x05, r24	; 5
   }
   R_DDR |= PinToCharge;		//switch Pin to output, across R to GND or VCC
    2ee8:	84 b1       	in	r24, 0x04	; 4
    2eea:	81 2b       	or	r24, r17
    2eec:	84 b9       	out	0x04, r24	; 4
   wait_about10ms();			// wait about 10ms
    2eee:	82 e0       	ldi	r24, 0x02	; 2
    2ef0:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
   // switch back Input, no current
   R_DDR &= ~PinToCharge;	// switch back to input
    2ef4:	84 b1       	in	r24, 0x04	; 4
    2ef6:	91 2f       	mov	r25, r17
    2ef8:	90 95       	com	r25
    2efa:	89 23       	and	r24, r25
    2efc:	84 b9       	out	0x04, r24	; 4
   R_PORT &= ~PinToCharge;	// no Pull up
    2efe:	85 b1       	in	r24, 0x05	; 5
    2f00:	98 23       	and	r25, r24
    2f02:	95 b9       	out	0x05, r25	; 5
}
    2f04:	1f 91       	pop	r17
    2f06:	08 95       	ret

00002f08 <EntladePins>:
#include <avr/pgmspace.h>
#include "Transistortester.h"


// first discharge any charge of capacitors
void EntladePins() {
    2f08:	a0 e0       	ldi	r26, 0x00	; 0
    2f0a:	b0 e0       	ldi	r27, 0x00	; 0
    2f0c:	ea e8       	ldi	r30, 0x8A	; 138
    2f0e:	f7 e1       	ldi	r31, 0x17	; 23
    2f10:	0c 94 88 32 	jmp	0x6510	; 0x6510 <__prologue_saves__+0x12>
    2f14:	dd 24       	eor	r13, r13
     adc_gnd = TXD_MSK;		// put all ADC to Input
     ADC_DDR = adc_gnd;
     ADC_PORT = TXD_VAL;		// ADC-outputs auf 0
     R_PORT = 0;			// R-outputs auf 0
//     R_DDR = (1<<PIN_RH3) | (1<<PIN_RH2) | (1<<PIN_RH1); // R_H for all Pins to GND
     R_DDR = (1<<PIN_RH3) | (1<<PIN_RL3) | (1<<PIN_RH2) | (1<<PIN_RL2) | (1<<PIN_RH1) | (1<<PIN_RL1); // R_H and R_L for all Pins to GND
    2f16:	9f e3       	ldi	r25, 0x3F	; 63
    2f18:	b9 2e       	mov	r11, r25
        if ((adcmv[0] < (CAP_EMPTY_LEVEL+2)) && (adcmv[1] < (CAP_EMPTY_LEVEL+2)) && (adcmv[2] < (CAP_EMPTY_LEVEL+2))) {
           break;
        }
     }
     if (clr_cnt == MAX_ENTLADE_ZEIT) {
        PartFound = PART_CELL;	// mark as Battery
    2f1a:	88 e0       	ldi	r24, 0x08	; 8
    2f1c:	c8 2e       	mov	r12, r24
// max. time of discharge in ms  (10000/20) == 10s
#define MAX_ENTLADE_ZEIT  (10000/20)

  for(lop_cnt=0;lop_cnt<10;lop_cnt++) {
     adc_gnd = TXD_MSK;		// put all ADC to Input
     ADC_DDR = adc_gnd;
    2f1e:	17 b8       	out	0x07, r1	; 7
     ADC_PORT = TXD_VAL;		// ADC-outputs auf 0
    2f20:	18 b8       	out	0x08, r1	; 8
     R_PORT = 0;			// R-outputs auf 0
    2f22:	15 b8       	out	0x05, r1	; 5
//     R_DDR = (1<<PIN_RH3) | (1<<PIN_RH2) | (1<<PIN_RH1); // R_H for all Pins to GND
     R_DDR = (1<<PIN_RH3) | (1<<PIN_RL3) | (1<<PIN_RH2) | (1<<PIN_RL2) | (1<<PIN_RH1) | (1<<PIN_RL1); // R_H and R_L for all Pins to GND
    2f24:	b4 b8       	out	0x04, r11	; 4
     adcmv[0] = W5msReadADC(PC0);	// which voltage has Pin 1?
    2f26:	80 e0       	ldi	r24, 0x00	; 0
    2f28:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    2f2c:	ec 01       	movw	r28, r24
     adcmv[1] = ReadADC(PC1);	// which voltage has Pin 2?
    2f2e:	81 e0       	ldi	r24, 0x01	; 1
    2f30:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2f34:	8c 01       	movw	r16, r24
     adcmv[2] = ReadADC(PC2);	// which voltage has Pin 3?
    2f36:	82 e0       	ldi	r24, 0x02	; 2
    2f38:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2f3c:	bc 01       	movw	r22, r24
     if ((PartFound == PART_CELL) || (adcmv[0] < CAP_EMPTY_LEVEL) & (adcmv[1] < CAP_EMPTY_LEVEL) & (adcmv[2] < CAP_EMPTY_LEVEL)) {
    2f3e:	80 91 18 02 	lds	r24, 0x0218
    2f42:	88 30       	cpi	r24, 0x08	; 8
    2f44:	c1 f0       	breq	.+48     	; 0x2f76 <EntladePins+0x6e>
    2f46:	80 e0       	ldi	r24, 0x00	; 0
    2f48:	c4 30       	cpi	r28, 0x04	; 4
    2f4a:	d1 05       	cpc	r29, r1
    2f4c:	08 f4       	brcc	.+2      	; 0x2f50 <EntladePins+0x48>
    2f4e:	81 e0       	ldi	r24, 0x01	; 1
    2f50:	20 e0       	ldi	r18, 0x00	; 0
    2f52:	04 30       	cpi	r16, 0x04	; 4
    2f54:	11 05       	cpc	r17, r1
    2f56:	08 f4       	brcc	.+2      	; 0x2f5a <EntladePins+0x52>
    2f58:	21 e0       	ldi	r18, 0x01	; 1
    2f5a:	82 23       	and	r24, r18
    2f5c:	28 2f       	mov	r18, r24
    2f5e:	30 e0       	ldi	r19, 0x00	; 0
    2f60:	40 e0       	ldi	r20, 0x00	; 0
    2f62:	50 e0       	ldi	r21, 0x00	; 0
    2f64:	64 30       	cpi	r22, 0x04	; 4
    2f66:	71 05       	cpc	r23, r1
    2f68:	10 f4       	brcc	.+4      	; 0x2f6e <EntladePins+0x66>
    2f6a:	41 e0       	ldi	r20, 0x01	; 1
    2f6c:	50 e0       	ldi	r21, 0x00	; 0
    2f6e:	24 23       	and	r18, r20
    2f70:	35 23       	and	r19, r21
    2f72:	23 2b       	or	r18, r19
    2f74:	79 f0       	breq	.+30     	; 0x2f94 <EntladePins+0x8c>
        ADC_DDR = TXD_MSK;		// switch all ADC-Pins to input
    2f76:	17 b8       	out	0x07, r1	; 7
        R_DDR = 0;			// switch all R_L Ports (and R_H) to input
    2f78:	14 b8       	out	0x04, r1	; 4
#if FLASHEND > 0x3fff
        cell_mv[0] = adcmv[0];		// save the voltage of pin 1
    2f7a:	d0 93 02 02 	sts	0x0202, r29
    2f7e:	c0 93 01 02 	sts	0x0201, r28
        cell_mv[1] = adcmv[1];		// save the voltage of pin 2
    2f82:	10 93 04 02 	sts	0x0204, r17
    2f86:	00 93 03 02 	sts	0x0203, r16
        cell_mv[2] = adcmv[2];		// save the voltage of pin 3
    2f8a:	70 93 06 02 	sts	0x0206, r23
    2f8e:	60 93 05 02 	sts	0x0205, r22
    2f92:	4a c0       	rjmp	.+148    	; 0x3028 <EntladePins+0x120>
#endif
        return;			// all is discharged
    2f94:	80 e0       	ldi	r24, 0x00	; 0
    2f96:	c8 5e       	subi	r28, 0xE8	; 232
    2f98:	d3 40       	sbci	r29, 0x03	; 3
    2f9a:	08 f4       	brcc	.+2      	; 0x2f9e <EntladePins+0x96>
    2f9c:	81 e0       	ldi	r24, 0x01	; 1
     }
     // all Pins with voltage lower than 1V can be connected directly to GND (ADC-Port)
     if (adcmv[0] < 1000) {
        adc_gnd |= (1<<PC0);	//Pin 1 directly to GND
     }
     if (adcmv[1] < 1000) {
    2f9e:	08 5e       	subi	r16, 0xE8	; 232
    2fa0:	13 40       	sbci	r17, 0x03	; 3
    2fa2:	08 f4       	brcc	.+2      	; 0x2fa6 <EntladePins+0x9e>
        adc_gnd |= (1<<PC1);	//Pin 2 directly to GND
    2fa4:	82 60       	ori	r24, 0x02	; 2
     }
     if (adcmv[2] < 1000) {
    2fa6:	68 5e       	subi	r22, 0xE8	; 232
    2fa8:	73 40       	sbci	r23, 0x03	; 3
    2faa:	08 f4       	brcc	.+2      	; 0x2fae <EntladePins+0xa6>
        adc_gnd |= (1<<PC2);	//Pin 3 directly to  GND
    2fac:	84 60       	ori	r24, 0x04	; 4
     }
     ADC_DDR = adc_gnd;		// switch all selected ADC-Ports at the same time
    2fae:	87 b9       	out	0x07, r24	; 7
    2fb0:	00 e0       	ldi	r16, 0x00	; 0
    2fb2:	10 e0       	ldi	r17, 0x00	; 0
     // additionally switch the leaving Ports with R_L to GND.
     // since there is no disadvantage for the already directly switched pins, we can
     // simply switch all  R_L resistors to GND
//     R_DDR = (1<<PIN_RL3) | (1<<PIN_RL2) | (1<<PIN_RL1);	// Pins across R_L resistors to GND
     for(clr_cnt=0;clr_cnt<MAX_ENTLADE_ZEIT;clr_cnt++) {
        wdt_reset();
    2fb4:	a8 95       	wdr
        adcmv[0] = W20msReadADC(PC0);	// which voltage has Pin 1?
    2fb6:	80 e0       	ldi	r24, 0x00	; 0
    2fb8:	0e 94 a5 03 	call	0x74a	; 0x74a <W20msReadADC>
    2fbc:	7c 01       	movw	r14, r24
        adcmv[1] = ReadADC(PC1);	// which voltage has Pin 2?
    2fbe:	81 e0       	ldi	r24, 0x01	; 1
    2fc0:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    2fc4:	ec 01       	movw	r28, r24
        adcmv[2] = ReadADC(PC2);	// which voltage has Pin 3?
    2fc6:	82 e0       	ldi	r24, 0x02	; 2
    2fc8:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
        if (adcmv[0] < 1300) {
    2fcc:	24 e1       	ldi	r18, 0x14	; 20
    2fce:	e2 16       	cp	r14, r18
    2fd0:	25 e0       	ldi	r18, 0x05	; 5
    2fd2:	f2 06       	cpc	r15, r18
    2fd4:	08 f4       	brcc	.+2      	; 0x2fd8 <EntladePins+0xd0>
           ADC_DDR |= (1<<PC0);	// below 1.3V , switch directly with ADC-Port to GND
    2fd6:	38 9a       	sbi	0x07, 0	; 7
        }
        if (adcmv[1] < 1300) {
    2fd8:	25 e0       	ldi	r18, 0x05	; 5
    2fda:	c4 31       	cpi	r28, 0x14	; 20
    2fdc:	d2 07       	cpc	r29, r18
    2fde:	08 f4       	brcc	.+2      	; 0x2fe2 <EntladePins+0xda>
           ADC_DDR |= (1<<PC1);	// below 1.3V, switch directly with ADC-Port to GND
    2fe0:	39 9a       	sbi	0x07, 1	; 7
        }
        if (adcmv[2] < 1300) {
    2fe2:	25 e0       	ldi	r18, 0x05	; 5
    2fe4:	84 31       	cpi	r24, 0x14	; 20
    2fe6:	92 07       	cpc	r25, r18
    2fe8:	08 f4       	brcc	.+2      	; 0x2fec <EntladePins+0xe4>
           ADC_DDR |= (1<<PC2);	// below 1.3V, switch directly with ADC-Port to GND
    2fea:	3a 9a       	sbi	0x07, 2	; 7
        }
        if ((adcmv[0] < (CAP_EMPTY_LEVEL+2)) && (adcmv[1] < (CAP_EMPTY_LEVEL+2)) && (adcmv[2] < (CAP_EMPTY_LEVEL+2))) {
    2fec:	26 e0       	ldi	r18, 0x06	; 6
    2fee:	e2 16       	cp	r14, r18
    2ff0:	f1 04       	cpc	r15, r1
    2ff2:	20 f4       	brcc	.+8      	; 0x2ffc <EntladePins+0xf4>
    2ff4:	26 97       	sbiw	r28, 0x06	; 6
    2ff6:	10 f4       	brcc	.+4      	; 0x2ffc <EntladePins+0xf4>
    2ff8:	06 97       	sbiw	r24, 0x06	; 6
    2ffa:	40 f0       	brcs	.+16     	; 0x300c <EntladePins+0x104>

     // additionally switch the leaving Ports with R_L to GND.
     // since there is no disadvantage for the already directly switched pins, we can
     // simply switch all  R_L resistors to GND
//     R_DDR = (1<<PIN_RL3) | (1<<PIN_RL2) | (1<<PIN_RL1);	// Pins across R_L resistors to GND
     for(clr_cnt=0;clr_cnt<MAX_ENTLADE_ZEIT;clr_cnt++) {
    2ffc:	0f 5f       	subi	r16, 0xFF	; 255
    2ffe:	1f 4f       	sbci	r17, 0xFF	; 255
    3000:	81 e0       	ldi	r24, 0x01	; 1
    3002:	04 3f       	cpi	r16, 0xF4	; 244
    3004:	18 07       	cpc	r17, r24
    3006:	b1 f6       	brne	.-84     	; 0x2fb4 <EntladePins+0xac>
        if ((adcmv[0] < (CAP_EMPTY_LEVEL+2)) && (adcmv[1] < (CAP_EMPTY_LEVEL+2)) && (adcmv[2] < (CAP_EMPTY_LEVEL+2))) {
           break;
        }
     }
     if (clr_cnt == MAX_ENTLADE_ZEIT) {
        PartFound = PART_CELL;	// mark as Battery
    3008:	c0 92 18 02 	sts	0x0218, r12
    300c:	c0 e0       	ldi	r28, 0x00	; 0
    300e:	d0 e0       	ldi	r29, 0x00	; 0
    3010:	03 c0       	rjmp	.+6      	; 0x3018 <EntladePins+0x110>
        lcd_space();
        u2lcd(adcmv[2];		// lcd_string(utoa(adcmv[2], outval, 10));
#endif
     for(adcmv[0]=0;adcmv[0]<clr_cnt;adcmv[0]++) {
        // for safety, discharge 5% of discharge  time
        wait1ms();
    3012:	0e 94 69 03 	call	0x6d2	; 0x6d2 <wait1ms>
    3016:	21 96       	adiw	r28, 0x01	; 1
        lcd_space();
        u2lcd(adcmv[1];		// lcd_string(utoa(adcmv[1], outval, 10));
        lcd_space();
        u2lcd(adcmv[2];		// lcd_string(utoa(adcmv[2], outval, 10));
#endif
     for(adcmv[0]=0;adcmv[0]<clr_cnt;adcmv[0]++) {
    3018:	c0 17       	cp	r28, r16
    301a:	d1 07       	cpc	r29, r17
    301c:	d0 f3       	brcs	.-12     	; 0x3012 <EntladePins+0x10a>
  unsigned int clr_cnt;		// Clear Counter
  uint8_t lop_cnt;		// loop counter
// max. time of discharge in ms  (10000/20) == 10s
#define MAX_ENTLADE_ZEIT  (10000/20)

  for(lop_cnt=0;lop_cnt<10;lop_cnt++) {
    301e:	d3 94       	inc	r13
    3020:	9a e0       	ldi	r25, 0x0A	; 10
    3022:	d9 16       	cp	r13, r25
    3024:	09 f0       	breq	.+2      	; 0x3028 <EntladePins+0x120>
    3026:	7b cf       	rjmp	.-266    	; 0x2f1e <EntladePins+0x16>
     for(adcmv[0]=0;adcmv[0]<clr_cnt;adcmv[0]++) {
        // for safety, discharge 5% of discharge  time
        wait1ms();
     }
  } // end for lop_cnt
 }
    3028:	cd b7       	in	r28, 0x3d	; 61
    302a:	de b7       	in	r29, 0x3e	; 62
    302c:	e9 e0       	ldi	r30, 0x09	; 9
    302e:	0c 94 a4 32 	jmp	0x6548	; 0x6548 <__epilogue_restores__+0x12>

00003032 <Scale_C_with_vcc>:
  R_PORT = 0; 			// switch all resistor outputs to GND, no pull up
  return;
 } // end ReadCapacity()


void Scale_C_with_vcc(void) {
    3032:	1f 93       	push	r17
    3034:	60 91 84 02 	lds	r22, 0x0284
    3038:	70 91 85 02 	lds	r23, 0x0285
    303c:	80 91 86 02 	lds	r24, 0x0286
    3040:	90 91 87 02 	lds	r25, 0x0287
    3044:	10 91 96 02 	lds	r17, 0x0296
    3048:	0a c0       	rjmp	.+20     	; 0x305e <Scale_C_with_vcc+0x2c>
   while (cap.cval > 100000) {
      cap.cval /= 10;
    304a:	2a e0       	ldi	r18, 0x0A	; 10
    304c:	30 e0       	ldi	r19, 0x00	; 0
    304e:	40 e0       	ldi	r20, 0x00	; 0
    3050:	50 e0       	ldi	r21, 0x00	; 0
    3052:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3056:	c9 01       	movw	r24, r18
    3058:	da 01       	movw	r26, r20
    305a:	bc 01       	movw	r22, r24
    305c:	cd 01       	movw	r24, r26
    305e:	21 2f       	mov	r18, r17
    3060:	1f 5f       	subi	r17, 0xFF	; 255
  return;
 } // end ReadCapacity()


void Scale_C_with_vcc(void) {
   while (cap.cval > 100000) {
    3062:	61 3a       	cpi	r22, 0xA1	; 161
    3064:	36 e8       	ldi	r19, 0x86	; 134
    3066:	73 07       	cpc	r23, r19
    3068:	31 e0       	ldi	r19, 0x01	; 1
    306a:	83 07       	cpc	r24, r19
    306c:	30 e0       	ldi	r19, 0x00	; 0
    306e:	93 07       	cpc	r25, r19
    3070:	60 f7       	brcc	.-40     	; 0x304a <Scale_C_with_vcc+0x18>
    3072:	20 93 96 02 	sts	0x0296, r18
      cap.cval /= 10;
      cap.cpre ++;			// prevent overflow
   }
   cap.cval *= ADCconfig.U_AVCC;	// scale with measured voltage
   cap.cval /= U_VCC;			// Factors are computed for U_VCC
    3076:	20 91 43 02 	lds	r18, 0x0243
    307a:	30 91 44 02 	lds	r19, 0x0244
    307e:	40 e0       	ldi	r20, 0x00	; 0
    3080:	50 e0       	ldi	r21, 0x00	; 0
    3082:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    3086:	28 e8       	ldi	r18, 0x88	; 136
    3088:	33 e1       	ldi	r19, 0x13	; 19
    308a:	40 e0       	ldi	r20, 0x00	; 0
    308c:	50 e0       	ldi	r21, 0x00	; 0
    308e:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3092:	20 93 84 02 	sts	0x0284, r18
    3096:	30 93 85 02 	sts	0x0285, r19
    309a:	40 93 86 02 	sts	0x0286, r20
    309e:	50 93 87 02 	sts	0x0287, r21
}
    30a2:	1f 91       	pop	r17
    30a4:	08 95       	ret

000030a6 <__vector_13>:
#ifndef INHIBIT_SLEEP_MODE
/* Interrupt Service Routine for timer1 Overflow */
 ISR(TIMER1_OVF_vect, ISR_BLOCK)
{
    30a6:	1f 92       	push	r1
    30a8:	0f 92       	push	r0
    30aa:	0f b6       	in	r0, 0x3f	; 63
    30ac:	0f 92       	push	r0
    30ae:	11 24       	eor	r1, r1
    30b0:	8f 93       	push	r24
    30b2:	9f 93       	push	r25
 if ((!(TI1_INT_FLAGS & (1<<ICF1)) && (unfinished !=0)) || ((TI1_INT_FLAGS & (1<<ICF1)) && (ICR1 < 250))) {
    30b4:	b5 99       	sbic	0x16, 5	; 22
    30b6:	04 c0       	rjmp	.+8      	; 0x30c0 <__vector_13+0x1a>
    30b8:	80 91 81 02 	lds	r24, 0x0281
    30bc:	88 23       	and	r24, r24
    30be:	49 f4       	brne	.+18     	; 0x30d2 <__vector_13+0x2c>
    30c0:	b5 9b       	sbis	0x16, 5	; 22
    30c2:	10 c0       	rjmp	.+32     	; 0x30e4 <__vector_13+0x3e>
    30c4:	80 91 86 00 	lds	r24, 0x0086
    30c8:	90 91 87 00 	lds	r25, 0x0087
    30cc:	8a 3f       	cpi	r24, 0xFA	; 250
    30ce:	91 05       	cpc	r25, r1
    30d0:	48 f4       	brcc	.+18     	; 0x30e4 <__vector_13+0x3e>
    // Capture Event not pending or (Capture Event pending and ICR1 < 250
    // the ICR1H is buffered and can not examined alone, we must read the ICR1L first (with ICR1 access) !
   ovcnt16++;				// count Overflow
    30d2:	80 91 6a 02 	lds	r24, 0x026A
    30d6:	90 91 6b 02 	lds	r25, 0x026B
    30da:	01 96       	adiw	r24, 0x01	; 1
    30dc:	90 93 6b 02 	sts	0x026B, r25
    30e0:	80 93 6a 02 	sts	0x026A, r24
 }
}
    30e4:	9f 91       	pop	r25
    30e6:	8f 91       	pop	r24
    30e8:	0f 90       	pop	r0
    30ea:	0f be       	out	0x3f, r0	; 63
    30ec:	0f 90       	pop	r0
    30ee:	1f 90       	pop	r1
    30f0:	18 95       	reti

000030f2 <__vector_10>:
/* Interrupt Service Routine for timer1 capture event (Comparator) */
 ISR(TIMER1_CAPT_vect, ISR_BLOCK)
{
    30f2:	1f 92       	push	r1
    30f4:	0f 92       	push	r0
    30f6:	0f b6       	in	r0, 0x3f	; 63
    30f8:	0f 92       	push	r0
    30fa:	11 24       	eor	r1, r1
    30fc:	8f 93       	push	r24
    30fe:	9f 93       	push	r25
 unfinished = 0;			// clear unfinished flag
    3100:	10 92 81 02 	sts	0x0281, r1
 // With unfinished set to 0, we prevent further counting the Overflow.s
 // Is already a Overflow detected?
 if((TI1_INT_FLAGS & (1<<TOV1))) {	// counter overflow, 65.536 ms @ 1MHz, 8.192ms @ 8MHz
    3104:	b0 9b       	sbis	0x16, 0	; 22
    3106:	10 c0       	rjmp	.+32     	; 0x3128 <__vector_10+0x36>
   //there is already a Overflow detected, before or after the capture event?
   // ICR1H is buffered and can not examined alone, we must read the ICR1L first (with ICR1 access) !
   if (ICR1 < 250) {
    3108:	80 91 86 00 	lds	r24, 0x0086
    310c:	90 91 87 00 	lds	r25, 0x0087
    3110:	8a 3f       	cpi	r24, 0xFA	; 250
    3112:	91 05       	cpc	r25, r1
    3114:	48 f4       	brcc	.+18     	; 0x3128 <__vector_10+0x36>
     //  Yes, Input Capture Counter is low, Overflow has occured before the capture event
     ovcnt16++;				// count Overflow
    3116:	80 91 6a 02 	lds	r24, 0x026A
    311a:	90 91 6b 02 	lds	r25, 0x026B
    311e:	01 96       	adiw	r24, 0x01	; 1
    3120:	90 93 6b 02 	sts	0x026B, r25
    3124:	80 93 6a 02 	sts	0x026A, r24
   }
 }
}
    3128:	9f 91       	pop	r25
    312a:	8f 91       	pop	r24
    312c:	0f 90       	pop	r0
    312e:	0f be       	out	0x3f, r0	; 63
    3130:	0f 90       	pop	r0
    3132:	1f 90       	pop	r1
    3134:	18 95       	reti

00003136 <ReadCapacity>:
#include <stdlib.h>
#include "Transistortester.h"


//=================================================================
void ReadCapacity(uint8_t HighPin, uint8_t LowPin) {
    3136:	a0 e0       	ldi	r26, 0x00	; 0
    3138:	b0 e0       	ldi	r27, 0x00	; 0
    313a:	e1 ea       	ldi	r30, 0xA1	; 161
    313c:	f8 e1       	ldi	r31, 0x18	; 24
    313e:	0c 94 85 32 	jmp	0x650a	; 0x650a <__prologue_saves__+0xc>
    3142:	98 2e       	mov	r9, r24
    3144:	86 2e       	mov	r8, r22
     adcv[0] = ReadADC(HighPin);		// voltage before any load 
  }
#endif

#ifdef AUTO_CAL
  pin_combination = (HighPin * 3) + LowPin - 1;	// coded Pin combination for capacity zero offset
    3146:	c8 2e       	mov	r12, r24
    3148:	dd 24       	eor	r13, r13
    314a:	26 2f       	mov	r18, r22
    314c:	21 50       	subi	r18, 0x01	; 1
    314e:	c6 01       	movw	r24, r12
    3150:	88 0f       	add	r24, r24
    3152:	99 1f       	adc	r25, r25
    3154:	8c 0d       	add	r24, r12
    3156:	9d 1d       	adc	r25, r13
    3158:	28 0f       	add	r18, r24
    315a:	20 93 69 02 	sts	0x0269, r18
#endif

  LoADC = pgm_read_byte(&PinADCtab[LowPin]) | TXD_MSK;
    315e:	e6 2f       	mov	r30, r22
    3160:	f0 e0       	ldi	r31, 0x00	; 0
    3162:	e1 51       	subi	r30, 0x11	; 17
    3164:	fe 4f       	sbci	r31, 0xFE	; 254
    3166:	04 91       	lpm	r16, Z+
  HiPinR_L = pgm_read_byte(&PinRLtab[HighPin]);	//R_L mask for HighPin R_L load
    3168:	f6 01       	movw	r30, r12
    316a:	e7 51       	subi	r30, 0x17	; 23
    316c:	fe 4f       	sbci	r31, 0xFE	; 254
    316e:	b4 90       	lpm	r11, Z+
  lcd_testpin(LowPin);
  lcd_data('C');
  lcd_testpin(HighPin);
  lcd_space();
#endif
  if(PartFound == PART_RESISTOR) {
    3170:	80 91 18 02 	lds	r24, 0x0218
    3174:	81 30       	cpi	r24, 0x01	; 1
    3176:	09 f4       	brne	.+2      	; 0x317a <ReadCapacity+0x44>
    3178:	9b c2       	rjmp	.+1334   	; 0x36b0 <ReadCapacity+0x57a>
     lcd_data('R');
     wait_about2s();
#endif
     return;	//We have found a resistor already 
  }
  for (ii=0;ii<NumOfDiodes;ii++) {
    317a:	30 91 16 02 	lds	r19, 0x0216
    317e:	ea e9       	ldi	r30, 0x9A	; 154
    3180:	f2 e0       	ldi	r31, 0x02	; 2
    3182:	df 01       	movw	r26, r30
    3184:	1c 96       	adiw	r26, 0x0c	; 12
    3186:	20 e0       	ldi	r18, 0x00	; 0
    3188:	10 c0       	rjmp	.+32     	; 0x31aa <ReadCapacity+0x74>
     if ((diodes.Cathode[ii] == LowPin) && (diodes.Anode[ii] == HighPin) && (diodes.Voltage[ii] < 1500)) {
    318a:	86 81       	ldd	r24, Z+6	; 0x06
    318c:	88 15       	cp	r24, r8
    318e:	51 f4       	brne	.+20     	; 0x31a4 <ReadCapacity+0x6e>
    3190:	80 81       	ld	r24, Z
    3192:	89 15       	cp	r24, r9
    3194:	39 f4       	brne	.+14     	; 0x31a4 <ReadCapacity+0x6e>
    3196:	8d 91       	ld	r24, X+
    3198:	9c 91       	ld	r25, X
    319a:	11 97       	sbiw	r26, 0x01	; 1
    319c:	8c 5d       	subi	r24, 0xDC	; 220
    319e:	95 40       	sbci	r25, 0x05	; 5
    31a0:	08 f4       	brcc	.+2      	; 0x31a4 <ReadCapacity+0x6e>
    31a2:	86 c2       	rjmp	.+1292   	; 0x36b0 <ReadCapacity+0x57a>
     lcd_data('R');
     wait_about2s();
#endif
     return;	//We have found a resistor already 
  }
  for (ii=0;ii<NumOfDiodes;ii++) {
    31a4:	2f 5f       	subi	r18, 0xFF	; 255
    31a6:	31 96       	adiw	r30, 0x01	; 1
    31a8:	12 96       	adiw	r26, 0x02	; 2
    31aa:	23 17       	cp	r18, r19
    31ac:	70 f3       	brcs	.-36     	; 0x318a <ReadCapacity+0x54>
     }
  }
  
#if FLASHEND > 0x1fff
  unsigned int vloss;	// lost voltage after load pulse in 0.1% 
  cap.esr = 0;				// set ESR of capacitor to zero
    31ae:	10 92 91 02 	sts	0x0291, r1
    31b2:	10 92 90 02 	sts	0x0290, r1
  vloss = 0;				// set lost voltage to zero
#endif
  cap.cval = 0;				// set capacity value to zero
    31b6:	10 92 84 02 	sts	0x0284, r1
    31ba:	10 92 85 02 	sts	0x0285, r1
    31be:	10 92 86 02 	sts	0x0286, r1
    31c2:	10 92 87 02 	sts	0x0287, r1
  cap.cpre = -12;			//default unit is pF
    31c6:	84 ef       	ldi	r24, 0xF4	; 244
    31c8:	80 93 96 02 	sts	0x0296, r24
  EntladePins();			// discharge capacitor
    31cc:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
  ADC_PORT = TXD_VAL;			// switch ADC-Port to GND
    31d0:	18 b8       	out	0x08, r1	; 8
  R_PORT = 0;				// switch R-Port to GND
    31d2:	15 b8       	out	0x05, r1	; 5
  ADC_DDR = LoADC;			// switch Low-Pin to output (GND)
    31d4:	07 b9       	out	0x07, r16	; 7
//  R_DDR = HiPinR_L;			// switch R_L port for HighPin to output (GND)
  R_DDR = 0;				// set all R Ports to input (no current)
    31d6:	14 b8       	out	0x04, r1	; 4
  adcv[0] = ReadADC(HighPin);		// voltage before any load 
    31d8:	89 2d       	mov	r24, r9
    31da:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    31de:	7c 01       	movw	r14, r24
// ******** should adcv[0] be measured without current???
  adcv[2] = adcv[0];			// preset to prevent compiler warning
#define MAX_LOAD_TIME 500
#define MIN_VOLTAGE 300
  for (ovcnt16=0;ovcnt16<MAX_LOAD_TIME;ovcnt16++) {
    31e0:	10 92 6b 02 	sts	0x026B, r1
    31e4:	10 92 6a 02 	sts	0x026A, r1
    31e8:	ec 01       	movw	r28, r24
    31ea:	2d c0       	rjmp	.+90     	; 0x3246 <ReadCapacity+0x110>
     R_PORT = HiPinR_L;			//R_L to 1 (VCC) 
    31ec:	b5 b8       	out	0x05, r11	; 5
     R_DDR = HiPinR_L;			//switch Pin to output, across R to GND or VCC
    31ee:	b4 b8       	out	0x04, r11	; 4
     wait10ms();			// wait exactly 10ms, do not sleep
    31f0:	0e 94 64 03 	call	0x6c8	; 0x6c8 <wait10ms>
     R_DDR = 0;				// switch back to input
    31f4:	14 b8       	out	0x04, r1	; 4
     R_PORT = 0;			// no Pull up
    31f6:	15 b8       	out	0x05, r1	; 5
     wait500us();			//wait a little time
    31f8:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <wait500us>
     wdt_reset();
    31fc:	a8 95       	wdr
     // read voltage without current, is already charged enough?
     adcv[2] = ReadADC(HighPin);
    31fe:	89 2d       	mov	r24, r9
    3200:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
     if (adcv[2] > adcv[0]) {
    3204:	e8 16       	cp	r14, r24
    3206:	f9 06       	cpc	r15, r25
    3208:	18 f0       	brcs	.+6      	; 0x3210 <ReadCapacity+0xda>
    320a:	c0 e0       	ldi	r28, 0x00	; 0
    320c:	d0 e0       	ldi	r29, 0x00	; 0
    320e:	03 c0       	rjmp	.+6      	; 0x3216 <ReadCapacity+0xe0>
        adcv[2] -= adcv[0];		//difference to beginning voltage
    3210:	ec 01       	movw	r28, r24
    3212:	ce 19       	sub	r28, r14
    3214:	df 09       	sbc	r29, r15
     } else {
        adcv[2] = 0;			// voltage is lower or same as beginning voltage
     }
     if ((ovcnt16 > (MAX_LOAD_TIME/4)) && (adcv[2] < (MIN_VOLTAGE/4))) {
    3216:	80 91 6a 02 	lds	r24, 0x026A
    321a:	90 91 6b 02 	lds	r25, 0x026B
    321e:	8e 37       	cpi	r24, 0x7E	; 126
    3220:	91 05       	cpc	r25, r1
    3222:	20 f0       	brcs	.+8      	; 0x322c <ReadCapacity+0xf6>
    3224:	cb 34       	cpi	r28, 0x4B	; 75
    3226:	d1 05       	cpc	r29, r1
    3228:	08 f4       	brcc	.+2      	; 0x322c <ReadCapacity+0xf6>
    322a:	3e c2       	rjmp	.+1148   	; 0x36a8 <ReadCapacity+0x572>
        // 300mV can not be reached well-timed 
        break;		// don't try to load any more
     }
     // probably 100mF can be charged well-timed 
     if (adcv[2] > MIN_VOLTAGE) {
    322c:	81 e0       	ldi	r24, 0x01	; 1
    322e:	cd 32       	cpi	r28, 0x2D	; 45
    3230:	d8 07       	cpc	r29, r24
    3232:	a8 f4       	brcc	.+42     	; 0x325e <ReadCapacity+0x128>
  adcv[0] = ReadADC(HighPin);		// voltage before any load 
// ******** should adcv[0] be measured without current???
  adcv[2] = adcv[0];			// preset to prevent compiler warning
#define MAX_LOAD_TIME 500
#define MIN_VOLTAGE 300
  for (ovcnt16=0;ovcnt16<MAX_LOAD_TIME;ovcnt16++) {
    3234:	80 91 6a 02 	lds	r24, 0x026A
    3238:	90 91 6b 02 	lds	r25, 0x026B
    323c:	01 96       	adiw	r24, 0x01	; 1
    323e:	90 93 6b 02 	sts	0x026B, r25
    3242:	80 93 6a 02 	sts	0x026A, r24
    3246:	80 91 6a 02 	lds	r24, 0x026A
    324a:	90 91 6b 02 	lds	r25, 0x026B
    324e:	84 5f       	subi	r24, 0xF4	; 244
    3250:	91 40       	sbci	r25, 0x01	; 1
    3252:	60 f2       	brcs	.-104    	; 0x31ec <ReadCapacity+0xb6>
//  wdt_reset();
#if DebugOut == 10
  DisplayValue(ovcnt16,0,' ',4);
  DisplayValue(adcv[2],-3,'V',4);
#endif
  if (adcv[2] <= MIN_VOLTAGE) {
    3254:	41 e0       	ldi	r20, 0x01	; 1
    3256:	cd 32       	cpi	r28, 0x2D	; 45
    3258:	d4 07       	cpc	r29, r20
    325a:	08 f4       	brcc	.+2      	; 0x325e <ReadCapacity+0x128>
    325c:	25 c2       	rjmp	.+1098   	; 0x36a8 <ReadCapacity+0x572>
#endif
//     if (NumOfDiodes != 0) goto messe_mit_rh; /* ****************************** */
     goto keinC;		// was never charged enough, >100mF or shorted
  }
  //voltage is rised properly and keeps the voltage enough
  if ((ovcnt16 == 0 ) && (adcv[2] > 1300)) {
    325e:	80 91 6a 02 	lds	r24, 0x026A
    3262:	90 91 6b 02 	lds	r25, 0x026B
    3266:	89 2b       	or	r24, r25
    3268:	79 f4       	brne	.+30     	; 0x3288 <ReadCapacity+0x152>
    326a:	85 e0       	ldi	r24, 0x05	; 5
    326c:	c5 31       	cpi	r28, 0x15	; 21
    326e:	d8 07       	cpc	r29, r24
    3270:	58 f0       	brcs	.+22     	; 0x3288 <ReadCapacity+0x152>
    3272:	90 c0       	rjmp	.+288    	; 0x3394 <ReadCapacity+0x25e>
  cap.cval_uncorrected.dw *= GetRLmultip(adcv[2]);		// get factor to convert time to capacity from table
#else
  // wait the half the time which was required for loading
  adcv[3] = adcv[2];			// preset to prevent compiler warning
  for (tmpint=0;tmpint<=ovcnt16;tmpint++) {
     wait5ms();
    3274:	0e 94 65 03 	call	0x6ca	; 0x6ca <wait5ms>
     adcv[3] = ReadADC(HighPin);	// read voltage again, is discharged only a little bit ?
    3278:	89 2d       	mov	r24, r9
    327a:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    327e:	9c 01       	movw	r18, r24
     wdt_reset();
    3280:	a8 95       	wdr
  cap.cval_uncorrected.dw = ovcnt16 + 1;
  cap.cval_uncorrected.dw *= GetRLmultip(adcv[2]);		// get factor to convert time to capacity from table
#else
  // wait the half the time which was required for loading
  adcv[3] = adcv[2];			// preset to prevent compiler warning
  for (tmpint=0;tmpint<=ovcnt16;tmpint++) {
    3282:	0f 5f       	subi	r16, 0xFF	; 255
    3284:	1f 4f       	sbci	r17, 0xFF	; 255
    3286:	03 c0       	rjmp	.+6      	; 0x328e <ReadCapacity+0x158>
    3288:	9e 01       	movw	r18, r28
    328a:	00 e0       	ldi	r16, 0x00	; 0
    328c:	10 e0       	ldi	r17, 0x00	; 0
    328e:	80 91 6a 02 	lds	r24, 0x026A
    3292:	90 91 6b 02 	lds	r25, 0x026B
    3296:	80 17       	cp	r24, r16
    3298:	91 07       	cpc	r25, r17
    329a:	60 f7       	brcc	.-40     	; 0x3274 <ReadCapacity+0x13e>
     wait5ms();
     adcv[3] = ReadADC(HighPin);	// read voltage again, is discharged only a little bit ?
     wdt_reset();
  }
  if (adcv[3] > adcv[0]) {
    329c:	e2 16       	cp	r14, r18
    329e:	f3 06       	cpc	r15, r19
    32a0:	18 f0       	brcs	.+6      	; 0x32a8 <ReadCapacity+0x172>
    32a2:	60 e0       	ldi	r22, 0x00	; 0
    32a4:	70 e0       	ldi	r23, 0x00	; 0
    32a6:	0b c0       	rjmp	.+22     	; 0x32be <ReadCapacity+0x188>
     adcv[3] -= adcv[0];		// difference to beginning voltage
    32a8:	b9 01       	movw	r22, r18
    32aa:	6e 19       	sub	r22, r14
    32ac:	7f 09       	sbc	r23, r15
  } else {
     adcv[3] = 0;			// voltage is lower or same as beginning voltage
  }
  if (adcv[2] > adcv[3]) {
    32ae:	6c 17       	cp	r22, r28
    32b0:	7d 07       	cpc	r23, r29
    32b2:	28 f0       	brcs	.+10     	; 0x32be <ReadCapacity+0x188>
    32b4:	aa 24       	eor	r10, r10
    32b6:	bb 24       	eor	r11, r11
    32b8:	cc 24       	eor	r12, r12
    32ba:	dd 24       	eor	r13, r13
    32bc:	1b c0       	rjmp	.+54     	; 0x32f4 <ReadCapacity+0x1be>
     // build difference to load voltage
     adcv[3] = adcv[2] - adcv[3];	// lost voltage during load time wait
    32be:	6e 01       	movw	r12, r28
    32c0:	c6 1a       	sub	r12, r22
    32c2:	d7 0a       	sbc	r13, r23
  } else {
     adcv[3] = 0;			// no lost voltage
  }
#if FLASHEND > 0x1fff
  // compute equivalent parallel resistance from voltage drop
  if (adcv[3] > 0) {
    32c4:	19 f4       	brne	.+6      	; 0x32cc <ReadCapacity+0x196>
    32c6:	aa 24       	eor	r10, r10
    32c8:	bb 24       	eor	r11, r11
    32ca:	14 c0       	rjmp	.+40     	; 0x32f4 <ReadCapacity+0x1be>
     // there is any voltage drop (adcv[3]) !
     // adcv[2] is the loaded voltage.
     vloss = (unsigned long)(adcv[3] * 1000UL) / adcv[2];
  }
#endif
  if (adcv[3] > 200) {
    32cc:	29 ec       	ldi	r18, 0xC9	; 201
    32ce:	c2 16       	cp	r12, r18
    32d0:	d1 04       	cpc	r13, r1
    32d2:	08 f0       	brcs	.+2      	; 0x32d6 <ReadCapacity+0x1a0>
    32d4:	e9 c1       	rjmp	.+978    	; 0x36a8 <ReadCapacity+0x572>
#if FLASHEND > 0x1fff
  // compute equivalent parallel resistance from voltage drop
  if (adcv[3] > 0) {
     // there is any voltage drop (adcv[3]) !
     // adcv[2] is the loaded voltage.
     vloss = (unsigned long)(adcv[3] * 1000UL) / adcv[2];
    32d6:	b6 01       	movw	r22, r12
    32d8:	80 e0       	ldi	r24, 0x00	; 0
    32da:	90 e0       	ldi	r25, 0x00	; 0
    32dc:	28 ee       	ldi	r18, 0xE8	; 232
    32de:	33 e0       	ldi	r19, 0x03	; 3
    32e0:	40 e0       	ldi	r20, 0x00	; 0
    32e2:	50 e0       	ldi	r21, 0x00	; 0
    32e4:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    32e8:	9e 01       	movw	r18, r28
    32ea:	40 e0       	ldi	r20, 0x00	; 0
    32ec:	50 e0       	ldi	r21, 0x00	; 0
    32ee:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    32f2:	59 01       	movw	r10, r18
//     if (ovcnt16 == 0 )  {
//        goto messe_mit_rh;		// Voltage of more than 300mV is reached in one pulse, but not hold
//     }
     goto keinC;			// capacitor does not keep the voltage about 5ms
  }
  cap.cval_uncorrected.dw = ovcnt16 + 1;
    32f4:	e0 90 6a 02 	lds	r14, 0x026A
    32f8:	f0 90 6b 02 	lds	r15, 0x026B
    32fc:	08 94       	sec
    32fe:	e1 1c       	adc	r14, r1
    3300:	f1 1c       	adc	r15, r1
    3302:	00 e0       	ldi	r16, 0x00	; 0
    3304:	10 e0       	ldi	r17, 0x00	; 0
    3306:	e0 92 8c 02 	sts	0x028C, r14
    330a:	f0 92 8d 02 	sts	0x028D, r15
    330e:	00 93 8e 02 	sts	0x028E, r16
    3312:	10 93 8f 02 	sts	0x028F, r17
  // compute factor with load voltage + lost voltage during the voltage load time
  cap.cval_uncorrected.dw *= GetRLmultip(adcv[2]+adcv[3]);	// get factor to convert time to capacity from table
    3316:	c6 01       	movw	r24, r12
    3318:	8c 0f       	add	r24, r28
    331a:	9d 1f       	adc	r25, r29
    331c:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <GetRLmultip>
    3320:	a0 e0       	ldi	r26, 0x00	; 0
    3322:	b0 e0       	ldi	r27, 0x00	; 0
    3324:	bc 01       	movw	r22, r24
    3326:	cd 01       	movw	r24, r26
    3328:	a8 01       	movw	r20, r16
    332a:	97 01       	movw	r18, r14
    332c:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    3330:	60 93 8c 02 	sts	0x028C, r22
    3334:	70 93 8d 02 	sts	0x028D, r23
    3338:	80 93 8e 02 	sts	0x028E, r24
    333c:	90 93 8f 02 	sts	0x028F, r25
#endif
   cap.cval = cap.cval_uncorrected.dw;	// set result to uncorrected
    3340:	60 93 84 02 	sts	0x0284, r22
    3344:	70 93 85 02 	sts	0x0285, r23
    3348:	80 93 86 02 	sts	0x0286, r24
    334c:	90 93 87 02 	sts	0x0287, r25
   cap.cpre = -9;		// switch units to nF 
    3350:	87 ef       	ldi	r24, 0xF7	; 247
    3352:	80 93 96 02 	sts	0x0296, r24
   Scale_C_with_vcc();
    3356:	0e 94 19 18 	call	0x3032	; 0x3032 <Scale_C_with_vcc>
   // cap.cval for this type is at least 40000nF, so the last digit will be never shown
   cap.cval *= (1000 - C_H_KORR);	// correct with C_H_KORR with 0.1% resolution, but prevent overflow
    335a:	60 91 84 02 	lds	r22, 0x0284
    335e:	70 91 85 02 	lds	r23, 0x0285
    3362:	80 91 86 02 	lds	r24, 0x0286
    3366:	90 91 87 02 	lds	r25, 0x0287
    336a:	28 ee       	ldi	r18, 0xE8	; 232
    336c:	33 e0       	ldi	r19, 0x03	; 3
    336e:	40 e0       	ldi	r20, 0x00	; 0
    3370:	50 e0       	ldi	r21, 0x00	; 0
    3372:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
   cap.cval /= 100;
    3376:	24 e6       	ldi	r18, 0x64	; 100
    3378:	30 e0       	ldi	r19, 0x00	; 0
    337a:	40 e0       	ldi	r20, 0x00	; 0
    337c:	50 e0       	ldi	r21, 0x00	; 0
    337e:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3382:	20 93 84 02 	sts	0x0284, r18
    3386:	30 93 85 02 	sts	0x0285, r19
    338a:	40 93 86 02 	sts	0x0286, r20
    338e:	50 93 87 02 	sts	0x0287, r21
    3392:	48 c1       	rjmp	.+656    	; 0x3624 <ReadCapacity+0x4ee>
  LoADC = pgm_read_byte(&PinADCtab[LowPin]) | TXD_MSK;
  HiPinR_L = pgm_read_byte(&PinRLtab[HighPin]);	//R_L mask for HighPin R_L load
#if FLASEND > 0x3fff
  HiPinR_H = pgm_read_byte(&PinRHtab[HighPin]);	//R_H mask for HighPin R_H load
#else
  HiPinR_H = HiPinR_L + HiPinR_L;	//double for HighPin R_H load
    3394:	1b 2d       	mov	r17, r11
    3396:	11 0f       	add	r17, r17

//==================================================================================
// Measurement of little capacity values
messe_mit_rh:
  //little capacity value, about  < 50 F
  EntladePins();			// discharge capacitor
    3398:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
  //measure with the R_H (470kOhm) resistor 
  R_PORT = 0;		// R_DDR ist HiPinR_L
    339c:	15 b8       	out	0x05, r1	; 5
  ADC_DDR = (1<<TP1) | (1<<TP2) | (1<<TP3) | TXD_MSK;	//switch all Pins to output
    339e:	87 e0       	ldi	r24, 0x07	; 7
    33a0:	87 b9       	out	0x07, r24	; 7
  ADC_PORT = TXD_VAL;		//switch all ADC Pins to GND
    33a2:	18 b8       	out	0x08, r1	; 8
  R_DDR = HiPinR_H;   		// switch R_H resistor port for HighPin to output (GND)
    33a4:	14 b9       	out	0x04, r17	; 4
// setup Analog Comparator
  ADC_COMP_CONTROL = (1<<ACME);			//enable Analog Comparator Multiplexer
    33a6:	80 e4       	ldi	r24, 0x40	; 64
    33a8:	80 93 7b 00 	sts	0x007B, r24
  ACSR =  (1<<ACBG) | (1<<ACI)  | (1<<ACIC);	// enable, 1.3V, no Interrupt, Connect to Timer1 
    33ac:	84 e5       	ldi	r24, 0x54	; 84
    33ae:	80 bf       	out	0x30, r24	; 48
  ADMUX = (1<<REFS0) | HighPin;			// switch Mux to High-Pin
    33b0:	89 2d       	mov	r24, r9
    33b2:	80 64       	ori	r24, 0x40	; 64
    33b4:	80 93 7c 00 	sts	0x007C, r24
  ADCSRA = (1<<ADIF) | AUTO_CLOCK_DIV; //disable ADC
    33b8:	87 e1       	ldi	r24, 0x17	; 23
    33ba:	80 93 7a 00 	sts	0x007A, r24
  wait200us();			//wait for bandgap to start up
    33be:	0e 94 6d 03 	call	0x6da	; 0x6da <wait200us>

// setup Counter1
  ovcnt16 = 0;
    33c2:	10 92 6b 02 	sts	0x026B, r1
    33c6:	10 92 6a 02 	sts	0x026A, r1
  TCCR1A = 0;			// set Counter1 to normal Mode
    33ca:	10 92 80 00 	sts	0x0080, r1
  TCNT1 = 0;			//set Counter to 0
    33ce:	10 92 85 00 	sts	0x0085, r1
    33d2:	10 92 84 00 	sts	0x0084, r1
  TI1_INT_FLAGS = (1<<ICF1) | (1<<OCF1B) | (1<<OCF1A) | (1<<TOV1);	// clear interrupt flags
    33d6:	87 e2       	ldi	r24, 0x27	; 39
    33d8:	86 bb       	out	0x16, r24	; 22
#ifndef INHIBIT_SLEEP_MODE
  TIMSK1 = (1<<TOIE1) | (1<<ICIE1);	// enable Timer overflow interrupt and input capture interrupt
    33da:	81 e2       	ldi	r24, 0x21	; 33
    33dc:	80 93 6f 00 	sts	0x006F, r24
  unfinished = 1;
    33e0:	91 e0       	ldi	r25, 0x01	; 1
    33e2:	90 93 81 02 	sts	0x0281, r25
#endif
  R_PORT = HiPinR_H;           	// switch R_H resistor port for HighPin to VCC
    33e6:	15 b9       	out	0x05, r17	; 5
  if(PartFound == PART_FET) {
    33e8:	80 91 18 02 	lds	r24, 0x0218
    33ec:	84 30       	cpi	r24, 0x04	; 4
    33ee:	71 f4       	brne	.+28     	; 0x340c <ReadCapacity+0x2d6>
     // charge capacitor with R_H resistor
     TCCR1B = (0<<ICNC1) | (1<<CS10);	//Start counter 1MHz or 8MHz without Noise Canceler
    33f0:	90 93 81 00 	sts	0x0081, r25
     ADC_DDR = (((1<<TP1) | (1<<TP2) | (1<<TP3) | TXD_MSK) & ~(1<<HighPin));	// release only HighPin ADC port
    33f4:	81 e0       	ldi	r24, 0x01	; 1
    33f6:	90 e0       	ldi	r25, 0x00	; 0
    33f8:	0c 2c       	mov	r0, r12
    33fa:	02 c0       	rjmp	.+4      	; 0x3400 <ReadCapacity+0x2ca>
    33fc:	88 0f       	add	r24, r24
    33fe:	99 1f       	adc	r25, r25
    3400:	0a 94       	dec	r0
    3402:	e2 f7       	brpl	.-8      	; 0x33fc <ReadCapacity+0x2c6>
    3404:	80 95       	com	r24
    3406:	87 70       	andi	r24, 0x07	; 7
    3408:	87 b9       	out	0x07, r24	; 7
    340a:	03 c0       	rjmp	.+6      	; 0x3412 <ReadCapacity+0x2dc>
  } else {
     TCCR1B =  (0<<ICNC1) | (1<<CS10);	//start counter 1MHz or 8MHz without Noise Canceler
    340c:	90 93 81 00 	sts	0x0081, r25
     ADC_DDR = LoADC;		// stay LoADC Pin switched to GND, charge capacitor with R_H slowly
    3410:	07 b9       	out	0x07, r16	; 7
     // this OV was not counted, but was before the Input Capture
     TI1_INT_FLAGS = (1<<TOV1);		// Reset OV Flag
     ovcnt16++;
  }
#else
  cli();		// disable interrupts to prevent wakeup Interrupts before sleeping
    3412:	f8 94       	cli
  set_sleep_mode(SLEEP_MODE_IDLE);
    3414:	83 b7       	in	r24, 0x33	; 51
    3416:	81 7f       	andi	r24, 0xF1	; 241
    3418:	83 bf       	out	0x33, r24	; 51
    341a:	11 c0       	rjmp	.+34     	; 0x343e <ReadCapacity+0x308>
  while(unfinished) {
    sleep_enable();
    341c:	83 b7       	in	r24, 0x33	; 51
    341e:	81 60       	ori	r24, 0x01	; 1
    3420:	83 bf       	out	0x33, r24	; 51
    sei();		// enable interrupts after next instruction
    3422:	78 94       	sei
    sleep_cpu();	// only enable interrupts during sleeping
    3424:	88 95       	sleep
    sleep_disable();
    3426:	83 b7       	in	r24, 0x33	; 51
    3428:	8e 7f       	andi	r24, 0xFE	; 254
    342a:	83 bf       	out	0x33, r24	; 51
    cli();		// disable interrupts again
    342c:	f8 94       	cli
    wdt_reset();	// reset watch dog during waiting
    342e:	a8 95       	wdr
    if(ovcnt16 == (F_CPU/5000)) {
    3430:	80 91 6a 02 	lds	r24, 0x026A
    3434:	90 91 6b 02 	lds	r25, 0x026B
    3438:	80 58       	subi	r24, 0x80	; 128
    343a:	9c 40       	sbci	r25, 0x0C	; 12
    343c:	21 f0       	breq	.+8      	; 0x3446 <ReadCapacity+0x310>
     ovcnt16++;
  }
#else
  cli();		// disable interrupts to prevent wakeup Interrupts before sleeping
  set_sleep_mode(SLEEP_MODE_IDLE);
  while(unfinished) {
    343e:	80 91 81 02 	lds	r24, 0x0281
    3442:	88 23       	and	r24, r24
    3444:	59 f7       	brne	.-42     	; 0x341c <ReadCapacity+0x2e6>
    wdt_reset();	// reset watch dog during waiting
    if(ovcnt16 == (F_CPU/5000)) {
       break; 		//Timeout for Charging, above 12 s
    }
  }
  sei();		// enable interrupts again
    3446:	78 94       	sei
  TCCR1B = (0<<ICNC1) | (0<<ICES1) | (0<<CS10);  // stop counter
    3448:	10 92 81 00 	sts	0x0081, r1
  tmpint = ICR1;		// get previous Input Capture Counter flag
    344c:	c0 91 86 00 	lds	r28, 0x0086
    3450:	d0 91 87 00 	lds	r29, 0x0087
  TIMSK1 = (0<<TOIE1) | (0<<ICIE1);	// disable Timer overflow interrupt and input capture interrupt
    3454:	10 92 6f 00 	sts	0x006F, r1
    u2lcd(tmpint);
  }
#endif

//############################################################
  ADCSRA = (1<<ADEN) | (1<<ADIF) | AUTO_CLOCK_DIV; //enable ADC
    3458:	87 e9       	ldi	r24, 0x97	; 151
    345a:	80 93 7a 00 	sts	0x007A, r24
  R_DDR = 0;			// switch R_H resistor port for input
    345e:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0;			// switch R_H resistor port pull up for HighPin off
    3460:	15 b8       	out	0x05, r1	; 5
  adcv[2] = ReadADC(HighPin);   // get loaded voltage
    3462:	89 2d       	mov	r24, r9
    3464:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
  load_diff = adcv[2] + REF_C_KORR - ref_mv;	// build difference of capacitor voltage to Reference Voltage
    3468:	20 91 47 02 	lds	r18, 0x0247
    346c:	30 91 48 02 	lds	r19, 0x0248
    3470:	82 1b       	sub	r24, r18
    3472:	93 0b       	sbc	r25, r19
    3474:	0c 96       	adiw	r24, 0x0c	; 12
    3476:	90 93 99 02 	sts	0x0299, r25
    347a:	80 93 98 02 	sts	0x0298, r24
//############################################################
  if (ovcnt16 >= (F_CPU/10000)) {
    347e:	80 91 6a 02 	lds	r24, 0x026A
    3482:	90 91 6b 02 	lds	r25, 0x026B
    3486:	80 54       	subi	r24, 0x40	; 64
    3488:	96 40       	sbci	r25, 0x06	; 6
    348a:	08 f0       	brcs	.+2      	; 0x348e <ReadCapacity+0x358>
    348c:	0d c1       	rjmp	.+538    	; 0x36a8 <ReadCapacity+0x572>
     wait_about1s();
#endif
     goto keinC;	// no normal end
  }
//  cap.cval_uncorrected = CombineII2Long(ovcnt16, tmpint);
  cap.cval_uncorrected.w[1] = ovcnt16;
    348e:	80 91 6a 02 	lds	r24, 0x026A
    3492:	90 91 6b 02 	lds	r25, 0x026B
    3496:	90 93 8f 02 	sts	0x028F, r25
    349a:	80 93 8e 02 	sts	0x028E, r24
  cap.cval_uncorrected.w[0] = tmpint;
    349e:	d0 93 8d 02 	sts	0x028D, r29
    34a2:	c0 93 8c 02 	sts	0x028C, r28

  cap.cpre = -12;			// cap.cval unit is pF 
    34a6:	84 ef       	ldi	r24, 0xF4	; 244
    34a8:	80 93 96 02 	sts	0x0296, r24
  if (ovcnt16 > 65) {
    34ac:	80 91 6a 02 	lds	r24, 0x026A
    34b0:	90 91 6b 02 	lds	r25, 0x026B
    34b4:	82 34       	cpi	r24, 0x42	; 66
    34b6:	91 05       	cpc	r25, r1
    34b8:	c8 f0       	brcs	.+50     	; 0x34ec <ReadCapacity+0x3b6>
     cap.cval_uncorrected.dw /= 100;	// switch to next unit
    34ba:	60 91 8c 02 	lds	r22, 0x028C
    34be:	70 91 8d 02 	lds	r23, 0x028D
    34c2:	80 91 8e 02 	lds	r24, 0x028E
    34c6:	90 91 8f 02 	lds	r25, 0x028F
    34ca:	24 e6       	ldi	r18, 0x64	; 100
    34cc:	30 e0       	ldi	r19, 0x00	; 0
    34ce:	40 e0       	ldi	r20, 0x00	; 0
    34d0:	50 e0       	ldi	r21, 0x00	; 0
    34d2:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    34d6:	20 93 8c 02 	sts	0x028C, r18
    34da:	30 93 8d 02 	sts	0x028D, r19
    34de:	40 93 8e 02 	sts	0x028E, r20
    34e2:	50 93 8f 02 	sts	0x028F, r21
     cap.cpre += 2;			// set unit, prevent overflow
    34e6:	86 ef       	ldi	r24, 0xF6	; 246
    34e8:	80 93 96 02 	sts	0x0296, r24
  }
  cap.cval_uncorrected.dw *= RHmultip;		// 708
  cap.cval_uncorrected.dw /= (F_CPU / 10000);	// divide by 100 (@ 1MHz clock), 800 (@ 8MHz clock)
    34ec:	60 91 82 02 	lds	r22, 0x0282
    34f0:	70 91 83 02 	lds	r23, 0x0283
    34f4:	80 e0       	ldi	r24, 0x00	; 0
    34f6:	90 e0       	ldi	r25, 0x00	; 0
    34f8:	20 91 8c 02 	lds	r18, 0x028C
    34fc:	30 91 8d 02 	lds	r19, 0x028D
    3500:	40 91 8e 02 	lds	r20, 0x028E
    3504:	50 91 8f 02 	lds	r21, 0x028F
    3508:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    350c:	20 e4       	ldi	r18, 0x40	; 64
    350e:	36 e0       	ldi	r19, 0x06	; 6
    3510:	40 e0       	ldi	r20, 0x00	; 0
    3512:	50 e0       	ldi	r21, 0x00	; 0
    3514:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3518:	20 93 8c 02 	sts	0x028C, r18
    351c:	30 93 8d 02 	sts	0x028D, r19
    3520:	40 93 8e 02 	sts	0x028E, r20
    3524:	50 93 8f 02 	sts	0x028F, r21
  cap.cval = cap.cval_uncorrected.dw;		// set the corrected cap.cval
    3528:	e4 e8       	ldi	r30, 0x84	; 132
    352a:	f2 e0       	ldi	r31, 0x02	; 2
    352c:	20 93 84 02 	sts	0x0284, r18
    3530:	31 83       	std	Z+1, r19	; 0x01
    3532:	42 83       	std	Z+2, r20	; 0x02
    3534:	53 83       	std	Z+3, r21	; 0x03
  Scale_C_with_vcc();
    3536:	0e 94 19 18 	call	0x3032	; 0x3032 <Scale_C_with_vcc>
  if (cap.cpre == -12) {
    353a:	80 91 96 02 	lds	r24, 0x0296
    353e:	84 3f       	cpi	r24, 0xF4	; 244
    3540:	09 f0       	breq	.+2      	; 0x3544 <ReadCapacity+0x40e>
    3542:	60 c0       	rjmp	.+192    	; 0x3604 <ReadCapacity+0x4ce>
#if COMP_SLEW1 > COMP_SLEW2
     if (cap.cval < COMP_SLEW1) {
    3544:	e0 90 84 02 	lds	r14, 0x0284
    3548:	f0 90 85 02 	lds	r15, 0x0285
    354c:	00 91 86 02 	lds	r16, 0x0286
    3550:	10 91 87 02 	lds	r17, 0x0287
    3554:	40 ea       	ldi	r20, 0xA0	; 160
    3556:	e4 16       	cp	r14, r20
    3558:	4f e0       	ldi	r20, 0x0F	; 15
    355a:	f4 06       	cpc	r15, r20
    355c:	40 e0       	ldi	r20, 0x00	; 0
    355e:	04 07       	cpc	r16, r20
    3560:	40 e0       	ldi	r20, 0x00	; 0
    3562:	14 07       	cpc	r17, r20
    3564:	c0 f4       	brcc	.+48     	; 0x3596 <ReadCapacity+0x460>
        // add slew rate dependent offset
        cap.cval += (COMP_SLEW1 / (cap.cval+COMP_SLEW2 ));
    3566:	a8 01       	movw	r20, r16
    3568:	97 01       	movw	r18, r14
    356a:	2c 54       	subi	r18, 0x4C	; 76
    356c:	3f 4f       	sbci	r19, 0xFF	; 255
    356e:	4f 4f       	sbci	r20, 0xFF	; 255
    3570:	5f 4f       	sbci	r21, 0xFF	; 255
    3572:	60 ea       	ldi	r22, 0xA0	; 160
    3574:	7f e0       	ldi	r23, 0x0F	; 15
    3576:	80 e0       	ldi	r24, 0x00	; 0
    3578:	90 e0       	ldi	r25, 0x00	; 0
    357a:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    357e:	e2 0e       	add	r14, r18
    3580:	f3 1e       	adc	r15, r19
    3582:	04 1f       	adc	r16, r20
    3584:	15 1f       	adc	r17, r21
    3586:	e0 92 84 02 	sts	0x0284, r14
    358a:	f0 92 85 02 	sts	0x0285, r15
    358e:	00 93 86 02 	sts	0x0286, r16
    3592:	10 93 87 02 	sts	0x0287, r17
     }
#endif
#ifdef AUTO_CAL
     // auto calibration mode, cap_null can be updated in selftest section
     tmpint = eeprom_read_byte(&c_zero_tab[pin_combination]);	// read zero offset
    3596:	80 91 69 02 	lds	r24, 0x0269
    359a:	90 e0       	ldi	r25, 0x00	; 0
    359c:	84 56       	subi	r24, 0x64	; 100
    359e:	9d 4f       	sbci	r25, 0xFD	; 253
    35a0:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
     if (cap.cval > tmpint) {
    35a4:	20 91 84 02 	lds	r18, 0x0284
    35a8:	30 91 85 02 	lds	r19, 0x0285
    35ac:	40 91 86 02 	lds	r20, 0x0286
    35b0:	50 91 87 02 	lds	r21, 0x0287
    35b4:	90 e0       	ldi	r25, 0x00	; 0
    35b6:	a0 e0       	ldi	r26, 0x00	; 0
    35b8:	b0 e0       	ldi	r27, 0x00	; 0
    35ba:	82 17       	cp	r24, r18
    35bc:	93 07       	cpc	r25, r19
    35be:	a4 07       	cpc	r26, r20
    35c0:	b5 07       	cpc	r27, r21
    35c2:	68 f4       	brcc	.+26     	; 0x35de <ReadCapacity+0x4a8>
         cap.cval -= tmpint;		//subtract zero offset (pF)
    35c4:	28 1b       	sub	r18, r24
    35c6:	39 0b       	sbc	r19, r25
    35c8:	4a 0b       	sbc	r20, r26
    35ca:	5b 0b       	sbc	r21, r27
    35cc:	20 93 84 02 	sts	0x0284, r18
    35d0:	30 93 85 02 	sts	0x0285, r19
    35d4:	40 93 86 02 	sts	0x0286, r20
    35d8:	50 93 87 02 	sts	0x0287, r21
    35dc:	13 c0       	rjmp	.+38     	; 0x3604 <ReadCapacity+0x4ce>
     } else {
#if FLASHEND > 0x3fff
       if ((cap.cval+C_LIMIT_TO_UNCALIBRATED) < tmpint) {
    35de:	2c 5e       	subi	r18, 0xEC	; 236
    35e0:	3f 4f       	sbci	r19, 0xFF	; 255
    35e2:	4f 4f       	sbci	r20, 0xFF	; 255
    35e4:	5f 4f       	sbci	r21, 0xFF	; 255
    35e6:	28 17       	cp	r18, r24
    35e8:	39 07       	cpc	r19, r25
    35ea:	4a 07       	cpc	r20, r26
    35ec:	5b 07       	cpc	r21, r27
    35ee:	10 f4       	brcc	.+4      	; 0x35f4 <ReadCapacity+0x4be>
         mark_as_uncalibrated();	// set in EEprom to uncalibrated
    35f0:	0e 94 06 05 	call	0xa0c	; 0xa0c <mark_as_uncalibrated>
         lcd_testpin(HighPin);
         lcd_space();
#endif
       }
#endif
         cap.cval = 0;			//unsigned long may not reach negativ value
    35f4:	10 92 84 02 	sts	0x0284, r1
    35f8:	10 92 85 02 	sts	0x0285, r1
    35fc:	10 92 86 02 	sts	0x0286, r1
    3600:	10 92 87 02 	sts	0x0287, r1
  lcd_testpin(HighPin);
  lcd_space();
  DisplayValue(cap.cval,cap.cpre,'F',4);
  wait_about3s();
#endif
  R_DDR = HiPinR_L; 		//switch R_L for High-Pin to GND
    3604:	b4 b8       	out	0x04, r11	; 4
#if F_CPU < 2000001
   if(cap.cval < 50)
#else 
   if(cap.cval < 25)
    3606:	80 91 84 02 	lds	r24, 0x0284
    360a:	90 91 85 02 	lds	r25, 0x0285
    360e:	a0 91 86 02 	lds	r26, 0x0286
    3612:	b0 91 87 02 	lds	r27, 0x0287
    3616:	49 97       	sbiw	r24, 0x19	; 25
    3618:	a1 05       	cpc	r26, r1
    361a:	b1 05       	cpc	r27, r1
    361c:	08 f4       	brcc	.+2      	; 0x3620 <ReadCapacity+0x4ea>
    361e:	44 c0       	rjmp	.+136    	; 0x36a8 <ReadCapacity+0x572>
#if DebugOut == 10
     lcd_data('<');
     lcd_space();
     wait_about1s();
#endif
      goto keinC;	//capacity to low, < 50pF @1MHz (25pF @8MHz)
    3620:	aa 24       	eor	r10, r10
    3622:	bb 24       	eor	r11, r11
   }
   // end low capacity 
checkDiodes:
   if((NumOfDiodes > 0)  && (PartFound != PART_FET)) {
    3624:	80 91 16 02 	lds	r24, 0x0216
    3628:	88 23       	and	r24, r24
    362a:	21 f0       	breq	.+8      	; 0x3634 <ReadCapacity+0x4fe>
    362c:	80 91 18 02 	lds	r24, 0x0218
    3630:	84 30       	cpi	r24, 0x04	; 4
    3632:	d1 f5       	brne	.+116    	; 0x36a8 <ReadCapacity+0x572>
      wait_about1s();
#endif
      // nearly shure, that there is one or more diodes in reverse direction,
      // which would be wrongly detected as capacitor 
   } else {
      PartFound = PART_CAPACITOR;	//capacitor is found
    3634:	87 e0       	ldi	r24, 0x07	; 7
    3636:	80 93 18 02 	sts	0x0218, r24
      if ((cap.cpre > cap.cpre_max) || ((cap.cpre == cap.cpre_max) && (cap.cval > cap.cval_max))) {
    363a:	60 91 96 02 	lds	r22, 0x0296
    363e:	80 91 97 02 	lds	r24, 0x0297
    3642:	86 17       	cp	r24, r22
    3644:	bc f0       	brlt	.+46     	; 0x3674 <ReadCapacity+0x53e>
    3646:	68 17       	cp	r22, r24
    3648:	79 f5       	brne	.+94     	; 0x36a8 <ReadCapacity+0x572>
    364a:	20 91 84 02 	lds	r18, 0x0284
    364e:	30 91 85 02 	lds	r19, 0x0285
    3652:	40 91 86 02 	lds	r20, 0x0286
    3656:	50 91 87 02 	lds	r21, 0x0287
    365a:	80 91 88 02 	lds	r24, 0x0288
    365e:	90 91 89 02 	lds	r25, 0x0289
    3662:	a0 91 8a 02 	lds	r26, 0x028A
    3666:	b0 91 8b 02 	lds	r27, 0x028B
    366a:	82 17       	cp	r24, r18
    366c:	93 07       	cpc	r25, r19
    366e:	a4 07       	cpc	r26, r20
    3670:	b5 07       	cpc	r27, r21
    3672:	d0 f4       	brcc	.+52     	; 0x36a8 <ReadCapacity+0x572>
         // we have found a greater one
         cap.cval_max = cap.cval;
    3674:	80 91 84 02 	lds	r24, 0x0284
    3678:	90 91 85 02 	lds	r25, 0x0285
    367c:	a0 91 86 02 	lds	r26, 0x0286
    3680:	b0 91 87 02 	lds	r27, 0x0287
    3684:	80 93 88 02 	sts	0x0288, r24
    3688:	90 93 89 02 	sts	0x0289, r25
    368c:	a0 93 8a 02 	sts	0x028A, r26
    3690:	b0 93 8b 02 	sts	0x028B, r27
         cap.cpre_max = cap.cpre;
    3694:	60 93 97 02 	sts	0x0297, r22
#if FLASHEND > 0x1fff
         cap.v_loss = vloss;		// lost voltage in 0.01%
    3698:	b0 92 93 02 	sts	0x0293, r11
    369c:	a0 92 92 02 	sts	0x0292, r10
#endif
         cap.ca = LowPin;		// save LowPin
    36a0:	80 92 94 02 	sts	0x0294, r8
         cap.cb = HighPin;		// save HighPin
    36a4:	90 92 95 02 	sts	0x0295, r9
keinC:
  // discharge capacitor again
//  EntladePins();		// discharge capacitors
  //ready
  // switch all ports to input
  ADC_DDR =  TXD_MSK;		// switch all ADC ports to input
    36a8:	17 b8       	out	0x07, r1	; 7
  ADC_PORT = TXD_VAL;		// switch all ADC outputs to GND, no pull up
    36aa:	18 b8       	out	0x08, r1	; 8
  R_DDR = 0;			// switch all resistor ports to input
    36ac:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0; 			// switch all resistor outputs to GND, no pull up
    36ae:	15 b8       	out	0x05, r1	; 5
  return;
 } // end ReadCapacity()
    36b0:	cd b7       	in	r28, 0x3d	; 61
    36b2:	de b7       	in	r29, 0x3e	; 62
    36b4:	ec e0       	ldi	r30, 0x0C	; 12
    36b6:	0c 94 a1 32 	jmp	0x6542	; 0x6542 <__epilogue_restores__+0xc>

000036ba <GetRLmultip>:
    36ba:	0f 92       	push	r0
    36bc:	21 e0       	ldi	r18, 0x01	; 1
    36be:	8c 32       	cpi	r24, 0x2C	; 44
    36c0:	92 07       	cpc	r25, r18
    36c2:	10 f4       	brcc	.+4      	; 0x36c8 <is_bigger>
    36c4:	8c e2       	ldi	r24, 0x2C	; 44
    36c6:	91 e0       	ldi	r25, 0x01	; 1

000036c8 <is_bigger>:
    36c8:	8c 52       	subi	r24, 0x2C	; 44
    36ca:	91 40       	sbci	r25, 0x01	; 1
    36cc:	69 e1       	ldi	r22, 0x19	; 25
    36ce:	70 e0       	ldi	r23, 0x00	; 0
    36d0:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    36d4:	99 e1       	ldi	r25, 0x19	; 25
    36d6:	6b 32       	cpi	r22, 0x2B	; 43
    36d8:	10 f0       	brcs	.+4      	; 0x36de <is_lower>
    36da:	98 2f       	mov	r25, r24
    36dc:	6b e2       	ldi	r22, 0x2B	; 43

000036de <is_lower>:
    36de:	98 1b       	sub	r25, r24
    36e0:	e0 e0       	ldi	r30, 0x00	; 0
    36e2:	f0 e0       	ldi	r31, 0x00	; 0
    36e4:	e6 0f       	add	r30, r22
    36e6:	f1 1d       	adc	r31, r1
    36e8:	e6 0f       	add	r30, r22
    36ea:	f1 1d       	adc	r31, r1
    36ec:	9f 93       	push	r25
    36ee:	cf 01       	movw	r24, r30
    36f0:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    36f4:	48 2f       	mov	r20, r24
    36f6:	31 96       	adiw	r30, 0x01	; 1
    36f8:	cf 01       	movw	r24, r30
    36fa:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    36fe:	58 2f       	mov	r21, r24
    3700:	31 96       	adiw	r30, 0x01	; 1
    3702:	cf 01       	movw	r24, r30
    3704:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    3708:	28 2f       	mov	r18, r24
    370a:	31 96       	adiw	r30, 0x01	; 1
    370c:	cf 01       	movw	r24, r30
    370e:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    3712:	38 2f       	mov	r19, r24
    3714:	6f 91       	pop	r22
    3716:	42 1b       	sub	r20, r18
    3718:	53 0b       	sbc	r21, r19
    371a:	64 9f       	mul	r22, r20
    371c:	c0 01       	movw	r24, r0
    371e:	65 9f       	mul	r22, r21
    3720:	90 0d       	add	r25, r0
    3722:	11 24       	eor	r1, r1
    3724:	0c 96       	adiw	r24, 0x0c	; 12
    3726:	69 e1       	ldi	r22, 0x19	; 25
    3728:	70 e0       	ldi	r23, 0x00	; 0
    372a:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    372e:	62 0f       	add	r22, r18
    3730:	73 1f       	adc	r23, r19
    3732:	cb 01       	movw	r24, r22
    3734:	0f 90       	pop	r0
    3736:	08 95       	ret

00003738 <Calibrate_UR>:
#include "Transistortester.h"
void Calibrate_UR(void) {
    3738:	2f 92       	push	r2
    373a:	3f 92       	push	r3
    373c:	5f 92       	push	r5
    373e:	6f 92       	push	r6
    3740:	7f 92       	push	r7
    3742:	8f 92       	push	r8
    3744:	9f 92       	push	r9
    3746:	af 92       	push	r10
    3748:	bf 92       	push	r11
    374a:	cf 92       	push	r12
    374c:	df 92       	push	r13
    374e:	ef 92       	push	r14
    3750:	ff 92       	push	r15
    3752:	0f 93       	push	r16
    3754:	1f 93       	push	r17
    3756:	cf 93       	push	r28
    3758:	df 93       	push	r29
  uint16_t sum_rp;	// sum of 3 Pin voltages with 680 Ohm load
  uint16_t u680;	// 3 * (Voltage at 680 Ohm)
#endif


  ADCconfig.U_AVCC = U_VCC;     // set initial VCC Voltage
    375a:	88 e8       	ldi	r24, 0x88	; 136
    375c:	93 e1       	ldi	r25, 0x13	; 19
    375e:	90 93 44 02 	sts	0x0244, r25
    3762:	80 93 43 02 	sts	0x0243, r24
  ADCconfig.Samples = R_ANZ_MESS;	// set number of ADC reads near to maximum
    3766:	8e eb       	ldi	r24, 0xBE	; 190
    3768:	80 93 3f 02 	sts	0x023F, r24
                                        //############################################
#if FLASHEND > 0x1fff
  uint16_t mv2500;
  ADC_PORT = TXD_VAL;                   // switch to 0V
    376c:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = (1<<TPREF) | TXD_MSK;       // switch pin with 2.5V reference to GND
    376e:	80 e1       	ldi	r24, 0x10	; 16
    3770:	87 b9       	out	0x07, r24	; 7
  wait20us();			// switch only short time, so that the relais do not really switch
    3772:	0e 94 72 03 	call	0x6e4	; 0x6e4 <wait20us>
  ADC_DDR =  TXD_MSK;		// switch pin with reference back to input
    3776:	17 b8       	out	0x07, r1	; 7
  mv2500 = W5msReadADC(TPREF); // read voltage of 2.5V precision reference
    3778:	84 e0       	ldi	r24, 0x04	; 4
    377a:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    377e:	8c 01       	movw	r16, r24
  if ((mv2500 > 2250) && (mv2500 < 2750)) {
    3780:	8b 5c       	subi	r24, 0xCB	; 203
    3782:	98 40       	sbci	r25, 0x08	; 8
    3784:	83 5f       	subi	r24, 0xF3	; 243
    3786:	91 40       	sbci	r25, 0x01	; 1
    3788:	c0 f4       	brcc	.+48     	; 0x37ba <Calibrate_UR+0x82>
     // precision voltage reference connected, update U_AVCC
     WithReference = 1;
    378a:	81 e0       	ldi	r24, 0x01	; 1
    378c:	80 93 57 02 	sts	0x0257, r24
     ADCconfig.U_AVCC = (unsigned long)((unsigned long)ADCconfig.U_AVCC * 2495) / mv2500;
    3790:	60 91 43 02 	lds	r22, 0x0243
    3794:	70 91 44 02 	lds	r23, 0x0244
    3798:	80 e0       	ldi	r24, 0x00	; 0
    379a:	90 e0       	ldi	r25, 0x00	; 0
    379c:	2f eb       	ldi	r18, 0xBF	; 191
    379e:	39 e0       	ldi	r19, 0x09	; 9
    37a0:	40 e0       	ldi	r20, 0x00	; 0
    37a2:	50 e0       	ldi	r21, 0x00	; 0
    37a4:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    37a8:	98 01       	movw	r18, r16
    37aa:	40 e0       	ldi	r20, 0x00	; 0
    37ac:	50 e0       	ldi	r21, 0x00	; 0
    37ae:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    37b2:	30 93 44 02 	sts	0x0244, r19
    37b6:	20 93 43 02 	sts	0x0243, r18
#endif
#ifdef WITH_AUTO_REF
  (void) ReadADC(MUX_INT_REF);	// read reference voltage 
  ref_mv = W5msReadADC(MUX_INT_REF);	// read reference voltage 
#else
  ref_mv = DEFAULT_BAND_GAP;    // set to default Reference Voltage
    37ba:	8e e2       	ldi	r24, 0x2E	; 46
    37bc:	94 e0       	ldi	r25, 0x04	; 4
    37be:	90 93 48 02 	sts	0x0248, r25
    37c2:	80 93 47 02 	sts	0x0247, r24
#endif
  RefVoltage();			//compute RHmultip = f(reference voltage)
    37c6:	0e 94 53 04 	call	0x8a6	; 0x8a6 <RefVoltage>
                                        //############################################

#ifdef AUTO_CAL
  // measurement of internal resistance of the ADC port outputs switched to GND
  ADC_DDR = 1<<TP1 | TXD_MSK;	//ADC-Pin  1 to output 0V
    37ca:	11 e0       	ldi	r17, 0x01	; 1
    37cc:	17 b9       	out	0x07, r17	; 7
  R_PORT = 1<<PIN_RL1;		//R_L-PORT 1 to VCC
    37ce:	15 b9       	out	0x05, r17	; 5
  R_DDR = 1<<PIN_RL1;		//Pin 1 to output and over R_L to VCC
    37d0:	14 b9       	out	0x04, r17	; 4
  sum_rm = W5msReadADC(TP1);
    37d2:	80 e0       	ldi	r24, 0x00	; 0
    37d4:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    37d8:	6c 01       	movw	r12, r24

  ADC_DDR = 1<<TP2 | TXD_MSK;	//ADC-Pin 2 to output 0V
    37da:	42 e0       	ldi	r20, 0x02	; 2
    37dc:	f4 2e       	mov	r15, r20
    37de:	f7 b8       	out	0x07, r15	; 7
  R_PORT =  1<<PIN_RL2;		//R_L-PORT 2 to VCC
    37e0:	04 e0       	ldi	r16, 0x04	; 4
    37e2:	05 b9       	out	0x05, r16	; 5
  R_DDR = 1<<PIN_RL2;		//Pin 2 to output and over R_L to VCC
    37e4:	04 b9       	out	0x04, r16	; 4
  sum_rm += W5msReadADC(TP2);
    37e6:	81 e0       	ldi	r24, 0x01	; 1
    37e8:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    37ec:	3c 01       	movw	r6, r24

  ADC_DDR = 1<<TP3 | TXD_MSK;	//ADC-Pin 3 to output 0V
    37ee:	07 b9       	out	0x07, r16	; 7
  R_PORT =  1<<PIN_RL3;		//R_L-PORT 3 to VCC
    37f0:	30 e1       	ldi	r19, 0x10	; 16
    37f2:	53 2e       	mov	r5, r19
    37f4:	55 b8       	out	0x05, r5	; 5
  R_DDR = 1<<PIN_RL3;		//Pin 3 to output and over R_L to VCC
    37f6:	54 b8       	out	0x04, r5	; 4
  sum_rm += W5msReadADC(TP3);	//add all three values
    37f8:	82 e0       	ldi	r24, 0x02	; 2
    37fa:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
  sum_rm = W5msReadADC(TP1);

  ADC_DDR = 1<<TP2 | TXD_MSK;	//ADC-Pin 2 to output 0V
  R_PORT =  1<<PIN_RL2;		//R_L-PORT 2 to VCC
  R_DDR = 1<<PIN_RL2;		//Pin 2 to output and over R_L to VCC
  sum_rm += W5msReadADC(TP2);
    37fe:	6c 0c       	add	r6, r12
    3800:	7d 1c       	adc	r7, r13

  ADC_DDR = 1<<TP3 | TXD_MSK;	//ADC-Pin 3 to output 0V
  R_PORT =  1<<PIN_RL3;		//R_L-PORT 3 to VCC
  R_DDR = 1<<PIN_RL3;		//Pin 3 to output and over R_L to VCC
  sum_rm += W5msReadADC(TP3);	//add all three values
    3802:	68 0e       	add	r6, r24
    3804:	79 1e       	adc	r7, r25

  // measurement of internal resistance of the ADC port output switched to VCC
  R_PORT = 0;			// R-Ports to GND
    3806:	15 b8       	out	0x05, r1	; 5
  ADC_PORT = 1<<TP1 | TXD_VAL;	//ADC-Port 1 to VCC
    3808:	18 b9       	out	0x08, r17	; 8
  ADC_DDR = 1<<TP1 | TXD_MSK;	//ADC-Pin  1 to output 0V
    380a:	17 b9       	out	0x07, r17	; 7
  R_DDR = 1<<PIN_RL1;		//Pin 1 to output and over R_L to GND
    380c:	14 b9       	out	0x04, r17	; 4
  sum_rp = ADCconfig.U_AVCC - W5msReadADC(TP1);
    380e:	20 90 43 02 	lds	r2, 0x0243
    3812:	30 90 44 02 	lds	r3, 0x0244
    3816:	80 e0       	ldi	r24, 0x00	; 0
    3818:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    381c:	ec 01       	movw	r28, r24
      
  ADC_PORT = 1<<TP2 | TXD_VAL;	//ADC-Port 2 to VCC
    381e:	f8 b8       	out	0x08, r15	; 8
  ADC_DDR = 1<<TP2 | TXD_MSK;	//ADC-Pin  2 to output 0V
    3820:	f7 b8       	out	0x07, r15	; 7
  R_DDR = 1<<PIN_RL2;		//Pin 2 to output and over R_L to GND
    3822:	04 b9       	out	0x04, r16	; 4
  sum_rp += ADCconfig.U_AVCC - W5msReadADC(TP2);
    3824:	a0 90 43 02 	lds	r10, 0x0243
    3828:	b0 90 44 02 	lds	r11, 0x0244
    382c:	81 e0       	ldi	r24, 0x01	; 1
    382e:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
    3832:	7c 01       	movw	r14, r24

  ADC_PORT = 1<<TP3 | TXD_VAL;	//ADC-Port 3 to VCC
    3834:	08 b9       	out	0x08, r16	; 8
  ADC_DDR = 1<<TP3 | TXD_MSK;	//ADC-Pin  3 to output 0V
    3836:	07 b9       	out	0x07, r16	; 7
  R_DDR = 1<<PIN_RL3;		//Pin 3 to output and over R_L to GND
    3838:	54 b8       	out	0x04, r5	; 4
  sum_rp += ADCconfig.U_AVCC - W5msReadADC(TP3);
    383a:	00 91 43 02 	lds	r16, 0x0243
    383e:	10 91 44 02 	lds	r17, 0x0244
    3842:	82 e0       	ldi	r24, 0x02	; 2
    3844:	0e 94 ad 03 	call	0x75a	; 0x75a <W5msReadADC>
  sum_rp = ADCconfig.U_AVCC - W5msReadADC(TP1);
      
  ADC_PORT = 1<<TP2 | TXD_VAL;	//ADC-Port 2 to VCC
  ADC_DDR = 1<<TP2 | TXD_MSK;	//ADC-Pin  2 to output 0V
  R_DDR = 1<<PIN_RL2;		//Pin 2 to output and over R_L to GND
  sum_rp += ADCconfig.U_AVCC - W5msReadADC(TP2);
    3848:	a2 0c       	add	r10, r2
    384a:	b3 1c       	adc	r11, r3
    384c:	a0 0e       	add	r10, r16
    384e:	b1 1e       	adc	r11, r17

  ADC_PORT = 1<<TP3 | TXD_VAL;	//ADC-Port 3 to VCC
  ADC_DDR = 1<<TP3 | TXD_MSK;	//ADC-Pin  3 to output 0V
  R_DDR = 1<<PIN_RL3;		//Pin 3 to output and over R_L to GND
  sum_rp += ADCconfig.U_AVCC - W5msReadADC(TP3);
    3850:	a8 1a       	sub	r10, r24
    3852:	b9 0a       	sbc	r11, r25
    3854:	ae 18       	sub	r10, r14
    3856:	bf 08       	sbc	r11, r15
    3858:	ac 1a       	sub	r10, r28
    385a:	bd 0a       	sbc	r11, r29

  u680 = ((ADCconfig.U_AVCC * 3) - sum_rm - sum_rp);	//three times the voltage at the 680 Ohm
  pin_rmi = (unsigned long)((unsigned long)sum_rm * (unsigned long)R_L_VAL) / (unsigned long)u680;
    385c:	80 91 43 02 	lds	r24, 0x0243
    3860:	90 91 44 02 	lds	r25, 0x0244
    3864:	7c 01       	movw	r14, r24
    3866:	ee 0c       	add	r14, r14
    3868:	ff 1c       	adc	r15, r15
    386a:	e8 0e       	add	r14, r24
    386c:	f9 1e       	adc	r15, r25
    386e:	e6 18       	sub	r14, r6
    3870:	f7 08       	sbc	r15, r7
    3872:	ea 18       	sub	r14, r10
    3874:	fb 08       	sbc	r15, r11
    3876:	00 e0       	ldi	r16, 0x00	; 0
    3878:	10 e0       	ldi	r17, 0x00	; 0
    387a:	88 24       	eor	r8, r8
    387c:	99 24       	eor	r9, r9
    387e:	c4 01       	movw	r24, r8
    3880:	b3 01       	movw	r22, r6
    3882:	20 e9       	ldi	r18, 0x90	; 144
    3884:	3a e1       	ldi	r19, 0x1A	; 26
    3886:	40 e0       	ldi	r20, 0x00	; 0
    3888:	50 e0       	ldi	r21, 0x00	; 0
    388a:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    388e:	a8 01       	movw	r20, r16
    3890:	97 01       	movw	r18, r14
    3892:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3896:	49 01       	movw	r8, r18
    3898:	30 93 56 02 	sts	0x0256, r19
    389c:	20 93 55 02 	sts	0x0255, r18
//  adcmv[2] = pin_rm;	// for last output in row 2
  pin_rpl = (unsigned long)((unsigned long)sum_rp * (unsigned long)R_L_VAL) / (unsigned long)u680;
    38a0:	cc 24       	eor	r12, r12
    38a2:	dd 24       	eor	r13, r13
    38a4:	c6 01       	movw	r24, r12
    38a6:	b5 01       	movw	r22, r10
    38a8:	20 e9       	ldi	r18, 0x90	; 144
    38aa:	3a e1       	ldi	r19, 0x1A	; 26
    38ac:	40 e0       	ldi	r20, 0x00	; 0
    38ae:	50 e0       	ldi	r21, 0x00	; 0
    38b0:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    38b4:	a8 01       	movw	r20, r16
    38b6:	97 01       	movw	r18, r14
    38b8:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    38bc:	c9 01       	movw	r24, r18
    38be:	30 93 46 02 	sts	0x0246, r19
    38c2:	20 93 45 02 	sts	0x0245, r18
  resis680pl = pin_rpl + R_L_VAL;
    38c6:	80 57       	subi	r24, 0x70	; 112
    38c8:	95 4e       	sbci	r25, 0xE5	; 229
    38ca:	90 93 1a 02 	sts	0x021A, r25
    38ce:	80 93 19 02 	sts	0x0219, r24
  resis680mi = pin_rmi + R_L_VAL;
    38d2:	80 e9       	ldi	r24, 0x90	; 144
    38d4:	9a e1       	ldi	r25, 0x1A	; 26
    38d6:	88 0e       	add	r8, r24
    38d8:	99 1e       	adc	r9, r25
    38da:	90 92 13 02 	sts	0x0213, r9
    38de:	80 92 12 02 	sts	0x0212, r8
#endif

  ADCconfig.Samples = ANZ_MESS;	// set to configured number of ADC samples
    38e2:	89 e1       	ldi	r24, 0x19	; 25
    38e4:	80 93 3f 02 	sts	0x023F, r24
 } 
    38e8:	df 91       	pop	r29
    38ea:	cf 91       	pop	r28
    38ec:	1f 91       	pop	r17
    38ee:	0f 91       	pop	r16
    38f0:	ff 90       	pop	r15
    38f2:	ef 90       	pop	r14
    38f4:	df 90       	pop	r13
    38f6:	cf 90       	pop	r12
    38f8:	bf 90       	pop	r11
    38fa:	af 90       	pop	r10
    38fc:	9f 90       	pop	r9
    38fe:	8f 90       	pop	r8
    3900:	7f 90       	pop	r7
    3902:	6f 90       	pop	r6
    3904:	5f 90       	pop	r5
    3906:	3f 90       	pop	r3
    3908:	2f 90       	pop	r2
    390a:	08 95       	ret

0000390c <ReadInductance>:
#include <stdlib.h>
#include "Transistortester.h"


//=================================================================
void ReadInductance(void) {
    390c:	a3 e1       	ldi	r26, 0x13	; 19
    390e:	b0 e0       	ldi	r27, 0x00	; 0
    3910:	ec e8       	ldi	r30, 0x8C	; 140
    3912:	fc e1       	ldi	r31, 0x1C	; 28
    3914:	0c 94 7f 32 	jmp	0x64fe	; 0x64fe <__prologue_saves__>
  int8_t ukorr;		// correction of comparator voltage
  uint8_t nr_pol1;	// number of successfull inductance measurement with polarity 1
  uint8_t nr_pol2;	// number of successfull inductance measurement with polarity 2


  inductor_lpre = 0;	// H units, mark inductor as 0
    3918:	10 92 00 02 	sts	0x0200, r1
  if(PartFound != PART_RESISTOR) {
    391c:	80 91 18 02 	lds	r24, 0x0218
    3920:	81 30       	cpi	r24, 0x01	; 1
    3922:	09 f0       	breq	.+2      	; 0x3926 <ReadInductance+0x1a>
    3924:	49 c2       	rjmp	.+1170   	; 0x3db8 <ReadInductance+0x4ac>
     return;	//We have found no resistor  
  }
  if (ResistorsFound != 1) {
    3926:	80 91 80 02 	lds	r24, 0x0280
    392a:	81 30       	cpi	r24, 0x01	; 1
    392c:	09 f0       	breq	.+2      	; 0x3930 <ReadInductance+0x24>
    392e:	44 c2       	rjmp	.+1160   	; 0x3db8 <ReadInductance+0x4ac>
     return;	// do not search for inductance, more than 1 resistor
  }
     if (resis[0].rx > 21000) return;
    3930:	80 91 27 02 	lds	r24, 0x0227
    3934:	90 91 28 02 	lds	r25, 0x0228
    3938:	a0 91 29 02 	lds	r26, 0x0229
    393c:	b0 91 2a 02 	lds	r27, 0x022A
    3940:	89 50       	subi	r24, 0x09	; 9
    3942:	92 45       	sbci	r25, 0x52	; 82
    3944:	a0 40       	sbci	r26, 0x00	; 0
    3946:	b0 40       	sbci	r27, 0x00	; 0
    3948:	08 f0       	brcs	.+2      	; 0x394c <ReadInductance+0x40>
    394a:	36 c2       	rjmp	.+1132   	; 0x3db8 <ReadInductance+0x4ac>
    394c:	1b 8a       	std	Y+19, r1	; 0x13

     // we can check for Inductance, if resistance is below 2100 Ohm
     for (count=0;count<4;count++) {
        // Try four times (different direction and with delayed counter start)
        if (count < 2) {
    394e:	8b 89       	ldd	r24, Y+19	; 0x13
    3950:	82 30       	cpi	r24, 0x02	; 2
    3952:	28 f4       	brcc	.+10     	; 0x395e <ReadInductance+0x52>
           // first and second pass, direction 1
           LowPin = resis[0].ra;
    3954:	f0 90 2b 02 	lds	r15, 0x022B
           HighPin = resis[0].rb;
    3958:	d0 90 2c 02 	lds	r13, 0x022C
    395c:	04 c0       	rjmp	.+8      	; 0x3966 <ReadInductance+0x5a>
        } else {
           // third and fourth pass, direction 2
           LowPin = resis[0].rb;
    395e:	f0 90 2c 02 	lds	r15, 0x022C
           HighPin = resis[0].ra;
    3962:	d0 90 2b 02 	lds	r13, 0x022B
        }
        HiADC = pgm_read_byte(&PinADCtab[HighPin]);	// Table of ADC Pins including | TXD_VAL
    3966:	ed 2d       	mov	r30, r13
    3968:	f0 e0       	ldi	r31, 0x00	; 0
    396a:	e1 51       	subi	r30, 0x11	; 17
    396c:	fe 4f       	sbci	r31, 0xFE	; 254
    396e:	a4 90       	lpm	r10, Z+
        LoPinR_L = pgm_read_byte(&PinRLtab[LowPin]);	//R_L mask for HighPin R_L load
    3970:	ef 2d       	mov	r30, r15
    3972:	f0 e0       	ldi	r31, 0x00	; 0
    3974:	e7 51       	subi	r30, 0x17	; 23
    3976:	fe 4f       	sbci	r31, 0xFE	; 254
    3978:	24 91       	lpm	r18, Z+
        //==================================================================================
        // Measurement of Inductance values
        R_PORT = 0;		// switch R port to GND
    397a:	15 b8       	out	0x05, r1	; 5
        ADC_PORT =   TXD_VAL;		// switch ADC-Port to GND
    397c:	18 b8       	out	0x08, r1	; 8
        if ((resis[0].rx < 240) && ((count & 0x01) == 0)) {
    397e:	80 91 27 02 	lds	r24, 0x0227
    3982:	90 91 28 02 	lds	r25, 0x0228
    3986:	a0 91 29 02 	lds	r26, 0x0229
    398a:	b0 91 2a 02 	lds	r27, 0x022A
    398e:	80 3f       	cpi	r24, 0xF0	; 240
    3990:	91 05       	cpc	r25, r1
    3992:	a1 05       	cpc	r26, r1
    3994:	b1 05       	cpc	r27, r1
    3996:	b0 f4       	brcc	.+44     	; 0x39c4 <ReadInductance+0xb8>
    3998:	9b 89       	ldd	r25, Y+19	; 0x13
    399a:	90 fd       	sbrc	r25, 0
    399c:	13 c0       	rjmp	.+38     	; 0x39c4 <ReadInductance+0xb8>
           // we can use PinR_L for measurement
           mess_r = RR680MI - R_L_VAL;			// use only pin output resistance
    399e:	40 90 12 02 	lds	r4, 0x0212
    39a2:	50 90 13 02 	lds	r5, 0x0213
    39a6:	a0 e7       	ldi	r26, 0x70	; 112
    39a8:	b5 ee       	ldi	r27, 0xE5	; 229
    39aa:	4a 0e       	add	r4, r26
    39ac:	5b 1e       	adc	r5, r27
           ADC_DDR = HiADC | (1<<LowPin) | TXD_MSK;	// switch HiADC and Low Pin to GND, 
    39ae:	81 e0       	ldi	r24, 0x01	; 1
    39b0:	90 e0       	ldi	r25, 0x00	; 0
    39b2:	0f 2c       	mov	r0, r15
    39b4:	02 c0       	rjmp	.+4      	; 0x39ba <ReadInductance+0xae>
    39b6:	88 0f       	add	r24, r24
    39b8:	99 1f       	adc	r25, r25
    39ba:	0a 94       	dec	r0
    39bc:	e2 f7       	brpl	.-8      	; 0x39b6 <ReadInductance+0xaa>
    39be:	8a 29       	or	r24, r10
    39c0:	87 b9       	out	0x07, r24	; 7
    39c2:	06 c0       	rjmp	.+12     	; 0x39d0 <ReadInductance+0xc4>
        } else {
           R_DDR = LoPinR_L;   		// switch R_L resistor port for LowPin to output (GND)
    39c4:	24 b9       	out	0x04, r18	; 4
           ADC_DDR = HiADC | TXD_MSK;	// switch HiADC Pin to GND 
    39c6:	a7 b8       	out	0x07, r10	; 7
           mess_r = RR680MI;			// use 680 Ohm and PinR_L for current measurement
    39c8:	40 90 12 02 	lds	r4, 0x0212
    39cc:	50 90 13 02 	lds	r5, 0x0213
    39d0:	ee 24       	eor	r14, r14
        }
        // Look, if we can detect any current
        for (ii=0;ii<20;ii++) {
            // wait for current is near zero
            umax = W10msReadADC(LowPin);
    39d2:	8f 2d       	mov	r24, r15
    39d4:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
    39d8:	8c 01       	movw	r16, r24
            total_r =  ReadADC(HighPin);
    39da:	8d 2d       	mov	r24, r13
    39dc:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
            if ((umax < 2) && (total_r < 2)) break;	// low current detected
    39e0:	02 30       	cpi	r16, 0x02	; 2
    39e2:	11 05       	cpc	r17, r1
    39e4:	10 f4       	brcc	.+4      	; 0x39ea <ReadInductance+0xde>
    39e6:	02 97       	sbiw	r24, 0x02	; 2
    39e8:	20 f0       	brcs	.+8      	; 0x39f2 <ReadInductance+0xe6>
           R_DDR = LoPinR_L;   		// switch R_L resistor port for LowPin to output (GND)
           ADC_DDR = HiADC | TXD_MSK;	// switch HiADC Pin to GND 
           mess_r = RR680MI;			// use 680 Ohm and PinR_L for current measurement
        }
        // Look, if we can detect any current
        for (ii=0;ii<20;ii++) {
    39ea:	e3 94       	inc	r14
    39ec:	b4 e1       	ldi	r27, 0x14	; 20
    39ee:	eb 16       	cp	r14, r27
    39f0:	81 f7       	brne	.-32     	; 0x39d2 <ReadInductance+0xc6>
            umax = W10msReadADC(LowPin);
            total_r =  ReadADC(HighPin);
            if ((umax < 2) && (total_r < 2)) break;	// low current detected
        }
        // setup Analog Comparator
        ADC_COMP_CONTROL = (1<<ACME);			//enable Analog Comparator Multiplexer
    39f2:	20 e4       	ldi	r18, 0x40	; 64
    39f4:	20 93 7b 00 	sts	0x007B, r18
        ACSR =  (1<<ACBG) | (1<<ACI)  | (1<<ACIC);	// enable, 1.3V, no Interrupt, Connect to Timer1 
    39f8:	84 e5       	ldi	r24, 0x54	; 84
    39fa:	80 bf       	out	0x30, r24	; 48
        ADMUX = (1<<REFS0) | LowPin;			// switch Mux to Low-Pin
    39fc:	8f 2d       	mov	r24, r15
    39fe:	80 64       	ori	r24, 0x40	; 64
    3a00:	80 93 7c 00 	sts	0x007C, r24
        ADCSRA = (1<<ADIF) | AUTO_CLOCK_DIV; //disable ADC
    3a04:	97 e1       	ldi	r25, 0x17	; 23
    3a06:	90 93 7a 00 	sts	0x007A, r25
   
      // setup Counter1
        timeconstant.w[1] = 0;		// set ov counter to 0
        TCCR1A = 0;			// set Counter1 to normal Mode
    3a0a:	10 92 80 00 	sts	0x0080, r1
        TCNT1 = 0;			//set Counter to 0
    3a0e:	10 92 85 00 	sts	0x0085, r1
    3a12:	10 92 84 00 	sts	0x0084, r1
        TI1_INT_FLAGS = (1<<ICF1) | (1<<OCF1B) | (1<<OCF1A) | (1<<TOV1);	// reset TIFR or TIFR1
    3a16:	a7 e2       	ldi	r26, 0x27	; 39
    3a18:	a6 bb       	out	0x16, r26	; 22
//        HiADC |= TXD_VAL;
        wait200us();			// wait for bandgap to start up
    3a1a:	0e 94 6d 03 	call	0x6da	; 0x6da <wait200us>
        if ((count & 0x01) == 0 ) {
    3a1e:	bb 89       	ldd	r27, Y+19	; 0x13
    3a20:	2b 2e       	mov	r2, r27
    3a22:	33 24       	eor	r3, r3
    3a24:	c1 01       	movw	r24, r2
    3a26:	81 70       	andi	r24, 0x01	; 1
    3a28:	90 70       	andi	r25, 0x00	; 0
    3a2a:	9a 8b       	std	Y+18, r25	; 0x12
    3a2c:	89 8b       	std	Y+17, r24	; 0x11
    3a2e:	b0 fd       	sbrc	r27, 0
    3a30:	05 c0       	rjmp	.+10     	; 0x3a3c <ReadInductance+0x130>
           //first start counter, then start current
           TCCR1B =  (1<<ICNC1) | (0<<ICES1) | (1<<CS10);	//start counter 1MHz or 8MHz
    3a32:	91 e8       	ldi	r25, 0x81	; 129
    3a34:	90 93 81 00 	sts	0x0081, r25
           ADC_PORT = HiADC;		// switch ADC-Port to VCC
    3a38:	a8 b8       	out	0x08, r10	; 8
    3a3a:	08 c0       	rjmp	.+16     	; 0x3a4c <ReadInductance+0x140>
        } else {
           //first start current, then start counter with delay
           //parasitic capacity of coil can cause high current at the beginning
           ADC_PORT = HiADC;		// switch ADC-Port to VCC
    3a3c:	a8 b8       	out	0x08, r10	; 8
      #if F_CPU >= 8000000UL
           wait3us();		// ignore current peak from capacity
    3a3e:	0e 94 76 03 	call	0x6ec	; 0x6ec <wait3us>
      #else
           wdt_reset();			// delay
           wdt_reset();			// delay
      #endif
           TI1_INT_FLAGS = (1<<ICF1);	// Reset Input Capture
    3a42:	a0 e2       	ldi	r26, 0x20	; 32
    3a44:	a6 bb       	out	0x16, r26	; 22
           TCCR1B =  (1<<ICNC1) | (0<<ICES1) | (1<<CS10);	//start counter 1MHz or 8MHz
    3a46:	b1 e8       	ldi	r27, 0x81	; 129
    3a48:	b0 93 81 00 	sts	0x0081, r27
        ACSR =  (1<<ACBG) | (1<<ACI)  | (1<<ACIC);	// enable, 1.3V, no Interrupt, Connect to Timer1 
        ADMUX = (1<<REFS0) | LowPin;			// switch Mux to Low-Pin
        ADCSRA = (1<<ADIF) | AUTO_CLOCK_DIV; //disable ADC
   
      // setup Counter1
        timeconstant.w[1] = 0;		// set ov counter to 0
    3a4c:	20 e0       	ldi	r18, 0x00	; 0
    3a4e:	30 e0       	ldi	r19, 0x00	; 0
        }
      
      //******************************
        while(1) {
           // Wait, until  Input Capture is set
           ii = TI1_INT_FLAGS;		//read Timer flags
    3a50:	86 b3       	in	r24, 0x16	; 22
           if (ii & (1<<ICF1))  {
    3a52:	48 2f       	mov	r20, r24
    3a54:	85 ff       	sbrs	r24, 5
    3a56:	02 c0       	rjmp	.+4      	; 0x3a5c <ReadInductance+0x150>
    3a58:	49 01       	movw	r8, r18
    3a5a:	0d c0       	rjmp	.+26     	; 0x3a76 <ReadInductance+0x16a>
              break;
           }
           if((ii & (1<<TOV1))) {		// counter overflow, 65.536 ms @ 1MHz, 8.192ms @ 8MHz
    3a5c:	80 ff       	sbrs	r24, 0
    3a5e:	f8 cf       	rjmp	.-16     	; 0x3a50 <ReadInductance+0x144>
              TI1_INT_FLAGS = (1<<TOV1);	// Reset OV Flag
    3a60:	81 e0       	ldi	r24, 0x01	; 1
    3a62:	86 bb       	out	0x16, r24	; 22
              wdt_reset();
    3a64:	a8 95       	wdr
    3a66:	2f 5f       	subi	r18, 0xFF	; 255
    3a68:	3f 4f       	sbci	r19, 0xFF	; 255
              timeconstant.w[1]++;		// count one OV
              if(timeconstant.w[1] == (F_CPU/100000UL)) {
    3a6a:	20 3a       	cpi	r18, 0xA0	; 160
    3a6c:	31 05       	cpc	r19, r1
    3a6e:	81 f7       	brne	.-32     	; 0x3a50 <ReadInductance+0x144>
    3a70:	f0 ea       	ldi	r31, 0xA0	; 160
    3a72:	8f 2e       	mov	r8, r31
    3a74:	91 2c       	mov	r9, r1
                 break; 	//Timeout for Charging, above 0.13 s
              }
           }
        }
        TCCR1B = (0<<ICNC1) | (0<<ICES1) | (0<<CS10);  // stop counter
    3a76:	10 92 81 00 	sts	0x0081, r1
        TI1_INT_FLAGS = (1<<ICF1);			// Reset Input Capture
    3a7a:	90 e2       	ldi	r25, 0x20	; 32
    3a7c:	96 bb       	out	0x16, r25	; 22
        timeconstant.w[0] = ICR1;		// get previous Input Capture Counter flag
    3a7e:	20 91 86 00 	lds	r18, 0x0086
    3a82:	30 91 87 00 	lds	r19, 0x0087
    3a86:	39 01       	movw	r6, r18
      // check actual counter, if an additional overflow must be added
        if((TCNT1 > timeconstant.w[0]) && (ii & (1<<TOV1))) {
    3a88:	80 91 84 00 	lds	r24, 0x0084
    3a8c:	90 91 85 00 	lds	r25, 0x0085
    3a90:	28 17       	cp	r18, r24
    3a92:	39 07       	cpc	r19, r25
    3a94:	38 f4       	brcc	.+14     	; 0x3aa4 <ReadInductance+0x198>
    3a96:	40 ff       	sbrs	r20, 0
    3a98:	05 c0       	rjmp	.+10     	; 0x3aa4 <ReadInductance+0x198>
           // this OV was not counted, but was before the Input Capture
           TI1_INT_FLAGS = (1<<TOV1);		// Reset OV Flag
    3a9a:	a1 e0       	ldi	r26, 0x01	; 1
    3a9c:	a6 bb       	out	0x16, r26	; 22
           timeconstant.w[1]++;			// count one additional OV
    3a9e:	08 94       	sec
    3aa0:	81 1c       	adc	r8, r1
    3aa2:	91 1c       	adc	r9, r1
        }

        ADC_PORT = TXD_VAL;		// switch ADC-Port to GND
    3aa4:	18 b8       	out	0x08, r1	; 8
        ADCSRA = (1<<ADEN) | (1<<ADIF) | AUTO_CLOCK_DIV; //enable ADC
    3aa6:	b7 e9       	ldi	r27, 0x97	; 151
    3aa8:	b0 93 7a 00 	sts	0x007A, r27
    3aac:	ee 24       	eor	r14, r14
        for (ii=0;ii<20;ii++) {
            // wait for current is near zero
            umax = W10msReadADC(LowPin);
    3aae:	8f 2d       	mov	r24, r15
    3ab0:	0e 94 a9 03 	call	0x752	; 0x752 <W10msReadADC>
    3ab4:	8c 01       	movw	r16, r24
            total_r =  ReadADC(HighPin);
    3ab6:	8d 2d       	mov	r24, r13
    3ab8:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
            if ((umax < 2) && (total_r < 2)) break;	// low current detected
    3abc:	02 30       	cpi	r16, 0x02	; 2
    3abe:	11 05       	cpc	r17, r1
    3ac0:	10 f4       	brcc	.+4      	; 0x3ac6 <ReadInductance+0x1ba>
    3ac2:	02 97       	sbiw	r24, 0x02	; 2
    3ac4:	20 f0       	brcs	.+8      	; 0x3ace <ReadInductance+0x1c2>
           timeconstant.w[1]++;			// count one additional OV
        }

        ADC_PORT = TXD_VAL;		// switch ADC-Port to GND
        ADCSRA = (1<<ADEN) | (1<<ADIF) | AUTO_CLOCK_DIV; //enable ADC
        for (ii=0;ii<20;ii++) {
    3ac6:	e3 94       	inc	r14
    3ac8:	24 e1       	ldi	r18, 0x14	; 20
    3aca:	e2 16       	cp	r14, r18
    3acc:	81 f7       	brne	.-32     	; 0x3aae <ReadInductance+0x1a2>
//  #undef CNT_ZERO_42
//  #undef CNT_ZERO_720
//  #define CNT_ZERO_42 7
//  #define CNT_ZERO_720 10
//#endif
        total_r = (mess_r + resis[0].rx + RRpinMI);
    3ace:	20 91 27 02 	lds	r18, 0x0227
    3ad2:	30 91 28 02 	lds	r19, 0x0228
    3ad6:	80 91 55 02 	lds	r24, 0x0255
    3ada:	90 91 56 02 	lds	r25, 0x0256
    3ade:	28 0f       	add	r18, r24
    3ae0:	39 1f       	adc	r19, r25
    3ae2:	24 0d       	add	r18, r4
    3ae4:	35 1d       	adc	r19, r5
//        cnt_diff = 0;
//        if (total_r > 7000) cnt_diff = 1;
//        if (total_r > 14000) cnt_diff = 2;
        cnt_diff = total_r / ((14000UL * 8) / (F_CPU/1000000UL));
        tmpint = ref_mv_offs;		// corrected reference voltage (for C)
    3ae6:	e0 91 14 02 	lds	r30, 0x0214
    3aea:	f0 91 15 02 	lds	r31, 0x0215
        if (mess_r < R_L_VAL) {
    3aee:	80 e9       	ldi	r24, 0x90	; 144
    3af0:	48 16       	cp	r4, r24
    3af2:	8a e1       	ldi	r24, 0x1A	; 26
    3af4:	58 06       	cpc	r5, r24
    3af6:	c8 f4       	brcc	.+50     	; 0x3b2a <ReadInductance+0x21e>
           // measurement without 680 Ohm
           cnt_diff = CNT_ZERO_42;
           if (timeconstant.dw < 225) {
    3af8:	91 ee       	ldi	r25, 0xE1	; 225
    3afa:	69 16       	cp	r6, r25
    3afc:	71 04       	cpc	r7, r1
    3afe:	81 04       	cpc	r8, r1
    3b00:	91 04       	cpc	r9, r1
    3b02:	10 f0       	brcs	.+4      	; 0x3b08 <ReadInductance+0x1fc>
    3b04:	89 e1       	ldi	r24, 0x19	; 25
    3b06:	07 c0       	rjmp	.+14     	; 0x3b16 <ReadInductance+0x20a>
              ukorr = (timeconstant.w[0] / 5) - 20;
    3b08:	c3 01       	movw	r24, r6
    3b0a:	65 e0       	ldi	r22, 0x05	; 5
    3b0c:	70 e0       	ldi	r23, 0x00	; 0
    3b0e:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    3b12:	86 2f       	mov	r24, r22
    3b14:	84 51       	subi	r24, 0x14	; 20
           } else {
              ukorr = 25;
           }
           tmpint -= (((REF_L_KORR * 10) / 10) + ukorr);
    3b16:	bf 01       	movw	r22, r30
    3b18:	68 52       	subi	r22, 0x28	; 40
    3b1a:	70 40       	sbci	r23, 0x00	; 0
    3b1c:	99 27       	eor	r25, r25
    3b1e:	87 fd       	sbrc	r24, 7
    3b20:	90 95       	com	r25
    3b22:	68 1b       	sub	r22, r24
    3b24:	79 0b       	sbc	r23, r25
    3b26:	86 e0       	ldi	r24, 0x06	; 6
    3b28:	0a c0       	rjmp	.+20     	; 0x3b3e <ReadInductance+0x232>
//#endif
        total_r = (mess_r + resis[0].rx + RRpinMI);
//        cnt_diff = 0;
//        if (total_r > 7000) cnt_diff = 1;
//        if (total_r > 14000) cnt_diff = 2;
        cnt_diff = total_r / ((14000UL * 8) / (F_CPU/1000000UL));
    3b2a:	c9 01       	movw	r24, r18
    3b2c:	68 e5       	ldi	r22, 0x58	; 88
    3b2e:	7b e1       	ldi	r23, 0x1B	; 27
    3b30:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    3b34:	86 2f       	mov	r24, r22
           }
           tmpint -= (((REF_L_KORR * 10) / 10) + ukorr);
        } else {
           // measurement with 680 Ohm resistor
           // if 680 Ohm resistor is used, use REF_L_KORR for correction
           cnt_diff += CNT_ZERO_720;
    3b36:	89 5f       	subi	r24, 0xF9	; 249
           tmpint += REF_L_KORR;
    3b38:	bf 01       	movw	r22, r30
    3b3a:	68 5d       	subi	r22, 0xD8	; 216
    3b3c:	7f 4f       	sbci	r23, 0xFF	; 255
        }
        if (timeconstant.dw > cnt_diff) timeconstant.dw -= cnt_diff;
    3b3e:	90 e0       	ldi	r25, 0x00	; 0
    3b40:	a0 e0       	ldi	r26, 0x00	; 0
    3b42:	b0 e0       	ldi	r27, 0x00	; 0
    3b44:	86 15       	cp	r24, r6
    3b46:	97 05       	cpc	r25, r7
    3b48:	a8 05       	cpc	r26, r8
    3b4a:	b9 05       	cpc	r27, r9
    3b4c:	28 f4       	brcc	.+10     	; 0x3b58 <ReadInductance+0x24c>
    3b4e:	68 1a       	sub	r6, r24
    3b50:	79 0a       	sbc	r7, r25
    3b52:	8a 0a       	sbc	r8, r26
    3b54:	9b 0a       	sbc	r9, r27
    3b56:	03 c0       	rjmp	.+6      	; 0x3b5e <ReadInductance+0x252>
        else          timeconstant.dw = 0;
    3b58:	66 24       	eor	r6, r6
    3b5a:	77 24       	eor	r7, r7
    3b5c:	43 01       	movw	r8, r6
       
        if ((count&0x01) == 1) {
    3b5e:	a9 89       	ldd	r26, Y+17	; 0x11
    3b60:	ba 89       	ldd	r27, Y+18	; 0x12
    3b62:	ab 2b       	or	r26, r27
    3b64:	41 f0       	breq	.+16     	; 0x3b76 <ReadInductance+0x26a>
           // second pass with delayed counter start
           timeconstant.dw += (3 * (F_CPU/1000000UL))+10;
    3b66:	8a e3       	ldi	r24, 0x3A	; 58
    3b68:	90 e0       	ldi	r25, 0x00	; 0
    3b6a:	a0 e0       	ldi	r26, 0x00	; 0
    3b6c:	b0 e0       	ldi	r27, 0x00	; 0
    3b6e:	68 0e       	add	r6, r24
    3b70:	79 1e       	adc	r7, r25
    3b72:	8a 1e       	adc	r8, r26
    3b74:	9b 1e       	adc	r9, r27
        }
        if (timeconstant.w[1] >= (F_CPU/100000UL)) timeconstant.dw = 0; // no transition found
    3b76:	90 ea       	ldi	r25, 0xA0	; 160
    3b78:	89 16       	cp	r8, r25
    3b7a:	91 04       	cpc	r9, r1
    3b7c:	18 f0       	brcs	.+6      	; 0x3b84 <ReadInductance+0x278>
    3b7e:	66 24       	eor	r6, r6
    3b80:	77 24       	eor	r7, r7
    3b82:	43 01       	movw	r8, r6
        if (timeconstant.dw > 10) {
    3b84:	ab e0       	ldi	r26, 0x0B	; 11
    3b86:	6a 16       	cp	r6, r26
    3b88:	71 04       	cpc	r7, r1
    3b8a:	81 04       	cpc	r8, r1
    3b8c:	91 04       	cpc	r9, r1
    3b8e:	28 f0       	brcs	.+10     	; 0x3b9a <ReadInductance+0x28e>
           timeconstant.dw -= 1;
    3b90:	08 94       	sec
    3b92:	61 08       	sbc	r6, r1
    3b94:	71 08       	sbc	r7, r1
    3b96:	81 08       	sbc	r8, r1
    3b98:	91 08       	sbc	r9, r1
        }
        // compute the maximum Voltage umax with the Resistor of the coil
        umax = ((unsigned long)mess_r * (unsigned long)ADCconfig.U_AVCC) / total_r;
    3b9a:	59 01       	movw	r10, r18
    3b9c:	cc 24       	eor	r12, r12
    3b9e:	dd 24       	eor	r13, r13
        per_ref1 = ((unsigned long)tmpint * 1000) / umax;
//        per_ref2 = (uint8_t)MEM2_read_byte(&LogTab[per_ref1]);	// -log(1 - per_ref1/100)
        per_ref2 = get_log(per_ref1);		// -log(1 - per_ref1/1000)
    3ba0:	80 e0       	ldi	r24, 0x00	; 0
    3ba2:	90 e0       	ldi	r25, 0x00	; 0
    3ba4:	28 ee       	ldi	r18, 0xE8	; 232
    3ba6:	33 e0       	ldi	r19, 0x03	; 3
    3ba8:	40 e0       	ldi	r20, 0x00	; 0
    3baa:	50 e0       	ldi	r21, 0x00	; 0
    3bac:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    3bb0:	7b 01       	movw	r14, r22
    3bb2:	8c 01       	movw	r16, r24
    3bb4:	b2 01       	movw	r22, r4
    3bb6:	80 e0       	ldi	r24, 0x00	; 0
    3bb8:	90 e0       	ldi	r25, 0x00	; 0
    3bba:	20 91 43 02 	lds	r18, 0x0243
    3bbe:	30 91 44 02 	lds	r19, 0x0244
    3bc2:	40 e0       	ldi	r20, 0x00	; 0
    3bc4:	50 e0       	ldi	r21, 0x00	; 0
    3bc6:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    3bca:	a6 01       	movw	r20, r12
    3bcc:	95 01       	movw	r18, r10
    3bce:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3bd2:	40 e0       	ldi	r20, 0x00	; 0
    3bd4:	50 e0       	ldi	r21, 0x00	; 0
    3bd6:	c8 01       	movw	r24, r16
    3bd8:	b7 01       	movw	r22, r14
    3bda:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3bde:	da 01       	movw	r26, r20
    3be0:	c9 01       	movw	r24, r18
    3be2:	0e 94 ab 04 	call	0x956	; 0x956 <get_log>
    3be6:	7c 01       	movw	r14, r24
          }
#endif
/* ********************************************************* */
        // inductor_lx in 0.01mH units,  L = Tau * R
        per_ref1 = ((per_ref2 * (F_CPU/1000000UL)) + 5) / 10;
        inductance[count] = (timeconstant.dw * total_r ) / per_ref1;
    3be8:	c6 01       	movw	r24, r12
    3bea:	b5 01       	movw	r22, r10
    3bec:	a4 01       	movw	r20, r8
    3bee:	93 01       	movw	r18, r6
    3bf0:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    3bf4:	5b 01       	movw	r10, r22
    3bf6:	6c 01       	movw	r12, r24
    3bf8:	00 e0       	ldi	r16, 0x00	; 0
    3bfa:	10 e0       	ldi	r17, 0x00	; 0
    3bfc:	e4 e0       	ldi	r30, 0x04	; 4
    3bfe:	ee 0c       	add	r14, r14
    3c00:	ff 1c       	adc	r15, r15
    3c02:	00 1f       	adc	r16, r16
    3c04:	11 1f       	adc	r17, r17
    3c06:	ea 95       	dec	r30
    3c08:	d1 f7       	brne	.-12     	; 0x3bfe <ReadInductance+0x2f2>
    3c0a:	85 e0       	ldi	r24, 0x05	; 5
    3c0c:	90 e0       	ldi	r25, 0x00	; 0
    3c0e:	a0 e0       	ldi	r26, 0x00	; 0
    3c10:	b0 e0       	ldi	r27, 0x00	; 0
    3c12:	e8 0e       	add	r14, r24
    3c14:	f9 1e       	adc	r15, r25
    3c16:	0a 1f       	adc	r16, r26
    3c18:	1b 1f       	adc	r17, r27
    3c1a:	c8 01       	movw	r24, r16
    3c1c:	b7 01       	movw	r22, r14
    3c1e:	2a e0       	ldi	r18, 0x0A	; 10
    3c20:	30 e0       	ldi	r19, 0x00	; 0
    3c22:	40 e0       	ldi	r20, 0x00	; 0
    3c24:	50 e0       	ldi	r21, 0x00	; 0
    3c26:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3c2a:	40 e0       	ldi	r20, 0x00	; 0
    3c2c:	50 e0       	ldi	r21, 0x00	; 0
    3c2e:	c6 01       	movw	r24, r12
    3c30:	b5 01       	movw	r22, r10
    3c32:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3c36:	f1 01       	movw	r30, r2
    3c38:	ee 0f       	add	r30, r30
    3c3a:	ff 1f       	adc	r31, r31
    3c3c:	ee 0f       	add	r30, r30
    3c3e:	ff 1f       	adc	r31, r31
    3c40:	a1 e0       	ldi	r26, 0x01	; 1
    3c42:	b0 e0       	ldi	r27, 0x00	; 0
    3c44:	ac 0f       	add	r26, r28
    3c46:	bd 1f       	adc	r27, r29
    3c48:	ea 0f       	add	r30, r26
    3c4a:	fb 1f       	adc	r31, r27
    3c4c:	20 83       	st	Z, r18
    3c4e:	31 83       	std	Z+1, r19	; 0x01
    3c50:	42 83       	std	Z+2, r20	; 0x02
    3c52:	53 83       	std	Z+3, r21	; 0x03
        if (((count&0x01) == 0) && (timeconstant.dw > ((F_CPU/1000000UL)+3))) {
    3c54:	89 89       	ldd	r24, Y+17	; 0x11
    3c56:	9a 89       	ldd	r25, Y+18	; 0x12
    3c58:	89 2b       	or	r24, r25
    3c5a:	a9 f4       	brne	.+42     	; 0x3c86 <ReadInductance+0x37a>
    3c5c:	94 e1       	ldi	r25, 0x14	; 20
    3c5e:	69 16       	cp	r6, r25
    3c60:	71 04       	cpc	r7, r1
    3c62:	81 04       	cpc	r8, r1
    3c64:	91 04       	cpc	r9, r1
    3c66:	78 f0       	brcs	.+30     	; 0x3c86 <ReadInductance+0x37a>
           // transition is found, measurement with delayed counter start is not necessary
           inductance[count+1] = inductance[count];	// set delayed measurement to same value
    3c68:	f1 01       	movw	r30, r2
    3c6a:	31 96       	adiw	r30, 0x01	; 1
    3c6c:	ee 0f       	add	r30, r30
    3c6e:	ff 1f       	adc	r31, r31
    3c70:	ee 0f       	add	r30, r30
    3c72:	ff 1f       	adc	r31, r31
    3c74:	ea 0f       	add	r30, r26
    3c76:	fb 1f       	adc	r31, r27
    3c78:	20 83       	st	Z, r18
    3c7a:	31 83       	std	Z+1, r19	; 0x01
    3c7c:	42 83       	std	Z+2, r20	; 0x02
    3c7e:	53 83       	std	Z+3, r21	; 0x03
           count++;		// skip the delayed measurement
    3c80:	ab 89       	ldd	r26, Y+19	; 0x13
    3c82:	af 5f       	subi	r26, 0xFF	; 255
    3c84:	ab 8b       	std	Y+19, r26	; 0x13
        }
        wdt_reset();
    3c86:	a8 95       	wdr
     return;	// do not search for inductance, more than 1 resistor
  }
     if (resis[0].rx > 21000) return;

     // we can check for Inductance, if resistance is below 2100 Ohm
     for (count=0;count<4;count++) {
    3c88:	bb 89       	ldd	r27, Y+19	; 0x13
    3c8a:	bf 5f       	subi	r27, 0xFF	; 255
    3c8c:	bb 8b       	std	Y+19, r27	; 0x13
    3c8e:	b4 30       	cpi	r27, 0x04	; 4
    3c90:	08 f4       	brcc	.+2      	; 0x3c94 <ReadInductance+0x388>
    3c92:	5d ce       	rjmp	.-838    	; 0x394e <ReadInductance+0x42>
           inductance[count+1] = inductance[count];	// set delayed measurement to same value
           count++;		// skip the delayed measurement
        }
        wdt_reset();
     }  //end for count
     ADC_PORT = TXD_VAL;		// switch ADC Port to GND
    3c94:	18 b8       	out	0x08, r1	; 8
     wait_about20ms();
    3c96:	84 e0       	ldi	r24, 0x04	; 4
    3c98:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
    3c9c:	70 e0       	ldi	r23, 0x00	; 0
    3c9e:	2d 81       	ldd	r18, Y+5	; 0x05
    3ca0:	3e 81       	ldd	r19, Y+6	; 0x06
    3ca2:	4f 81       	ldd	r20, Y+7	; 0x07
    3ca4:	58 85       	ldd	r21, Y+8	; 0x08
    3ca6:	89 81       	ldd	r24, Y+1	; 0x01
    3ca8:	9a 81       	ldd	r25, Y+2	; 0x02
    3caa:	ab 81       	ldd	r26, Y+3	; 0x03
    3cac:	bc 81       	ldd	r27, Y+4	; 0x04
    3cae:	82 17       	cp	r24, r18
    3cb0:	93 07       	cpc	r25, r19
    3cb2:	a4 07       	cpc	r26, r20
    3cb4:	b5 07       	cpc	r27, r21
    3cb6:	08 f4       	brcc	.+2      	; 0x3cba <ReadInductance+0x3ae>
    3cb8:	71 e0       	ldi	r23, 0x01	; 1
     nr_pol1 = 0;
     if (inductance[1] > inductance[0]) { nr_pol1 = 1; } 
     nr_pol2 = 2;
     if (inductance[3] > inductance[2]) { nr_pol2 = 3; } 
    3cba:	2d 85       	ldd	r18, Y+13	; 0x0d
    3cbc:	3e 85       	ldd	r19, Y+14	; 0x0e
    3cbe:	4f 85       	ldd	r20, Y+15	; 0x0f
    3cc0:	58 89       	ldd	r21, Y+16	; 0x10
    3cc2:	89 85       	ldd	r24, Y+9	; 0x09
    3cc4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3cc6:	ab 85       	ldd	r26, Y+11	; 0x0b
    3cc8:	bc 85       	ldd	r27, Y+12	; 0x0c
    3cca:	82 17       	cp	r24, r18
    3ccc:	93 07       	cpc	r25, r19
    3cce:	a4 07       	cpc	r26, r20
    3cd0:	b5 07       	cpc	r27, r21
    3cd2:	10 f4       	brcc	.+4      	; 0x3cd8 <ReadInductance+0x3cc>
    3cd4:	63 e0       	ldi	r22, 0x03	; 3
    3cd6:	01 c0       	rjmp	.+2      	; 0x3cda <ReadInductance+0x3ce>
    3cd8:	62 e0       	ldi	r22, 0x02	; 2
     if (inductance[nr_pol2] < inductance[nr_pol1]) nr_pol1 = nr_pol2;
    3cda:	e6 2f       	mov	r30, r22
    3cdc:	f0 e0       	ldi	r31, 0x00	; 0
    3cde:	ee 0f       	add	r30, r30
    3ce0:	ff 1f       	adc	r31, r31
    3ce2:	ee 0f       	add	r30, r30
    3ce4:	ff 1f       	adc	r31, r31
    3ce6:	de 01       	movw	r26, r28
    3ce8:	11 96       	adiw	r26, 0x01	; 1
    3cea:	ea 0f       	add	r30, r26
    3cec:	fb 1f       	adc	r31, r27
    3cee:	87 2f       	mov	r24, r23
    3cf0:	90 e0       	ldi	r25, 0x00	; 0
    3cf2:	88 0f       	add	r24, r24
    3cf4:	99 1f       	adc	r25, r25
    3cf6:	88 0f       	add	r24, r24
    3cf8:	99 1f       	adc	r25, r25
    3cfa:	a8 0f       	add	r26, r24
    3cfc:	b9 1f       	adc	r27, r25
    3cfe:	20 81       	ld	r18, Z
    3d00:	31 81       	ldd	r19, Z+1	; 0x01
    3d02:	42 81       	ldd	r20, Z+2	; 0x02
    3d04:	53 81       	ldd	r21, Z+3	; 0x03
    3d06:	8d 91       	ld	r24, X+
    3d08:	9d 91       	ld	r25, X+
    3d0a:	0d 90       	ld	r0, X+
    3d0c:	bc 91       	ld	r27, X
    3d0e:	a0 2d       	mov	r26, r0
    3d10:	28 17       	cp	r18, r24
    3d12:	39 07       	cpc	r19, r25
    3d14:	4a 07       	cpc	r20, r26
    3d16:	5b 07       	cpc	r21, r27
    3d18:	08 f4       	brcc	.+2      	; 0x3d1c <ReadInductance+0x410>
    3d1a:	76 2f       	mov	r23, r22
     inductor_lx = inductance[nr_pol1];
    3d1c:	87 2f       	mov	r24, r23
    3d1e:	90 e0       	ldi	r25, 0x00	; 0
    3d20:	fc 01       	movw	r30, r24
    3d22:	ee 0f       	add	r30, r30
    3d24:	ff 1f       	adc	r31, r31
    3d26:	ee 0f       	add	r30, r30
    3d28:	ff 1f       	adc	r31, r31
    3d2a:	ec 0f       	add	r30, r28
    3d2c:	fd 1f       	adc	r31, r29
    3d2e:	41 81       	ldd	r20, Z+1	; 0x01
    3d30:	52 81       	ldd	r21, Z+2	; 0x02
    3d32:	63 81       	ldd	r22, Z+3	; 0x03
    3d34:	74 81       	ldd	r23, Z+4	; 0x04
    3d36:	40 93 07 02 	sts	0x0207, r20
    3d3a:	50 93 08 02 	sts	0x0208, r21
    3d3e:	60 93 09 02 	sts	0x0209, r22
    3d42:	70 93 0a 02 	sts	0x020A, r23
     inductor_lpre = -5;	// 10 uH units
    3d46:	2b ef       	ldi	r18, 0xFB	; 251
    3d48:	20 93 00 02 	sts	0x0200, r18
     if (((nr_pol1 & 1) == 1) || (resis[0].rx >= 240)) {
    3d4c:	80 fd       	sbrc	r24, 0
    3d4e:	0d c0       	rjmp	.+26     	; 0x3d6a <ReadInductance+0x45e>
    3d50:	80 91 27 02 	lds	r24, 0x0227
    3d54:	90 91 28 02 	lds	r25, 0x0228
    3d58:	a0 91 29 02 	lds	r26, 0x0229
    3d5c:	b0 91 2a 02 	lds	r27, 0x022A
    3d60:	80 3f       	cpi	r24, 0xF0	; 240
    3d62:	91 05       	cpc	r25, r1
    3d64:	a1 05       	cpc	r26, r1
    3d66:	b1 05       	cpc	r27, r1
    3d68:	b8 f0       	brcs	.+46     	; 0x3d98 <ReadInductance+0x48c>
        // with 680 Ohm resistor total_r is more than 7460
        inductor_lpre = -4;	// 100 uH units
    3d6a:	8c ef       	ldi	r24, 0xFC	; 252
    3d6c:	80 93 00 02 	sts	0x0200, r24
        inductor_lx = (inductor_lx + 5) / 10;
    3d70:	4b 5f       	subi	r20, 0xFB	; 251
    3d72:	5f 4f       	sbci	r21, 0xFF	; 255
    3d74:	6f 4f       	sbci	r22, 0xFF	; 255
    3d76:	7f 4f       	sbci	r23, 0xFF	; 255
    3d78:	cb 01       	movw	r24, r22
    3d7a:	ba 01       	movw	r22, r20
    3d7c:	2a e0       	ldi	r18, 0x0A	; 10
    3d7e:	30 e0       	ldi	r19, 0x00	; 0
    3d80:	40 e0       	ldi	r20, 0x00	; 0
    3d82:	50 e0       	ldi	r21, 0x00	; 0
    3d84:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3d88:	20 93 07 02 	sts	0x0207, r18
    3d8c:	30 93 08 02 	sts	0x0208, r19
    3d90:	40 93 09 02 	sts	0x0209, r20
    3d94:	50 93 0a 02 	sts	0x020A, r21
     } 
     if (inductor_lx == 0) inductor_lpre = 0;	//mark as zero
    3d98:	80 91 07 02 	lds	r24, 0x0207
    3d9c:	90 91 08 02 	lds	r25, 0x0208
    3da0:	a0 91 09 02 	lds	r26, 0x0209
    3da4:	b0 91 0a 02 	lds	r27, 0x020A
    3da8:	00 97       	sbiw	r24, 0x00	; 0
    3daa:	a1 05       	cpc	r26, r1
    3dac:	b1 05       	cpc	r27, r1
    3dae:	11 f4       	brne	.+4      	; 0x3db4 <ReadInductance+0x4a8>
    3db0:	10 92 00 02 	sts	0x0200, r1

  // switch all ports to input
  ADC_DDR =  TXD_MSK;		// switch all ADC ports to input
    3db4:	17 b8       	out	0x07, r1	; 7
  R_DDR = 0;			// switch all resistor ports to input
    3db6:	14 b8       	out	0x04, r1	; 4
#endif
  return;
 } // end ReadInductance()
    3db8:	63 96       	adiw	r28, 0x13	; 19
    3dba:	e2 e1       	ldi	r30, 0x12	; 18
    3dbc:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__epilogue_restores__>

00003dc0 <GetESR>:
    3dc0:	2f 92       	push	r2
    3dc2:	3f 92       	push	r3
    3dc4:	4f 92       	push	r4
    3dc6:	5f 92       	push	r5
    3dc8:	6f 92       	push	r6
    3dca:	7f 92       	push	r7
    3dcc:	8f 92       	push	r8
    3dce:	9f 92       	push	r9
    3dd0:	af 92       	push	r10
    3dd2:	bf 92       	push	r11
    3dd4:	cf 92       	push	r12
    3dd6:	df 92       	push	r13
    3dd8:	ef 92       	push	r14
    3dda:	ff 92       	push	r15
    3ddc:	0f 93       	push	r16
    3dde:	1f 93       	push	r17
    3de0:	df 93       	push	r29
    3de2:	cf 93       	push	r28
    3de4:	cd b7       	in	r28, 0x3d	; 61
    3de6:	de b7       	in	r29, 0x3e	; 62
    3de8:	6e 97       	sbiw	r28, 0x1e	; 30
    3dea:	0f b6       	in	r0, 0x3f	; 63
    3dec:	f8 94       	cli
    3dee:	de bf       	out	0x3e, r29	; 62
    3df0:	0f be       	out	0x3f, r0	; 63
    3df2:	cd bf       	out	0x3d, r28	; 61
    3df4:	66 2e       	mov	r6, r22
    3df6:	b8 2e       	mov	r11, r24
    3df8:	86 0f       	add	r24, r22
    3dfa:	89 83       	std	Y+1, r24	; 0x01
    3dfc:	20 91 18 02 	lds	r18, 0x0218
    3e00:	27 30       	cpi	r18, 0x07	; 7
    3e02:	41 f5       	brne	.+80     	; 0x3e54 <load_max>
    3e04:	20 91 88 02 	lds	r18, 0x0288
    3e08:	30 91 89 02 	lds	r19, 0x0289
    3e0c:	40 91 8a 02 	lds	r20, 0x028A
    3e10:	50 91 8b 02 	lds	r21, 0x028B
    3e14:	10 91 97 02 	lds	r17, 0x0297
    3e18:	09 c0       	rjmp	.+18     	; 0x3e2c <ad_35ba>

00003e1a <ad_35ac>:
    3e1a:	ca 01       	movw	r24, r20
    3e1c:	b9 01       	movw	r22, r18
    3e1e:	2a e0       	ldi	r18, 0x0A	; 10
    3e20:	31 2d       	mov	r19, r1
    3e22:	41 2d       	mov	r20, r1
    3e24:	51 2d       	mov	r21, r1
    3e26:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    3e2a:	1f 5f       	subi	r17, 0xFF	; 255

00003e2c <ad_35ba>:
    3e2c:	17 3f       	cpi	r17, 0xF7	; 247
    3e2e:	ac f3       	brlt	.-22     	; 0x3e1a <ad_35ac>
    3e30:	24 3b       	cpi	r18, 0xB4	; 180
    3e32:	60 e0       	ldi	r22, 0x00	; 0
    3e34:	36 07       	cpc	r19, r22
    3e36:	41 05       	cpc	r20, r1
    3e38:	51 05       	cpc	r21, r1
    3e3a:	18 f4       	brcc	.+6      	; 0x3e42 <ad_35e4>
    3e3c:	8f ef       	ldi	r24, 0xFF	; 255
    3e3e:	9f ef       	ldi	r25, 0xFF	; 255
    3e40:	89 c1       	rjmp	.+786    	; 0x4154 <ad_exit>

00003e42 <ad_35e4>:
    3e42:	17 3f       	cpi	r17, 0xF7	; 247
    3e44:	39 f4       	brne	.+14     	; 0x3e54 <load_max>
    3e46:	80 e0       	ldi	r24, 0x00	; 0
    3e48:	28 17       	cp	r18, r24
    3e4a:	8d e7       	ldi	r24, 0x7D	; 125
    3e4c:	38 07       	cpc	r19, r24
    3e4e:	41 05       	cpc	r20, r1
    3e50:	41 05       	cpc	r20, r1
    3e52:	10 f0       	brcs	.+4      	; 0x3e58 <store_cvn>

00003e54 <load_max>:
    3e54:	20 e0       	ldi	r18, 0x00	; 0
    3e56:	3d e7       	ldi	r19, 0x7D	; 125

00003e58 <store_cvn>:
    3e58:	2c 8b       	std	Y+20, r18	; 0x14
    3e5a:	3d 8b       	std	Y+21, r19	; 0x15
    3e5c:	27 ed       	ldi	r18, 0xD7	; 215
    3e5e:	a2 2e       	mov	r10, r18
    3e60:	02 c0       	rjmp	.+4      	; 0x3e66 <ad_3604>

00003e62 <ad_35fe>:
    3e62:	95 ed       	ldi	r25, 0xD5	; 213
    3e64:	a9 2e       	mov	r10, r25

00003e66 <ad_3604>:
    3e66:	ef ee       	ldi	r30, 0xEF	; 239
    3e68:	f1 e0       	ldi	r31, 0x01	; 1
    3e6a:	e6 0d       	add	r30, r6
    3e6c:	f1 1d       	adc	r31, r1
    3e6e:	85 91       	lpm	r24, Z+
    3e70:	80 60       	ori	r24, 0x00	; 0
    3e72:	8e 87       	std	Y+14, r24	; 0x0e
    3e74:	ef ee       	ldi	r30, 0xEF	; 239
    3e76:	f1 e0       	ldi	r31, 0x01	; 1
    3e78:	eb 0d       	add	r30, r11
    3e7a:	f1 1d       	adc	r31, r1
    3e7c:	85 91       	lpm	r24, Z+
    3e7e:	80 60       	ori	r24, 0x00	; 0
    3e80:	8f 87       	std	Y+15, r24	; 0x0f
    3e82:	e9 ee       	ldi	r30, 0xE9	; 233
    3e84:	f1 e0       	ldi	r31, 0x01	; 1
    3e86:	e6 0d       	add	r30, r6
    3e88:	f1 1d       	adc	r31, r1
    3e8a:	75 90       	lpm	r7, Z+
    3e8c:	e9 ee       	ldi	r30, 0xE9	; 233
    3e8e:	f1 e0       	ldi	r31, 0x01	; 1
    3e90:	eb 0d       	add	r30, r11
    3e92:	f1 1d       	adc	r31, r1
    3e94:	c5 90       	lpm	r12, Z+
    3e96:	90 ec       	ldi	r25, 0xC0	; 192
    3e98:	69 2a       	or	r6, r25
    3e9a:	b9 2a       	or	r11, r25
    3e9c:	81 e0       	ldi	r24, 0x01	; 1
    3e9e:	e8 2e       	mov	r14, r24
    3ea0:	f1 2c       	mov	r15, r1
    3ea2:	01 2d       	mov	r16, r1
    3ea4:	11 2d       	mov	r17, r1
    3ea6:	8e 83       	std	Y+6, r24	; 0x06
    3ea8:	1f 82       	std	Y+7, r1	; 0x07
    3eaa:	18 86       	std	Y+8, r1	; 0x08
    3eac:	19 86       	std	Y+9, r1	; 0x09
    3eae:	1a 86       	std	Y+10, r1	; 0x0a
    3eb0:	1b 86       	std	Y+11, r1	; 0x0b
    3eb2:	1c 86       	std	Y+12, r1	; 0x0c
    3eb4:	1d 86       	std	Y+13, r1	; 0x0d
    3eb6:	18 8e       	std	Y+24, r1	; 0x18
    3eb8:	19 8e       	std	Y+25, r1	; 0x19
    3eba:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
    3ebe:	80 e0       	ldi	r24, 0x00	; 0
    3ec0:	88 b9       	out	0x08, r24	; 8
    3ec2:	60 92 7c 00 	sts	0x007C, r6
    3ec6:	0e 94 6e 03 	call	0x6dc	; 0x6dc <wait100us>
    3eca:	3f 85       	ldd	r19, Y+15	; 0x0f
    3ecc:	37 b9       	out	0x07, r19	; 7
    3ece:	75 b8       	out	0x05, r7	; 5
    3ed0:	74 b8       	out	0x04, r7	; 4
    3ed2:	0e 94 73 03 	call	0x6e6	; 0x6e6 <wait10us>
    3ed6:	0e 94 77 03 	call	0x6ee	; 0x6ee <wait2us>
    3eda:	15 b8       	out	0x05, r1	; 5
    3edc:	14 b8       	out	0x04, r1	; 4
    3ede:	dd 24       	eor	r13, r13
    3ee0:	b5 ed       	ldi	r27, 0xD5	; 213
    3ee2:	9b 2e       	mov	r9, r27
    3ee4:	a7 ed       	ldi	r26, 0xD7	; 215
    3ee6:	8a 2e       	mov	r8, r26

00003ee8 <ad_3692>:
    3ee8:	3e 85       	ldd	r19, Y+14	; 0x0e
    3eea:	37 b9       	out	0x07, r19	; 7
    3eec:	75 b8       	out	0x05, r7	; 5
    3eee:	74 b8       	out	0x04, r7	; 4
    3ef0:	60 92 7c 00 	sts	0x007C, r6
    3ef4:	a8 95       	wdr
    3ef6:	a0 92 7a 00 	sts	0x007A, r10
    3efa:	80 91 7a 00 	lds	r24, 0x007A
    3efe:	86 fd       	sbrc	r24, 6
    3f00:	fc cf       	rjmp	.-8      	; 0x3efa <ad_3692+0x12>
    3f02:	a0 92 7a 00 	sts	0x007A, r10
    3f06:	80 91 7a 00 	lds	r24, 0x007A
    3f0a:	86 fd       	sbrc	r24, 6
    3f0c:	fc cf       	rjmp	.-8      	; 0x3f06 <ad_3692+0x1e>
    3f0e:	20 90 78 00 	lds	r2, 0x0078
    3f12:	30 90 79 00 	lds	r3, 0x0079
    3f16:	b0 92 7c 00 	sts	0x007C, r11
    3f1a:	a0 92 7a 00 	sts	0x007A, r10
    3f1e:	80 91 7a 00 	lds	r24, 0x007A
    3f22:	86 fd       	sbrc	r24, 6
    3f24:	fc cf       	rjmp	.-8      	; 0x3f1e <ad_3692+0x36>
    3f26:	80 92 7a 00 	sts	0x007A, r8
    3f2a:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
    3f2e:	c5 b8       	out	0x05, r12	; 5
    3f30:	c4 b8       	out	0x04, r12	; 4
    3f32:	0e 94 72 03 	call	0x6e4	; 0x6e4 <wait20us>
    3f36:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
    3f3a:	0e 94 76 03 	call	0x6ec	; 0x6ec <wait3us>
    3f3e:	8f 93       	push	r24
    3f40:	8f 91       	pop	r24
    3f42:	a8 95       	wdr
    3f44:	14 b8       	out	0x04, r1	; 4
    3f46:	15 b8       	out	0x05, r1	; 5

00003f48 <ad_370c>:
    3f48:	80 91 7a 00 	lds	r24, 0x007A
    3f4c:	86 fd       	sbrc	r24, 6
    3f4e:	fc cf       	rjmp	.-8      	; 0x3f48 <ad_370c>
    3f50:	20 91 78 00 	lds	r18, 0x0078
    3f54:	30 91 79 00 	lds	r19, 0x0079
    3f58:	28 8b       	std	Y+16, r18	; 0x10
    3f5a:	39 8b       	std	Y+17, r19	; 0x11
    3f5c:	3f 85       	ldd	r19, Y+15	; 0x0f
    3f5e:	37 b9       	out	0x07, r19	; 7
    3f60:	c5 b8       	out	0x05, r12	; 5
    3f62:	c4 b8       	out	0x04, r12	; 4
    3f64:	a8 95       	wdr
    3f66:	b0 92 7c 00 	sts	0x007C, r11
    3f6a:	a0 92 7a 00 	sts	0x007A, r10
    3f6e:	80 91 7a 00 	lds	r24, 0x007A
    3f72:	86 fd       	sbrc	r24, 6
    3f74:	fc cf       	rjmp	.-8      	; 0x3f6e <ad_370c+0x26>
    3f76:	a0 92 7a 00 	sts	0x007A, r10
    3f7a:	80 91 7a 00 	lds	r24, 0x007A
    3f7e:	86 fd       	sbrc	r24, 6
    3f80:	fc cf       	rjmp	.-8      	; 0x3f7a <ad_370c+0x32>
    3f82:	60 91 78 00 	lds	r22, 0x0078
    3f86:	70 91 79 00 	lds	r23, 0x0079
    3f8a:	60 92 7c 00 	sts	0x007C, r6
    3f8e:	a0 92 7a 00 	sts	0x007A, r10
    3f92:	80 91 7a 00 	lds	r24, 0x007A
    3f96:	86 fd       	sbrc	r24, 6
    3f98:	fc cf       	rjmp	.-8      	; 0x3f92 <ad_370c+0x4a>
    3f9a:	80 92 7a 00 	sts	0x007A, r8
    3f9e:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
    3fa2:	75 b8       	out	0x05, r7	; 5
    3fa4:	74 b8       	out	0x04, r7	; 4
    3fa6:	0e 94 72 03 	call	0x6e4	; 0x6e4 <wait20us>
    3faa:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
    3fae:	0e 94 76 03 	call	0x6ec	; 0x6ec <wait3us>
    3fb2:	8f 93       	push	r24
    3fb4:	8f 91       	pop	r24
    3fb6:	a8 95       	wdr
    3fb8:	14 b8       	out	0x04, r1	; 4
    3fba:	15 b8       	out	0x05, r1	; 5

00003fbc <ad_37f4>:
    3fbc:	80 91 7a 00 	lds	r24, 0x007A
    3fc0:	86 fd       	sbrc	r24, 6
    3fc2:	fc cf       	rjmp	.-8      	; 0x3fbc <ad_37f4>
    3fc4:	40 91 78 00 	lds	r20, 0x0078
    3fc8:	50 91 79 00 	lds	r21, 0x0079
    3fcc:	14 b8       	out	0x04, r1	; 4
    3fce:	cb 01       	movw	r24, r22
    3fd0:	82 0d       	add	r24, r2
    3fd2:	93 1d       	adc	r25, r3
    3fd4:	e8 0e       	add	r14, r24
    3fd6:	f9 1e       	adc	r15, r25
    3fd8:	01 1d       	adc	r16, r1
    3fda:	11 1d       	adc	r17, r1
    3fdc:	ea 82       	std	Y+2, r14	; 0x02
    3fde:	fb 82       	std	Y+3, r15	; 0x03
    3fe0:	0c 83       	std	Y+4, r16	; 0x04
    3fe2:	1d 83       	std	Y+5, r17	; 0x05
    3fe4:	88 89       	ldd	r24, Y+16	; 0x10
    3fe6:	99 89       	ldd	r25, Y+17	; 0x11
    3fe8:	84 0f       	add	r24, r20
    3fea:	95 1f       	adc	r25, r21
    3fec:	2e 81       	ldd	r18, Y+6	; 0x06
    3fee:	3f 81       	ldd	r19, Y+7	; 0x07
    3ff0:	68 85       	ldd	r22, Y+8	; 0x08
    3ff2:	79 85       	ldd	r23, Y+9	; 0x09
    3ff4:	28 0f       	add	r18, r24
    3ff6:	39 1f       	adc	r19, r25
    3ff8:	61 1d       	adc	r22, r1
    3ffa:	71 1d       	adc	r23, r1
    3ffc:	2e 83       	std	Y+6, r18	; 0x06
    3ffe:	3f 83       	std	Y+7, r19	; 0x07
    4000:	68 87       	std	Y+8, r22	; 0x08
    4002:	79 87       	std	Y+9, r23	; 0x09
    4004:	24 e6       	ldi	r18, 0x64	; 100
    4006:	24 17       	cp	r18, r20
    4008:	15 06       	cpc	r1, r21
    400a:	50 f0       	brcs	.+20     	; 0x4020 <is_ok1>
    400c:	75 b8       	out	0x05, r7	; 5
    400e:	74 b8       	out	0x04, r7	; 4
    4010:	0e 94 77 03 	call	0x6ee	; 0x6ee <wait2us>
    4014:	14 b8       	out	0x04, r1	; 4
    4016:	15 b8       	out	0x05, r1	; 5
    4018:	88 8d       	ldd	r24, Y+24	; 0x18
    401a:	83 95       	inc	r24
    401c:	88 8f       	std	Y+24, r24	; 0x18
    401e:	07 c0       	rjmp	.+14     	; 0x402e <is_ok1b>

00004020 <is_ok1>:
    4020:	48 3e       	cpi	r20, 0xE8	; 232
    4022:	73 e0       	ldi	r23, 0x03	; 3
    4024:	57 07       	cpc	r21, r23
    4026:	18 f0       	brcs	.+6      	; 0x402e <is_ok1b>
    4028:	8a 8d       	ldd	r24, Y+26	; 0x1a
    402a:	83 95       	inc	r24
    402c:	8a 8f       	std	Y+26, r24	; 0x1a

0000402e <is_ok1b>:
    402e:	88 89       	ldd	r24, Y+16	; 0x10
    4030:	99 89       	ldd	r25, Y+17	; 0x11
    4032:	28 17       	cp	r18, r24
    4034:	19 06       	cpc	r1, r25
    4036:	a8 f0       	brcs	.+42     	; 0x4062 <is_ok2>
    4038:	3e 85       	ldd	r19, Y+14	; 0x0e
    403a:	37 b9       	out	0x07, r19	; 7
    403c:	c5 b8       	out	0x05, r12	; 5
    403e:	c4 b8       	out	0x04, r12	; 4
    4040:	0e 94 77 03 	call	0x6ee	; 0x6ee <wait2us>
    4044:	0e 94 72 03 	call	0x6e4	; 0x6e4 <wait20us>
    4048:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
    404c:	0e 94 76 03 	call	0x6ec	; 0x6ec <wait3us>
    4050:	8f 93       	push	r24
    4052:	8f 91       	pop	r24
    4054:	a8 95       	wdr
    4056:	14 b8       	out	0x04, r1	; 4
    4058:	15 b8       	out	0x05, r1	; 5
    405a:	89 8d       	ldd	r24, Y+25	; 0x19
    405c:	83 95       	inc	r24
    405e:	89 8f       	std	Y+25, r24	; 0x19
    4060:	07 c0       	rjmp	.+14     	; 0x4070 <is_ok2b>

00004062 <is_ok2>:
    4062:	88 3e       	cpi	r24, 0xE8	; 232
    4064:	73 e0       	ldi	r23, 0x03	; 3
    4066:	97 07       	cpc	r25, r23
    4068:	18 f0       	brcs	.+6      	; 0x4070 <is_ok2b>
    406a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    406c:	83 95       	inc	r24
    406e:	8b 8f       	std	Y+27, r24	; 0x1b

00004070 <is_ok2b>:
    4070:	d3 94       	inc	r13
    4072:	5d 2d       	mov	r21, r13
    4074:	5f 3f       	cpi	r21, 0xFF	; 255
    4076:	09 f0       	breq	.+2      	; 0x407a <ad_38ac>
    4078:	37 cf       	rjmp	.-402    	; 0x3ee8 <ad_3692>

0000407a <ad_38ac>:
    407a:	40 90 55 02 	lds	r4, 0x0255
    407e:	50 90 56 02 	lds	r5, 0x0256
    4082:	44 0c       	add	r4, r4
    4084:	55 1c       	adc	r5, r5
    4086:	92 01       	movw	r18, r4
    4088:	e4 e0       	ldi	r30, 0x04	; 4

0000408a <ad_3924>:
    408a:	24 0d       	add	r18, r4
    408c:	35 1d       	adc	r19, r5
    408e:	ea 95       	dec	r30
    4090:	e1 f7       	brne	.-8      	; 0x408a <ad_3924>
    4092:	29 01       	movw	r4, r18
    4094:	57 01       	movw	r10, r14
    4096:	68 01       	movw	r12, r16
    4098:	6e 80       	ldd	r6, Y+6	; 0x06
    409a:	7f 80       	ldd	r7, Y+7	; 0x07
    409c:	88 84       	ldd	r8, Y+8	; 0x08
    409e:	99 84       	ldd	r9, Y+9	; 0x09
    40a0:	20 91 18 02 	lds	r18, 0x0218
    40a4:	27 30       	cpi	r18, 0x07	; 7
    40a6:	c1 f4       	brne	.+48     	; 0x40d8 <no_sub>
    40a8:	6c 89       	ldd	r22, Y+20	; 0x14
    40aa:	7d 89       	ldd	r23, Y+21	; 0x15
    40ac:	81 2d       	mov	r24, r1
    40ae:	91 2d       	mov	r25, r1
    40b0:	9b 01       	movw	r18, r22
    40b2:	ac 01       	movw	r20, r24
    40b4:	6d 5e       	subi	r22, 0xED	; 237
    40b6:	7f 4f       	sbci	r23, 0xFF	; 255
    40b8:	8f 4f       	sbci	r24, 0xFF	; 255
    40ba:	9f 4f       	sbci	r25, 0xFF	; 255
    40bc:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    40c0:	9b 01       	movw	r18, r22
    40c2:	ac 01       	movw	r20, r24
    40c4:	6f e8       	ldi	r22, 0x8F	; 143
    40c6:	7d e4       	ldi	r23, 0x4D	; 77
    40c8:	8e e0       	ldi	r24, 0x0E	; 14
    40ca:	95 e1       	ldi	r25, 0x15	; 21
    40cc:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    40d0:	62 1a       	sub	r6, r18
    40d2:	73 0a       	sbc	r7, r19
    40d4:	84 0a       	sbc	r8, r20
    40d6:	95 0a       	sbc	r9, r21

000040d8 <no_sub>:
    40d8:	a6 14       	cp	r10, r6
    40da:	b7 04       	cpc	r11, r7
    40dc:	c8 04       	cpc	r12, r8
    40de:	d9 04       	cpc	r13, r9
    40e0:	28 f4       	brcc	.+10     	; 0x40ec <ad_396c>
    40e2:	6a 18       	sub	r6, r10
    40e4:	7b 08       	sbc	r7, r11
    40e6:	8c 08       	sbc	r8, r12
    40e8:	9d 08       	sbc	r9, r13
    40ea:	03 c0       	rjmp	.+6      	; 0x40f2 <ad_3972>

000040ec <ad_396c>:
    40ec:	66 24       	eor	r6, r6
    40ee:	77 24       	eor	r7, r7
    40f0:	43 01       	movw	r8, r6

000040f2 <ad_3972>:
    40f2:	b2 01       	movw	r22, r4
    40f4:	80 e0       	ldi	r24, 0x00	; 0
    40f6:	90 e0       	ldi	r25, 0x00	; 0
    40f8:	93 01       	movw	r18, r6
    40fa:	a4 01       	movw	r20, r8
    40fc:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    4100:	95 01       	movw	r18, r10
    4102:	a6 01       	movw	r20, r12
    4104:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    4108:	83 ea       	ldi	r24, 0xA3	; 163
    410a:	92 e0       	ldi	r25, 0x02	; 2
    410c:	79 81       	ldd	r23, Y+1	; 0x01
    410e:	87 0f       	add	r24, r23
    4110:	91 1d       	adc	r25, r1
    4112:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    4116:	90 e0       	ldi	r25, 0x00	; 0
    4118:	68 2e       	mov	r6, r24
    411a:	c9 01       	movw	r24, r18
    411c:	60 e1       	ldi	r22, 0x10	; 16
    411e:	70 e0       	ldi	r23, 0x00	; 0
    4120:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    4124:	26 0f       	add	r18, r22
    4126:	37 1f       	adc	r19, r23
    4128:	c9 01       	movw	r24, r18
    412a:	68 16       	cp	r6, r24
    412c:	19 06       	cpc	r1, r25
    412e:	18 f4       	brcc	.+6      	; 0x4136 <esr_too_less>
    4130:	86 19       	sub	r24, r6
    4132:	91 09       	sbc	r25, r1
    4134:	0f c0       	rjmp	.+30     	; 0x4154 <ad_exit>

00004136 <esr_too_less>:
    4136:	8c 5e       	subi	r24, 0xEC	; 236
    4138:	9f 4f       	sbci	r25, 0xFF	; 255
    413a:	86 15       	cp	r24, r6
    413c:	91 05       	cpc	r25, r1
    413e:	40 f4       	brcc	.+16     	; 0x4150 <esr_too_less2>
    4140:	8c 89       	ldd	r24, Y+20	; 0x14
    4142:	9d 89       	ldd	r25, Y+21	; 0x15
    4144:	84 39       	cpi	r24, 0x94	; 148
    4146:	81 e1       	ldi	r24, 0x11	; 17
    4148:	98 07       	cpc	r25, r24
    414a:	10 f0       	brcs	.+4      	; 0x4150 <esr_too_less2>
    414c:	0e 94 06 05 	call	0xa0c	; 0xa0c <mark_as_uncalibrated>

00004150 <esr_too_less2>:
    4150:	81 2d       	mov	r24, r1
    4152:	91 2d       	mov	r25, r1

00004154 <ad_exit>:
    4154:	6e 96       	adiw	r28, 0x1e	; 30
    4156:	0f b6       	in	r0, 0x3f	; 63
    4158:	f8 94       	cli
    415a:	de bf       	out	0x3e, r29	; 62
    415c:	0f be       	out	0x3f, r0	; 63
    415e:	cd bf       	out	0x3d, r28	; 61
    4160:	cf 91       	pop	r28
    4162:	df 91       	pop	r29
    4164:	1f 91       	pop	r17
    4166:	0f 91       	pop	r16
    4168:	ff 90       	pop	r15
    416a:	ef 90       	pop	r14
    416c:	df 90       	pop	r13
    416e:	cf 90       	pop	r12
    4170:	bf 90       	pop	r11
    4172:	af 90       	pop	r10
    4174:	9f 90       	pop	r9
    4176:	8f 90       	pop	r8
    4178:	7f 90       	pop	r7
    417a:	6f 90       	pop	r6
    417c:	5f 90       	pop	r5
    417e:	4f 90       	pop	r4
    4180:	3f 90       	pop	r3
    4182:	2f 90       	pop	r2
    4184:	08 95       	ret

00004186 <GetVloss>:
#include <stdlib.h>
#include "Transistortester.h"


//=================================================================
void GetVloss() {
    4186:	a0 e0       	ldi	r26, 0x00	; 0
    4188:	b0 e0       	ldi	r27, 0x00	; 0
    418a:	e9 ec       	ldi	r30, 0xC9	; 201
    418c:	f0 e2       	ldi	r31, 0x20	; 32
    418e:	0c 94 89 32 	jmp	0x6512	; 0x6512 <__prologue_saves__+0x14>
  } lval;
  uint8_t ii;
  uint8_t HiPinR_L;
  uint8_t LoADC;

  if (cap.v_loss > 0) return;		// Voltage loss is already known
    4192:	80 91 92 02 	lds	r24, 0x0292
    4196:	90 91 93 02 	lds	r25, 0x0293
    419a:	89 2b       	or	r24, r25
    419c:	09 f0       	breq	.+2      	; 0x41a0 <GetVloss+0x1a>
    419e:	9f c0       	rjmp	.+318    	; 0x42de <GetVloss+0x158>
  LoADC = pgm_read_byte(&PinADCtab[cap.ca]) | TXD_MSK;
    41a0:	80 91 94 02 	lds	r24, 0x0294
    41a4:	e8 2f       	mov	r30, r24
    41a6:	f0 e0       	ldi	r31, 0x00	; 0
    41a8:	e1 51       	subi	r30, 0x11	; 17
    41aa:	fe 4f       	sbci	r31, 0xFE	; 254
    41ac:	14 91       	lpm	r17, Z+
  HiPinR_L = pgm_read_byte(&PinRLtab[cap.cb]);	//R_L mask for HighPin R_L load
    41ae:	e0 91 95 02 	lds	r30, 0x0295
    41b2:	f0 e0       	ldi	r31, 0x00	; 0
    41b4:	e7 51       	subi	r30, 0x17	; 23
    41b6:	fe 4f       	sbci	r31, 0xFE	; 254
    41b8:	04 91       	lpm	r16, Z+

  EntladePins();			// discharge capacitor
    41ba:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
  ADC_PORT = TXD_VAL;			// switch ADC-Port to GND
    41be:	18 b8       	out	0x08, r1	; 8
  R_PORT = 0;				// switch R-Port to GND
    41c0:	15 b8       	out	0x05, r1	; 5
  ADC_DDR = LoADC;			// switch Low-Pin to output (GND)
    41c2:	17 b9       	out	0x07, r17	; 7
  R_DDR = HiPinR_L;			// switch R_L port for HighPin to output (GND)
    41c4:	04 b9       	out	0x04, r16	; 4
  adcv[0] = ReadADC(cap.cb);		// voltage before any load 
    41c6:	80 91 95 02 	lds	r24, 0x0295
    41ca:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    41ce:	6c 01       	movw	r12, r24
// ******** should adcv[0] be measured without current???
  if (cap.cpre_max > -9) return;	// too much capacity
    41d0:	80 91 97 02 	lds	r24, 0x0297
    41d4:	88 3f       	cpi	r24, 0xF8	; 248
    41d6:	0c f0       	brlt	.+2      	; 0x41da <GetVloss+0x54>
    41d8:	82 c0       	rjmp	.+260    	; 0x42de <GetVloss+0x158>
  lval.dw = cap.cval_max;
    41da:	20 91 88 02 	lds	r18, 0x0288
    41de:	30 91 89 02 	lds	r19, 0x0289
    41e2:	40 91 8a 02 	lds	r20, 0x028A
    41e6:	50 91 8b 02 	lds	r21, 0x028B
//  for (ii=cap.cpre_max+12;ii<5;ii++) {
  for (ii=cap.cpre_max+12;ii<4;ii++) {
    41ea:	18 2f       	mov	r17, r24
    41ec:	14 5f       	subi	r17, 0xF4	; 244
    41ee:	11 c0       	rjmp	.+34     	; 0x4212 <GetVloss+0x8c>
     lval.dw = (lval.dw + 5) / 10;
    41f0:	2b 5f       	subi	r18, 0xFB	; 251
    41f2:	3f 4f       	sbci	r19, 0xFF	; 255
    41f4:	4f 4f       	sbci	r20, 0xFF	; 255
    41f6:	5f 4f       	sbci	r21, 0xFF	; 255
    41f8:	ca 01       	movw	r24, r20
    41fa:	b9 01       	movw	r22, r18
    41fc:	2a e0       	ldi	r18, 0x0A	; 10
    41fe:	30 e0       	ldi	r19, 0x00	; 0
    4200:	40 e0       	ldi	r20, 0x00	; 0
    4202:	50 e0       	ldi	r21, 0x00	; 0
    4204:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    4208:	c9 01       	movw	r24, r18
    420a:	da 01       	movw	r26, r20
    420c:	9c 01       	movw	r18, r24
    420e:	ad 01       	movw	r20, r26
  adcv[0] = ReadADC(cap.cb);		// voltage before any load 
// ******** should adcv[0] be measured without current???
  if (cap.cpre_max > -9) return;	// too much capacity
  lval.dw = cap.cval_max;
//  for (ii=cap.cpre_max+12;ii<5;ii++) {
  for (ii=cap.cpre_max+12;ii<4;ii++) {
    4210:	1f 5f       	subi	r17, 0xFF	; 255
    4212:	14 30       	cpi	r17, 0x04	; 4
    4214:	68 f3       	brcs	.-38     	; 0x41f0 <GetVloss+0x6a>
     lval.dw = (lval.dw + 5) / 10;
  }
//  if ((lval.dw == 0) || (lval.dw > 500)) {
  if ((lval.dw == 0) || (lval.dw > 5000)) {
    4216:	da 01       	movw	r26, r20
    4218:	c9 01       	movw	r24, r18
    421a:	01 97       	sbiw	r24, 0x01	; 1
    421c:	a1 09       	sbc	r26, r1
    421e:	b1 09       	sbc	r27, r1
    4220:	88 58       	subi	r24, 0x88	; 136
    4222:	93 41       	sbci	r25, 0x13	; 19
    4224:	a0 40       	sbci	r26, 0x00	; 0
    4226:	b0 40       	sbci	r27, 0x00	; 0
    4228:	08 f0       	brcs	.+2      	; 0x422c <GetVloss+0xa6>
    422a:	59 c0       	rjmp	.+178    	; 0x42de <GetVloss+0x158>
     /* capacity more than 50uF, Voltage loss is already measured  */
     return;
  }
  R_PORT = HiPinR_L;			//R_L to 1 (VCC) 
    422c:	05 b9       	out	0x05, r16	; 5
  R_DDR = HiPinR_L;			//switch Pin to output, across R to GND or VCC
    422e:	04 b9       	out	0x04, r16	; 4
  for (tmpint=0;tmpint<lval.w[0];tmpint+=2) {
    4230:	89 01       	movw	r16, r18
    4232:	c0 e0       	ldi	r28, 0x00	; 0
    4234:	d0 e0       	ldi	r29, 0x00	; 0
    4236:	03 c0       	rjmp	.+6      	; 0x423e <GetVloss+0xb8>
//     wait50us();			// wait exactly 50us
     wait5us();			// wait exactly 5us
    4238:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
     /* capacity more than 50uF, Voltage loss is already measured  */
     return;
  }
  R_PORT = HiPinR_L;			//R_L to 1 (VCC) 
  R_DDR = HiPinR_L;			//switch Pin to output, across R to GND or VCC
  for (tmpint=0;tmpint<lval.w[0];tmpint+=2) {
    423c:	22 96       	adiw	r28, 0x02	; 2
    423e:	c0 17       	cp	r28, r16
    4240:	d1 07       	cpc	r29, r17
    4242:	d0 f3       	brcs	.-12     	; 0x4238 <GetVloss+0xb2>
//     wait50us();			// wait exactly 50us
     wait5us();			// wait exactly 5us
  }
  R_DDR = 0;				// switch back to input
    4244:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0;			// no Pull up
    4246:	15 b8       	out	0x05, r1	; 5
 // wait10us();			//wait a little time
  wdt_reset();
    4248:	a8 95       	wdr
  // read voltage without current
  ADCconfig.Samples = 5;		// set ADC to only 5 samples
    424a:	85 e0       	ldi	r24, 0x05	; 5
    424c:	80 93 3f 02 	sts	0x023F, r24
  adcv[2] = ReadADC(cap.cb);
    4250:	80 91 95 02 	lds	r24, 0x0295
    4254:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
  if (adcv[2] > adcv[0]) {
    4258:	c8 16       	cp	r12, r24
    425a:	d9 06       	cpc	r13, r25
    425c:	18 f0       	brcs	.+6      	; 0x4264 <GetVloss+0xde>
    425e:	ee 24       	eor	r14, r14
    4260:	ff 24       	eor	r15, r15
    4262:	03 c0       	rjmp	.+6      	; 0x426a <GetVloss+0xe4>
     adcv[2] -= adcv[0];		//difference to beginning voltage
    4264:	7c 01       	movw	r14, r24
    4266:	ec 18       	sub	r14, r12
    4268:	fd 08       	sbc	r15, r13
    426a:	c0 e0       	ldi	r28, 0x00	; 0
    426c:	d0 e0       	ldi	r29, 0x00	; 0
    426e:	03 c0       	rjmp	.+6      	; 0x4276 <GetVloss+0xf0>
     adcv[2] = 0;			// voltage is lower or same as beginning voltage
  }
  // wait 2x the time which was required for loading
  for (tmpint=0;tmpint<lval.w[0];tmpint++) {
//     wait50us();
     wait5us();
    4270:	0e 94 74 03 	call	0x6e8	; 0x6e8 <wait5us>
     adcv[2] -= adcv[0];		//difference to beginning voltage
  } else {
     adcv[2] = 0;			// voltage is lower or same as beginning voltage
  }
  // wait 2x the time which was required for loading
  for (tmpint=0;tmpint<lval.w[0];tmpint++) {
    4274:	21 96       	adiw	r28, 0x01	; 1
    4276:	c0 17       	cp	r28, r16
    4278:	d1 07       	cpc	r29, r17
    427a:	d0 f3       	brcs	.-12     	; 0x4270 <GetVloss+0xea>
//     wait50us();
     wait5us();
  }
  adcv[3] = ReadADC(cap.cb);	// read voltage again, is discharged only a little bit ?
    427c:	80 91 95 02 	lds	r24, 0x0295
    4280:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    4284:	9c 01       	movw	r18, r24
  ADCconfig.Samples = ANZ_MESS;		// set ADC back to configured No. of samples
    4286:	89 e1       	ldi	r24, 0x19	; 25
    4288:	80 93 3f 02 	sts	0x023F, r24
  wdt_reset();
    428c:	a8 95       	wdr
  if (adcv[3] > adcv[0]) {
    428e:	c2 16       	cp	r12, r18
    4290:	d3 06       	cpc	r13, r19
    4292:	18 f0       	brcs	.+6      	; 0x429a <GetVloss+0x114>
    4294:	60 e0       	ldi	r22, 0x00	; 0
    4296:	70 e0       	ldi	r23, 0x00	; 0
    4298:	03 c0       	rjmp	.+6      	; 0x42a0 <GetVloss+0x11a>
     adcv[3] -= adcv[0];		// difference to beginning voltage
    429a:	b9 01       	movw	r22, r18
    429c:	6c 19       	sub	r22, r12
    429e:	7d 09       	sbc	r23, r13
  } else {
     adcv[3] = 0;			// voltage is lower or same as beginning voltage
  }
  if (adcv[2] > adcv[3]) {
    42a0:	6e 15       	cp	r22, r14
    42a2:	7f 05       	cpc	r23, r15
    42a4:	b0 f4       	brcc	.+44     	; 0x42d2 <GetVloss+0x14c>
     // build difference to load voltage
     adcv[1] = adcv[2] - adcv[3];	// lost voltage during load time wait
    42a6:	c7 01       	movw	r24, r14
    42a8:	86 1b       	sub	r24, r22
    42aa:	97 0b       	sbc	r25, r23
    42ac:	bc 01       	movw	r22, r24
  } else {
     adcv[1] = 0;			// no lost voltage
  }
  // compute voltage drop as part from loaded voltage
  if (adcv[1] > 0) {
    42ae:	89 f0       	breq	.+34     	; 0x42d2 <GetVloss+0x14c>
     // there is any voltage drop (adcv[1]) !
     // adcv[2] is the loaded voltage.
     cap.v_loss = (unsigned long)(adcv[1] * 500UL) / adcv[2];
    42b0:	80 e0       	ldi	r24, 0x00	; 0
    42b2:	90 e0       	ldi	r25, 0x00	; 0
    42b4:	24 ef       	ldi	r18, 0xF4	; 244
    42b6:	31 e0       	ldi	r19, 0x01	; 1
    42b8:	40 e0       	ldi	r20, 0x00	; 0
    42ba:	50 e0       	ldi	r21, 0x00	; 0
    42bc:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    42c0:	97 01       	movw	r18, r14
    42c2:	40 e0       	ldi	r20, 0x00	; 0
    42c4:	50 e0       	ldi	r21, 0x00	; 0
    42c6:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    42ca:	30 93 93 02 	sts	0x0293, r19
    42ce:	20 93 92 02 	sts	0x0292, r18
  lcd_line4();
  DisplayValue(lval.w[0],0,'x',4);
#endif

  // discharge capacitor again
  EntladePins();		// discharge capacitors
    42d2:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
  //ready
  // switch all ports to input
  ADC_DDR =  TXD_MSK;		// switch all ADC ports to input
    42d6:	17 b8       	out	0x07, r1	; 7
  ADC_PORT = TXD_VAL;		// switch all ADC outputs to GND, no pull up
    42d8:	18 b8       	out	0x08, r1	; 8
  R_DDR = 0;			// switch all resistor ports to input
    42da:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0; 			// switch all resistor outputs to GND, no pull up
    42dc:	15 b8       	out	0x05, r1	; 5
#endif
  return;
 } // end GetVdrop()
    42de:	cd b7       	in	r28, 0x3d	; 61
    42e0:	de b7       	in	r29, 0x3e	; 62
    42e2:	e8 e0       	ldi	r30, 0x08	; 8
    42e4:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__epilogue_restores__+0x14>

000042e8 <__vector_16>:
/* timer 0 Overflow interrupt                                   */
/* timer 0 count up to 0xff, then OV occur. update upper part   */
/* to build the total counts within one second or               */
/* to build the total counts within the specified pin changes.  */
/* ************************************************************ */
ISR(TIMER0_OVF_vect, ISR_BLOCK) {
    42e8:	1f 92       	push	r1
    42ea:	0f 92       	push	r0
    42ec:	0f b6       	in	r0, 0x3f	; 63
    42ee:	0f 92       	push	r0
    42f0:	11 24       	eor	r1, r1
    42f2:	8f 93       	push	r24
    42f4:	9f 93       	push	r25
    42f6:	af 93       	push	r26
    42f8:	bf 93       	push	r27
  sei();		// set interrupt enable
    42fa:	78 94       	sei
  ext_freq.dw += 256;	// add 256 clock tics to the total time
    42fc:	80 91 0c 02 	lds	r24, 0x020C
    4300:	90 91 0d 02 	lds	r25, 0x020D
    4304:	a0 91 0e 02 	lds	r26, 0x020E
    4308:	b0 91 0f 02 	lds	r27, 0x020F
    430c:	80 50       	subi	r24, 0x00	; 0
    430e:	9f 4f       	sbci	r25, 0xFF	; 255
    4310:	af 4f       	sbci	r26, 0xFF	; 255
    4312:	bf 4f       	sbci	r27, 0xFF	; 255
    4314:	80 93 0c 02 	sts	0x020C, r24
    4318:	90 93 0d 02 	sts	0x020D, r25
    431c:	a0 93 0e 02 	sts	0x020E, r26
    4320:	b0 93 0f 02 	sts	0x020F, r27
}
    4324:	bf 91       	pop	r27
    4326:	af 91       	pop	r26
    4328:	9f 91       	pop	r25
    432a:	8f 91       	pop	r24
    432c:	0f 90       	pop	r0
    432e:	0f be       	out	0x3f, r0	; 63
    4330:	0f 90       	pop	r0
    4332:	1f 90       	pop	r1
    4334:	18 95       	reti

00004336 <__vector_12>:

/* ************************************************************ */
/* Timer 1 Compare B interrupts with count 1 to start counter 0 */
/* This is defined as start of the measurement second.          */
/* ************************************************************ */
ISR(TIMER1_COMPB_vect, ISR_BLOCK) {
    4336:	1f 92       	push	r1
    4338:	0f 92       	push	r0
    433a:	0f b6       	in	r0, 0x3f	; 63
    433c:	0f 92       	push	r0
    433e:	11 24       	eor	r1, r1
    4340:	8f 93       	push	r24
  TCCR0B = (1<<CS02) | (1<<CS01);	// now start the counter 0 with external input T0
    4342:	86 e0       	ldi	r24, 0x06	; 6
    4344:	85 bd       	out	0x25, r24	; 37
}
    4346:	8f 91       	pop	r24
    4348:	0f 90       	pop	r0
    434a:	0f be       	out	0x3f, r0	; 63
    434c:	0f 90       	pop	r0
    434e:	1f 90       	pop	r1
    4350:	18 95       	reti

00004352 <__vector_11>:

/* ************************************************************ */
/* Timer 1 Compare A interrupt after 1 second to stop counter 0 */
/* ************************************************************ */
ISR(TIMER1_COMPA_vect, ISR_BLOCK) {
    4352:	1f 92       	push	r1
    4354:	0f 92       	push	r0
    4356:	0f b6       	in	r0, 0x3f	; 63
    4358:	0f 92       	push	r0
    435a:	11 24       	eor	r1, r1
  // The TIMER1_COMPB_vect uses one push and one ldi more than this interrupt.
  // Therefore we stop timer 1 first and ajust to same time with wdt_reset();
  wdt_reset();			// for adjusting to same time as TIMER1_COMPB_vect
    435c:	a8 95       	wdr
  TCCR1B = 0;			// stop counter 1
    435e:	10 92 81 00 	sts	0x0081, r1
  TCCR0B = 0;			// stop counter 0
    4362:	15 bc       	out	0x25, r1	; 37
}
    4364:	0f 90       	pop	r0
    4366:	0f be       	out	0x3f, r0	; 63
    4368:	0f 90       	pop	r0
    436a:	1f 90       	pop	r1
    436c:	18 95       	reti

0000436e <__vector_5>:
/* full periods  (no half period)				*/
/* ************************************************************ */


ISR(PCINTx_vect, ISR_BLOCK)
{
    436e:	1f 92       	push	r1
    4370:	0f 92       	push	r0
    4372:	0f b6       	in	r0, 0x3f	; 63
    4374:	0f 92       	push	r0
    4376:	11 24       	eor	r1, r1
    4378:	2f 93       	push	r18
    437a:	3f 93       	push	r19
    437c:	8f 93       	push	r24
    437e:	9f 93       	push	r25
  if (pinchange_count == 0) {
    4380:	20 91 7c 02 	lds	r18, 0x027C
    4384:	30 91 7d 02 	lds	r19, 0x027D
    4388:	21 15       	cp	r18, r1
    438a:	31 05       	cpc	r19, r1
    438c:	11 f4       	brne	.+4      	; 0x4392 <__vector_5+0x24>
     // start the counter 0
     TCCR0B = (1<<CS00);	// start the counter with full CPU clock
    438e:	81 e0       	ldi	r24, 0x01	; 1
    4390:	85 bd       	out	0x25, r24	; 37
  }
  if (pinchange_count >= pinchange_max) {
    4392:	80 91 7a 02 	lds	r24, 0x027A
    4396:	90 91 7b 02 	lds	r25, 0x027B
    439a:	28 17       	cp	r18, r24
    439c:	39 07       	cpc	r19, r25
    439e:	30 f0       	brcs	.+12     	; 0x43ac <__vector_5+0x3e>
     // stop the counter 0, when maximum value has reached.
     TCCR0B = 0;		// stop counter
    43a0:	15 bc       	out	0x25, r1	; 37
     PCMSK_FREQ &= ~(1<<PCINT_FREQ);	// disable monitoring of PD4 PCINT20 or PB0 PCINT8 pin change
    43a2:	80 91 6d 00 	lds	r24, 0x006D
    43a6:	8f 7e       	andi	r24, 0xEF	; 239
    43a8:	80 93 6d 00 	sts	0x006D, r24
//     PCICR &= ~(1<<PCI_ENABLE_BIT);	// disable the interrupt
  }
  pinchange_count++;
    43ac:	2f 5f       	subi	r18, 0xFF	; 255
    43ae:	3f 4f       	sbci	r19, 0xFF	; 255
    43b0:	30 93 7d 02 	sts	0x027D, r19
    43b4:	20 93 7c 02 	sts	0x027C, r18
}
    43b8:	9f 91       	pop	r25
    43ba:	8f 91       	pop	r24
    43bc:	3f 91       	pop	r19
    43be:	2f 91       	pop	r18
    43c0:	0f 90       	pop	r0
    43c2:	0f be       	out	0x3f, r0	; 63
    43c4:	0f 90       	pop	r0
    43c6:	1f 90       	pop	r1
    43c8:	18 95       	reti

000043ca <GetFrequency>:
 #define PCI_CLEAR_BIT PCIF2
 #define PCINTx_vect PCINT2_vect
#endif

#ifdef WITH_MENU
void GetFrequency(uint8_t range) {
    43ca:	a5 e0       	ldi	r26, 0x05	; 5
    43cc:	b0 e0       	ldi	r27, 0x00	; 0
    43ce:	eb ee       	ldi	r30, 0xEB	; 235
    43d0:	f1 e2       	ldi	r31, 0x21	; 33
    43d2:	0c 94 7f 32 	jmp	0x64fe	; 0x64fe <__prologue_saves__>
    FINP_PORT |= (1<<FINP_P1);		// set higher bit of input selection
    message_key_released(L_CRYSTAL_str);	// LF Quarz: in line 1
 }

 #else
  message_key_released(FREQ_str);	// Frequency: in line 1
    43d6:	8b ef       	ldi	r24, 0xFB	; 251
    43d8:	90 e0       	ldi	r25, 0x00	; 0
    43da:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <message_key_released>
    43de:	1b 82       	std	Y+3, r1	; 0x03
     // *************************************************************************
     // *********** straight frequency measurement by counting 1 second *********
     // *************************************************************************
     //set up Counter 0
     // Counter 0 is used to count the external signal connected to T0 (PD4 or PB0)
     FREQINP_DDR &= ~(1<<FREQINP_PIN);	// switch frequency pin to input
    43e0:	54 98       	cbi	0x0a, 4	; 10
     wait1ms();				// let capacitor time to load to 2.4V input
    43e2:	0e 94 69 03 	call	0x6d2	; 0x6d2 <wait1ms>
     TCCR0A = 0; 			// normal operation, no output
    43e6:	14 bc       	out	0x24, r1	; 36
     TCNT0 = 0;				// set counter to zero
    43e8:	16 bc       	out	0x26, r1	; 38
     ext_freq.dw = 0;			// set external frequency to zero
    43ea:	10 92 0c 02 	sts	0x020C, r1
    43ee:	10 92 0d 02 	sts	0x020D, r1
    43f2:	10 92 0e 02 	sts	0x020E, r1
    43f6:	10 92 0f 02 	sts	0x020F, r1
     TIFR0 = (1<<TOV0);			// clear OV interrupt of timer 0
    43fa:	61 e0       	ldi	r22, 0x01	; 1
    43fc:	65 bb       	out	0x15, r22	; 21
     TIMSK0 = (1<<TOIE0);		// enable OV interrupt of timer 0
    43fe:	60 93 6e 00 	sts	0x006E, r22
     // start counter after starting second counter timer 1

     // set up counter 1 to measure one second
     TCCR1A = 0;			// normal operation
    4402:	10 92 80 00 	sts	0x0080, r1
     OCR1A = (F_CPU / 256UL)+1;		// set to 1 second  (counter 0 is started with 1)
    4406:	85 e2       	ldi	r24, 0x25	; 37
    4408:	94 ef       	ldi	r25, 0xF4	; 244
    440a:	90 93 89 00 	sts	0x0089, r25
    440e:	80 93 88 00 	sts	0x0088, r24
     OCR1B = 1;				// start counter 0 with first count
    4412:	e1 e0       	ldi	r30, 0x01	; 1
    4414:	f0 e0       	ldi	r31, 0x00	; 0
    4416:	f0 93 8b 00 	sts	0x008B, r31
    441a:	e0 93 8a 00 	sts	0x008A, r30
     TCNT1 = 0;				// set counter to zero
    441e:	10 92 85 00 	sts	0x0085, r1
    4422:	10 92 84 00 	sts	0x0084, r1
     GTCCR  |= (1<<PSRSYNC);		// reset clock precounter
    4426:	83 b5       	in	r24, 0x23	; 35
    4428:	81 60       	ori	r24, 0x01	; 1
    442a:	83 bd       	out	0x23, r24	; 35
     TIFR1 = (1<<OCF1B) | (1<<OCF1A);	// clear Output compare match
    442c:	f6 e0       	ldi	r31, 0x06	; 6
    442e:	f6 bb       	out	0x16, r31	; 22
     TIMSK1 = (1<<OCIE1B) | (1<<OCIE1A);	// enable the Compare A match and Compare A match interrupt
    4430:	f0 93 6f 00 	sts	0x006F, r31
     sei();				// set interrupt enable
    4434:	78 94       	sei
     TCCR1B = (1<<CS12);		// divide CPU clock by 256, start counter
    4436:	64 e0       	ldi	r22, 0x04	; 4
    4438:	60 93 81 00 	sts	0x0081, r22
    443c:	19 82       	std	Y+1, r1	; 0x01
    443e:	10 e0       	ldi	r17, 0x00	; 0
     // both counter are running now, wait for counter 1 reach OCR1A
     for (ii=0;ii<50;ii++) {
        wait20ms();			// first count of counter 1 (<32us) has started the counter 0
    4440:	0e 94 63 03 	call	0x6c6	; 0x6c6 <wait20ms>
        wdt_reset();
    4444:	a8 95       	wdr
        if (!(RST_PIN_REG & (1<<RST_PIN))) taste = 1;	// user request stop of operation
    4446:	4f 99       	sbic	0x09, 7	; 9
    4448:	02 c0       	rjmp	.+4      	; 0x444e <GetFrequency+0x84>
    444a:	81 e0       	ldi	r24, 0x01	; 1
    444c:	89 83       	std	Y+1, r24	; 0x01
        if (TCCR0B == 0) break;		// timer is stopped by interrupt
    444e:	85 b5       	in	r24, 0x25	; 37
    4450:	88 23       	and	r24, r24
    4452:	19 f0       	breq	.+6      	; 0x445a <GetFrequency+0x90>
     TIFR1 = (1<<OCF1B) | (1<<OCF1A);	// clear Output compare match
     TIMSK1 = (1<<OCIE1B) | (1<<OCIE1A);	// enable the Compare A match and Compare A match interrupt
     sei();				// set interrupt enable
     TCCR1B = (1<<CS12);		// divide CPU clock by 256, start counter
     // both counter are running now, wait for counter 1 reach OCR1A
     for (ii=0;ii<50;ii++) {
    4454:	1f 5f       	subi	r17, 0xFF	; 255
    4456:	12 33       	cpi	r17, 0x32	; 50
    4458:	99 f7       	brne	.-26     	; 0x4440 <GetFrequency+0x76>
        wdt_reset();
        if (!(RST_PIN_REG & (1<<RST_PIN))) taste = 1;	// user request stop of operation
        if (TCCR0B == 0) break;		// timer is stopped by interrupt
     }
     // one second is counted
     TCCR0B = 0;		// stop timer 0, if not stopped by timer 1 compare interrupt
    445a:	15 bc       	out	0x25, r1	; 37
     ext_freq.b[0] = TCNT0;	// add lower 8 bit to get total counts
    445c:	86 b5       	in	r24, 0x26	; 38
    445e:	80 93 0c 02 	sts	0x020C, r24
     lcd_clear_line();
     lcd_line4();
     lcd_clear_line();
     lcd_line2();
 #else
     lcd_clear();		// clear total display
    4462:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
 #endif
     lcd_data('f');
    4466:	86 e6       	ldi	r24, 0x66	; 102
    4468:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     lcd_data('=');
    446c:	8d e3       	ldi	r24, 0x3D	; 61
    446e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     } else {
        // frequency divider is activ
        DisplayValue(ext_freq.dw*FREQ_DIV,0,'H',7);
     }
 #else
     DisplayValue(ext_freq.dw,0,'H',7);
    4472:	60 91 0c 02 	lds	r22, 0x020C
    4476:	70 91 0d 02 	lds	r23, 0x020D
    447a:	80 91 0e 02 	lds	r24, 0x020E
    447e:	90 91 0f 02 	lds	r25, 0x020F
    4482:	40 e0       	ldi	r20, 0x00	; 0
    4484:	28 e4       	ldi	r18, 0x48	; 72
    4486:	07 e0       	ldi	r16, 0x07	; 7
    4488:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
 #endif
     lcd_data('z');
    448c:	8a e7       	ldi	r24, 0x7A	; 122
    448e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        lcd_data('/');		// Frequency divider is activ
     } else {
        lcd_space();		// Frequency divider is not activ
     }
 #endif
     FREQINP_DDR &= ~(1<<FREQINP_PIN);	// switch frequency pin to input
    4492:	54 98       	cbi	0x0a, 4	; 10
     if (TCCR1B != 0) {
    4494:	80 91 81 00 	lds	r24, 0x0081
    4498:	88 23       	and	r24, r24
    449a:	19 f0       	breq	.+6      	; 0x44a2 <GetFrequency+0xd8>
       // Exact 1000ms period is only with "end of period" from timer1 interrupt.
       // When stopped with the for loop, the time is too long because wait call does not
       // respect CPU time used for interrupts and loop itself.
       // For this case show ? behind the Hz. 
       lcd_data('?');
    449c:	8f e3       	ldi	r24, 0x3F	; 63
    449e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     }
     TCCR1B = 0;		// stop timer 1
    44a2:	10 92 81 00 	sts	0x0081, r1
     TIMSK1 = 0;		// disable all timer 1 interrupts
    44a6:	10 92 6f 00 	sts	0x006F, r1
     if ((ext_freq.dw < FMAX_PERIOD) && (ext_freq.dw > 0)) {
    44aa:	20 91 0c 02 	lds	r18, 0x020C
    44ae:	30 91 0d 02 	lds	r19, 0x020D
    44b2:	40 91 0e 02 	lds	r20, 0x020E
    44b6:	50 91 0f 02 	lds	r21, 0x020F
    44ba:	da 01       	movw	r26, r20
    44bc:	c9 01       	movw	r24, r18
    44be:	01 97       	sbiw	r24, 0x01	; 1
    44c0:	a1 09       	sbc	r26, r1
    44c2:	b1 09       	sbc	r27, r1
    44c4:	89 5d       	subi	r24, 0xD9	; 217
    44c6:	91 46       	sbci	r25, 0x61	; 97
    44c8:	a0 40       	sbci	r26, 0x00	; 0
    44ca:	b0 40       	sbci	r27, 0x00	; 0
    44cc:	08 f0       	brcs	.+2      	; 0x44d0 <GetFrequency+0x106>
    44ce:	28 c1       	rjmp	.+592    	; 0x4720 <GetFrequency+0x356>
     // *************************************************************************
     // ******** Period measurement by counting some periods ******************** 
     // *************************************************************************
        pinchange_max = ((10 * (unsigned long)ext_freq.dw) + MHZ_CPU) / MHZ_CPU;	// about 10000000 clock tics
    44d0:	ca 01       	movw	r24, r20
    44d2:	b9 01       	movw	r22, r18
    44d4:	2a e0       	ldi	r18, 0x0A	; 10
    44d6:	30 e0       	ldi	r19, 0x00	; 0
    44d8:	40 e0       	ldi	r20, 0x00	; 0
    44da:	50 e0       	ldi	r21, 0x00	; 0
    44dc:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    44e0:	60 5f       	subi	r22, 0xF0	; 240
    44e2:	7f 4f       	sbci	r23, 0xFF	; 255
    44e4:	8f 4f       	sbci	r24, 0xFF	; 255
    44e6:	9f 4f       	sbci	r25, 0xFF	; 255
    44e8:	14 e0       	ldi	r17, 0x04	; 4
    44ea:	96 95       	lsr	r25
    44ec:	87 95       	ror	r24
    44ee:	77 95       	ror	r23
    44f0:	67 95       	ror	r22
    44f2:	1a 95       	dec	r17
    44f4:	d1 f7       	brne	.-12     	; 0x44ea <GetFrequency+0x120>
        pinchange_max += pinchange_max;	// * 2 for up and down change
    44f6:	66 0f       	add	r22, r22
    44f8:	77 1f       	adc	r23, r23
    44fa:	70 93 7b 02 	sts	0x027B, r23
    44fe:	60 93 7a 02 	sts	0x027A, r22
        FREQINP_DDR &= ~(1<<FREQINP_PIN);	// switch frequency pin to input
    4502:	54 98       	cbi	0x0a, 4	; 10
        wait1ms();			// let capacitor time to load to 2.4V input
    4504:	0e 94 69 03 	call	0x6d2	; 0x6d2 <wait1ms>
        TCNT0 = 0;			// set counter to zero
    4508:	16 bc       	out	0x26, r1	; 38
        ext_freq.dw = 0;		// reset counter to zero
    450a:	10 92 0c 02 	sts	0x020C, r1
    450e:	10 92 0d 02 	sts	0x020D, r1
    4512:	10 92 0e 02 	sts	0x020E, r1
    4516:	10 92 0f 02 	sts	0x020F, r1
        TIFR0 = (1<<TOV0);		// clear OV interrupt
    451a:	f1 e0       	ldi	r31, 0x01	; 1
    451c:	f5 bb       	out	0x15, r31	; 21
        TIMSK0 = (1<<TOIE0);		// enable OV interrupt
    451e:	f0 93 6e 00 	sts	0x006E, r31
        // counter 0 ist started with first pin change interrupt
        pinchange_count = 0;
    4522:	10 92 7d 02 	sts	0x027D, r1
    4526:	10 92 7c 02 	sts	0x027C, r1
        PCIFR  = (1<<PCI_CLEAR_BIT);		// clear Pin Change Status
    452a:	64 e0       	ldi	r22, 0x04	; 4
    452c:	6b bb       	out	0x1b, r22	; 27
        PCICR  |= (1<<PCI_ENABLE_BIT);		// enable pin change interrupt
    452e:	80 91 68 00 	lds	r24, 0x0068
    4532:	84 60       	ori	r24, 0x04	; 4
    4534:	80 93 68 00 	sts	0x0068, r24
        sei();
    4538:	78 94       	sei
        PCMSK_FREQ |= (1<<PCINT_FREQ);	// monitor PD4 PCINT20 or PB0 PCINT8 pin change
    453a:	80 91 6d 00 	lds	r24, 0x006D
    453e:	80 61       	ori	r24, 0x10	; 16
    4540:	80 93 6d 00 	sts	0x006D, r24
    4544:	1a 82       	std	Y+2, r1	; 0x02
        for (ii=0;ii<250;ii++) {
           wait20ms();
    4546:	0e 94 63 03 	call	0x6c6	; 0x6c6 <wait20ms>
           wdt_reset();
    454a:	a8 95       	wdr
           if (!(RST_PIN_REG & (1<<RST_PIN))) taste = 1;	// user request stop of operation
    454c:	4f 99       	sbic	0x09, 7	; 9
    454e:	02 c0       	rjmp	.+4      	; 0x4554 <GetFrequency+0x18a>
    4550:	81 e0       	ldi	r24, 0x01	; 1
    4552:	89 83       	std	Y+1, r24	; 0x01
           if ((PCMSK_FREQ & (1<<PCINT_FREQ)) == 0) break;		// monitoring is disabled by interrupt
    4554:	80 91 6d 00 	lds	r24, 0x006D
    4558:	84 ff       	sbrs	r24, 4
    455a:	05 c0       	rjmp	.+10     	; 0x4566 <GetFrequency+0x19c>
        pinchange_count = 0;
        PCIFR  = (1<<PCI_CLEAR_BIT);		// clear Pin Change Status
        PCICR  |= (1<<PCI_ENABLE_BIT);		// enable pin change interrupt
        sei();
        PCMSK_FREQ |= (1<<PCINT_FREQ);	// monitor PD4 PCINT20 or PB0 PCINT8 pin change
        for (ii=0;ii<250;ii++) {
    455c:	9a 81       	ldd	r25, Y+2	; 0x02
    455e:	9f 5f       	subi	r25, 0xFF	; 255
    4560:	9a 83       	std	Y+2, r25	; 0x02
    4562:	9a 3f       	cpi	r25, 0xFA	; 250
    4564:	81 f7       	brne	.-32     	; 0x4546 <GetFrequency+0x17c>
           wait20ms();
           wdt_reset();
           if (!(RST_PIN_REG & (1<<RST_PIN))) taste = 1;	// user request stop of operation
           if ((PCMSK_FREQ & (1<<PCINT_FREQ)) == 0) break;		// monitoring is disabled by interrupt
        } /* end for ii */
        TCCR0B = 0;		// stop counter
    4566:	15 bc       	out	0x25, r1	; 37
        PCMSK_FREQ &= ~(1<<PCINT_FREQ);		// stop monitor PD4 PCINT20 or PB0 PCINT8 pin change
    4568:	80 91 6d 00 	lds	r24, 0x006D
    456c:	8f 7e       	andi	r24, 0xEF	; 239
    456e:	80 93 6d 00 	sts	0x006D, r24
        PCICR &= ~(1<<PCI_ENABLE_BIT);	// disable the interrupt
    4572:	80 91 68 00 	lds	r24, 0x0068
    4576:	8b 7f       	andi	r24, 0xFB	; 251
    4578:	80 93 68 00 	sts	0x0068, r24
        ext_freq.b[0] = TCNT0;		// add lower 8 bit to get total counts
    457c:	86 b5       	in	r24, 0x26	; 38
    457e:	80 93 0c 02 	sts	0x020C, r24
//        lcd_clear_line();
//        wait50ms();		// let LCD flicker to 
 #ifdef FOUR_LINE_LCD
        lcd_line3();		// use line3 to report the period with 4-line LCD
 #else
        lcd_line2();		// report period on line 2 of 2-line LCD
    4582:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
 #endif
        lcd_data('T');
    4586:	84 e5       	ldi	r24, 0x54	; 84
    4588:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        lcd_data('=');
    458c:	8d e3       	ldi	r24, 0x3D	; 61
    458e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        ext_period = ((unsigned long long)ext_freq.dw * (125*200)) / pinchange_max;
    4592:	e0 91 7a 02 	lds	r30, 0x027A
    4596:	f0 91 7b 02 	lds	r31, 0x027B
    459a:	fd 83       	std	Y+5, r31	; 0x05
    459c:	ec 83       	std	Y+4, r30	; 0x04
    459e:	a0 90 0c 02 	lds	r10, 0x020C
    45a2:	b0 90 0d 02 	lds	r11, 0x020D
    45a6:	c0 90 0e 02 	lds	r12, 0x020E
    45aa:	d0 90 0f 02 	lds	r13, 0x020F
    45ae:	95 01       	movw	r18, r10
    45b0:	a6 01       	movw	r20, r12
    45b2:	60 e0       	ldi	r22, 0x00	; 0
    45b4:	70 e0       	ldi	r23, 0x00	; 0
    45b6:	80 e0       	ldi	r24, 0x00	; 0
    45b8:	90 e0       	ldi	r25, 0x00	; 0
    45ba:	a8 ea       	ldi	r26, 0xA8	; 168
    45bc:	aa 2e       	mov	r10, r26
    45be:	f1 e6       	ldi	r31, 0x61	; 97
    45c0:	bf 2e       	mov	r11, r31
    45c2:	cc 24       	eor	r12, r12
    45c4:	dd 24       	eor	r13, r13
    45c6:	ee 24       	eor	r14, r14
    45c8:	ff 24       	eor	r15, r15
    45ca:	00 e0       	ldi	r16, 0x00	; 0
    45cc:	10 e0       	ldi	r17, 0x00	; 0
    45ce:	0e 94 80 2a 	call	0x5500	; 0x5500 <__muldi3>
    45d2:	ec 81       	ldd	r30, Y+4	; 0x04
    45d4:	fd 81       	ldd	r31, Y+5	; 0x05
    45d6:	5f 01       	movw	r10, r30
    45d8:	0e 94 7b 2b 	call	0x56f6	; 0x56f6 <__udivdi3>
    45dc:	72 2e       	mov	r7, r18
    45de:	23 2e       	mov	r2, r19
    45e0:	94 2e       	mov	r9, r20
    45e2:	85 2e       	mov	r8, r21
    45e4:	66 2e       	mov	r6, r22
    45e6:	57 2e       	mov	r5, r23
    45e8:	48 2e       	mov	r4, r24
    45ea:	39 2e       	mov	r3, r25
        if ((FDIV_PORT&(1<<FDIV_PIN)) != 0) {
           // frequency divider is activ, period is measured too long
           ext_period = ext_period / FREQ_DIV;
        }
 #endif
        if (pinchange_max > 127) {
    45ec:	8c 81       	ldd	r24, Y+4	; 0x04
    45ee:	9d 81       	ldd	r25, Y+5	; 0x05
    45f0:	80 38       	cpi	r24, 0x80	; 128
    45f2:	91 05       	cpc	r25, r1
    45f4:	30 f0       	brcs	.+12     	; 0x4602 <GetFrequency+0x238>
           DisplayValue(ext_period,-11,'s',7);	// show period converted to 0.01ns units
    45f6:	67 2d       	mov	r22, r7
    45f8:	72 2d       	mov	r23, r2
    45fa:	89 2d       	mov	r24, r9
    45fc:	98 2d       	mov	r25, r8
    45fe:	45 ef       	ldi	r20, 0xF5	; 245
    4600:	16 c0       	rjmp	.+44     	; 0x462e <GetFrequency+0x264>
        } else {
           //prevent overflow of 32-Bit
           DisplayValue((unsigned long)(ext_period/100),-9,'s',7);	// show period converted to 1ns units
    4602:	27 2d       	mov	r18, r7
    4604:	32 2d       	mov	r19, r2
    4606:	49 2d       	mov	r20, r9
    4608:	58 2d       	mov	r21, r8
    460a:	66 2d       	mov	r22, r6
    460c:	75 2d       	mov	r23, r5
    460e:	84 2d       	mov	r24, r4
    4610:	93 2d       	mov	r25, r3
    4612:	e4 e6       	ldi	r30, 0x64	; 100
    4614:	ae 2e       	mov	r10, r30
    4616:	bb 24       	eor	r11, r11
    4618:	cc 24       	eor	r12, r12
    461a:	dd 24       	eor	r13, r13
    461c:	ee 24       	eor	r14, r14
    461e:	ff 24       	eor	r15, r15
    4620:	00 e0       	ldi	r16, 0x00	; 0
    4622:	10 e0       	ldi	r17, 0x00	; 0
    4624:	0e 94 7b 2b 	call	0x56f6	; 0x56f6 <__udivdi3>
    4628:	b9 01       	movw	r22, r18
    462a:	ca 01       	movw	r24, r20
    462c:	47 ef       	ldi	r20, 0xF7	; 247
    462e:	23 e7       	ldi	r18, 0x73	; 115
    4630:	07 e0       	ldi	r16, 0x07	; 7
    4632:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
        }
        if (ii == 250) {
    4636:	9a 81       	ldd	r25, Y+2	; 0x02
    4638:	9a 3f       	cpi	r25, 0xFA	; 250
    463a:	21 f4       	brne	.+8      	; 0x4644 <GetFrequency+0x27a>
           lcd_data('?');		// wait loop has regular finished
    463c:	8f e3       	ldi	r24, 0x3F	; 63
    463e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
    4642:	6e c0       	rjmp	.+220    	; 0x4720 <GetFrequency+0x356>
        } else {
           if (ext_period > 249500) {
    4644:	33 20       	and	r3, r3
    4646:	c1 f4       	brne	.+48     	; 0x4678 <GetFrequency+0x2ae>
    4648:	44 20       	and	r4, r4
    464a:	b1 f4       	brne	.+44     	; 0x4678 <GetFrequency+0x2ae>
    464c:	55 20       	and	r5, r5
    464e:	a1 f4       	brne	.+40     	; 0x4678 <GetFrequency+0x2ae>
    4650:	66 20       	and	r6, r6
    4652:	91 f4       	brne	.+36     	; 0x4678 <GetFrequency+0x2ae>
    4654:	88 20       	and	r8, r8
    4656:	81 f4       	brne	.+32     	; 0x4678 <GetFrequency+0x2ae>
    4658:	e3 e0       	ldi	r30, 0x03	; 3
    465a:	e9 15       	cp	r30, r9
    465c:	68 f0       	brcs	.+26     	; 0x4678 <GetFrequency+0x2ae>
    465e:	9e 16       	cp	r9, r30
    4660:	09 f0       	breq	.+2      	; 0x4664 <GetFrequency+0x29a>
    4662:	5e c0       	rjmp	.+188    	; 0x4720 <GetFrequency+0x356>
    4664:	fe ec       	ldi	r31, 0xCE	; 206
    4666:	f2 15       	cp	r31, r2
    4668:	38 f0       	brcs	.+14     	; 0x4678 <GetFrequency+0x2ae>
    466a:	2f 16       	cp	r2, r31
    466c:	09 f0       	breq	.+2      	; 0x4670 <GetFrequency+0x2a6>
    466e:	58 c0       	rjmp	.+176    	; 0x4720 <GetFrequency+0x356>
    4670:	6c e9       	ldi	r22, 0x9C	; 156
    4672:	67 15       	cp	r22, r7
    4674:	08 f0       	brcs	.+2      	; 0x4678 <GetFrequency+0x2ae>
    4676:	54 c0       	rjmp	.+168    	; 0x4720 <GetFrequency+0x356>
 #ifdef FOUR_LINE_LCD
              lcd_line4();		// use line 4 of 4-line LCD to report the computed frequency
 #else
              lcd_line1();		// overwrite line 1 of 2-line LCD to report the computed frequency
    4678:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
 #endif
              lcd_data('f');
    467c:	86 e6       	ldi	r24, 0x66	; 102
    467e:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
              lcd_data('=');
    4682:	8d e3       	ldi	r24, 0x3D	; 61
    4684:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
              if (ext_period > 1000000000) {
    4688:	33 20       	and	r3, r3
    468a:	b9 f4       	brne	.+46     	; 0x46ba <GetFrequency+0x2f0>
    468c:	44 20       	and	r4, r4
    468e:	a9 f4       	brne	.+42     	; 0x46ba <GetFrequency+0x2f0>
    4690:	55 20       	and	r5, r5
    4692:	99 f4       	brne	.+38     	; 0x46ba <GetFrequency+0x2f0>
    4694:	66 20       	and	r6, r6
    4696:	89 f4       	brne	.+34     	; 0x46ba <GetFrequency+0x2f0>
    4698:	8b e3       	ldi	r24, 0x3B	; 59
    469a:	88 15       	cp	r24, r8
    469c:	70 f0       	brcs	.+28     	; 0x46ba <GetFrequency+0x2f0>
    469e:	88 16       	cp	r8, r24
    46a0:	11 f5       	brne	.+68     	; 0x46e6 <GetFrequency+0x31c>
    46a2:	9a e9       	ldi	r25, 0x9A	; 154
    46a4:	99 15       	cp	r25, r9
    46a6:	48 f0       	brcs	.+18     	; 0x46ba <GetFrequency+0x2f0>
    46a8:	99 16       	cp	r9, r25
    46aa:	e9 f4       	brne	.+58     	; 0x46e6 <GetFrequency+0x31c>
    46ac:	ea ec       	ldi	r30, 0xCA	; 202
    46ae:	e2 15       	cp	r30, r2
    46b0:	20 f0       	brcs	.+8      	; 0x46ba <GetFrequency+0x2f0>
    46b2:	2e 16       	cp	r2, r30
    46b4:	c1 f4       	brne	.+48     	; 0x46e6 <GetFrequency+0x31c>
    46b6:	77 20       	and	r7, r7
    46b8:	b1 f0       	breq	.+44     	; 0x46e6 <GetFrequency+0x31c>
                 // frequency in 0.000001Hz (1e11*1e6)/(0.01ns count)
                 freq_from_per = (unsigned long long)(100000000000000000) / ext_period;
                 DisplayValue(freq_from_per,-6,'H',7);  // display with  0.000001 Hz resolution
    46ba:	20 e0       	ldi	r18, 0x00	; 0
    46bc:	30 e0       	ldi	r19, 0x00	; 0
    46be:	4a e8       	ldi	r20, 0x8A	; 138
    46c0:	5d e5       	ldi	r21, 0x5D	; 93
    46c2:	68 e7       	ldi	r22, 0x78	; 120
    46c4:	75 e4       	ldi	r23, 0x45	; 69
    46c6:	83 e6       	ldi	r24, 0x63	; 99
    46c8:	91 e0       	ldi	r25, 0x01	; 1
    46ca:	a7 2c       	mov	r10, r7
    46cc:	b2 2c       	mov	r11, r2
    46ce:	c9 2c       	mov	r12, r9
    46d0:	d8 2c       	mov	r13, r8
    46d2:	e6 2c       	mov	r14, r6
    46d4:	f5 2c       	mov	r15, r5
    46d6:	04 2d       	mov	r16, r4
    46d8:	13 2d       	mov	r17, r3
    46da:	0e 94 7b 2b 	call	0x56f6	; 0x56f6 <__udivdi3>
    46de:	b9 01       	movw	r22, r18
    46e0:	ca 01       	movw	r24, r20
    46e2:	4a ef       	ldi	r20, 0xFA	; 250
    46e4:	15 c0       	rjmp	.+42     	; 0x4710 <GetFrequency+0x346>
              } else {
                 // prevent unsigned long overflow, scale to 0.0001 Hz
                 // frequency in 0.0001Hz (1e11*1e4)/(0.01ns count)
                 freq_from_per = (unsigned long long)(1000000000000000) / ext_period;
                 DisplayValue(freq_from_per,-4,'H',7);  // display with  0.0001 Hz resolution
    46e6:	20 e0       	ldi	r18, 0x00	; 0
    46e8:	30 e8       	ldi	r19, 0x80	; 128
    46ea:	46 ec       	ldi	r20, 0xC6	; 198
    46ec:	54 ea       	ldi	r21, 0xA4	; 164
    46ee:	6e e7       	ldi	r22, 0x7E	; 126
    46f0:	7d e8       	ldi	r23, 0x8D	; 141
    46f2:	83 e0       	ldi	r24, 0x03	; 3
    46f4:	90 e0       	ldi	r25, 0x00	; 0
    46f6:	a7 2c       	mov	r10, r7
    46f8:	b2 2c       	mov	r11, r2
    46fa:	c9 2c       	mov	r12, r9
    46fc:	d8 2c       	mov	r13, r8
    46fe:	ee 24       	eor	r14, r14
    4700:	ff 24       	eor	r15, r15
    4702:	00 e0       	ldi	r16, 0x00	; 0
    4704:	10 e0       	ldi	r17, 0x00	; 0
    4706:	0e 94 7b 2b 	call	0x56f6	; 0x56f6 <__udivdi3>
    470a:	b9 01       	movw	r22, r18
    470c:	ca 01       	movw	r24, r20
    470e:	4c ef       	ldi	r20, 0xFC	; 252
    4710:	28 e4       	ldi	r18, 0x48	; 72
    4712:	07 e0       	ldi	r16, 0x07	; 7
    4714:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
              }
              lcd_data('z');
    4718:	8a e7       	ldi	r24, 0x7A	; 122
    471a:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
              FREQINP_DDR &= ~(1<<FREQINP_PIN);	// switch frequency pin to input
    471e:	54 98       	cbi	0x0a, 4	; 10
        }
     }
//     wait_about2s();
 #endif
//     taste += wait_for_key_ms(SHORT_WAIT_TIME/2);
     TIMSK0 = 0;		// disable all timer 0 interrupts
    4720:	10 92 6e 00 	sts	0x006E, r1
     taste += wait_for_key_ms(2000);
    4724:	80 ed       	ldi	r24, 0xD0	; 208
    4726:	97 e0       	ldi	r25, 0x07	; 7
    4728:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
 #ifdef WITH_ROTARY_SWITCH
     if ((taste != 0) || (rotary.incre > 2)) break;
 #else
     if (taste != 0) break;
    472c:	f9 81       	ldd	r31, Y+1	; 0x01
    472e:	f8 0f       	add	r31, r24
    4730:	31 f4       	brne	.+12     	; 0x473e <GetFrequency+0x374>

 #else
  message_key_released(FREQ_str);	// Frequency: in line 1
 #endif
  taste = 0;				// reset flag for key pressed
  for (mm=0;mm<240;mm++) {
    4732:	6b 81       	ldd	r22, Y+3	; 0x03
    4734:	6f 5f       	subi	r22, 0xFF	; 255
    4736:	6b 83       	std	Y+3, r22	; 0x03
    4738:	60 3f       	cpi	r22, 0xF0	; 240
    473a:	09 f0       	breq	.+2      	; 0x473e <GetFrequency+0x374>
    473c:	51 ce       	rjmp	.-862    	; 0x43e0 <GetFrequency+0x16>
     if (taste != 0) break;
 #endif
  }  /* end for mm  */
 
  return;
 } // end GetFrequency()
    473e:	25 96       	adiw	r28, 0x05	; 5
    4740:	e2 e1       	ldi	r30, 0x12	; 18
    4742:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__epilogue_restores__>

00004746 <show_vext>:
     }
     if (key_pressed == 0) key_long_pressed = 0; //reset the key long pressed counter
     if (key_long_pressed > 4) break;	// five seconds end the loop
  }  /* end for times */
 #endif  /* WITH_VEXT */
} /* end show_vext() */
    4746:	08 95       	ret

00004748 <do_10bit_PWM>:
/* do_10bit PWM                                        */
/* a short key press increase the duty cycle with 1%   */
/* a longer key press incrrase with 10%                */
/* a very long key press returns to menue              */
/* *************************************************** */
void do_10bit_PWM() {
    4748:	a4 e0       	ldi	r26, 0x04	; 4
    474a:	b0 e0       	ldi	r27, 0x00	; 0
    474c:	ea ea       	ldi	r30, 0xAA	; 170
    474e:	f3 e2       	ldi	r31, 0x23	; 35
    4750:	0c 94 89 32 	jmp	0x6512	; 0x6512 <__prologue_saves__+0x14>
  uint8_t key_pressed;
  uint8_t percent;		// requestet duty-cycle in %
  uint8_t old_perc;		// old duty-cycle in %
  unsigned int pwm_flip;	// value for counter to flip the state
  message_key_released(PWM_10bit_str);	// display PWM-Generator and wait for key released
    4754:	8e e2       	ldi	r24, 0x2E	; 46
    4756:	91 e0       	ldi	r25, 0x01	; 1
    4758:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <message_key_released>
  // OC1B is connected with 680 Ohm resistor to TP2 (middle test pin) 
  TCCR1A = (1<<COM1B1) | (0<<COM1B0) | (1<<WGM11) | (1<<WGM10); // fast PWM mode, count to 10 bit
    475c:	83 e2       	ldi	r24, 0x23	; 35
    475e:	80 93 80 00 	sts	0x0080, r24
  TIMSK1 = 0;		// no interrupt used
    4762:	10 92 6f 00 	sts	0x006F, r1
  OCR1A = 1;		// highest frequency
    4766:	81 e0       	ldi	r24, 0x01	; 1
    4768:	90 e0       	ldi	r25, 0x00	; 0
    476a:	90 93 89 00 	sts	0x0089, r25
    476e:	80 93 88 00 	sts	0x0088, r24
  OCR1B	= 0xff;		// toggle OC1B at this count
    4772:	8f ef       	ldi	r24, 0xFF	; 255
    4774:	90 e0       	ldi	r25, 0x00	; 0
    4776:	90 93 8b 00 	sts	0x008B, r25
    477a:	80 93 8a 00 	sts	0x008A, r24
  TIFR1 = (1<<OCF1A) | (1<<OCF1A) | (1<<TOV1);	// reset interrupt flags
    477e:	83 e0       	ldi	r24, 0x03	; 3
    4780:	86 bb       	out	0x16, r24	; 22
  TCCR1C = 0;
    4782:	10 92 82 00 	sts	0x0082, r1

  R_PORT = 0;		// set all resistor port outputs to GND
    4786:	15 b8       	out	0x05, r1	; 5
#if PROCESSOR_TYP == 644
  R_DDR = (1<<PIN_RL1) | (1<<PIN_RL2) | (1<<PIN_RL3);		// set TP1, DDD4(TP2) and TP3 to output
#else
  R_DDR = (1<<PIN_RL1) | (1<<PIN_RL3);		// set TP1 and TP3 to output
    4788:	81 e1       	ldi	r24, 0x11	; 17
    478a:	84 b9       	out	0x04, r24	; 4
#endif
  ADC_PORT = TXD_VAL;
    478c:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = (1<<TP1) | TXD_MSK;			//connect TP1 to GND
    478e:	81 e0       	ldi	r24, 0x01	; 1
    4790:	87 b9       	out	0x07, r24	; 7
  DDRB  |= (1<<DDB2);	// set output enable
    4792:	22 9a       	sbi	0x04, 2	; 4
  TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4794:	89 e0       	ldi	r24, 0x09	; 9
    4796:	80 93 81 00 	sts	0x0081, r24
    479a:	dd 24       	eor	r13, r13
    479c:	1a e0       	ldi	r17, 0x0A	; 10
    479e:	00 e0       	ldi	r16, 0x00	; 0
    47a0:	cc 24       	eor	r12, r12
  for (times=0; times<240; times++) 
#else
  while (1)			/* wait endless without option POWER_OFF */
#endif
  {
     if (percent != old_perc) {
    47a2:	10 17       	cp	r17, r16
    47a4:	09 f4       	brne	.+2      	; 0x47a8 <do_10bit_PWM+0x60>
    47a6:	49 c0       	rjmp	.+146    	; 0x483a <do_10bit_PWM+0xf2>
        // new duty cycle is requested
        if (percent >= 100) {
    47a8:	14 36       	cpi	r17, 0x64	; 100
    47aa:	08 f0       	brcs	.+2      	; 0x47ae <do_10bit_PWM+0x66>
           percent -= 100;		//reset to 0 percent or higher
    47ac:	14 56       	subi	r17, 0x64	; 100
        }
        pwm_flip = (((unsigned long)0x3ff * percent) + 50) / 100;
    47ae:	61 2f       	mov	r22, r17
    47b0:	70 e0       	ldi	r23, 0x00	; 0
    47b2:	80 e0       	ldi	r24, 0x00	; 0
    47b4:	90 e0       	ldi	r25, 0x00	; 0
    47b6:	2f ef       	ldi	r18, 0xFF	; 255
    47b8:	33 e0       	ldi	r19, 0x03	; 3
    47ba:	40 e0       	ldi	r20, 0x00	; 0
    47bc:	50 e0       	ldi	r21, 0x00	; 0
    47be:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    47c2:	6e 5c       	subi	r22, 0xCE	; 206
    47c4:	7f 4f       	sbci	r23, 0xFF	; 255
    47c6:	8f 4f       	sbci	r24, 0xFF	; 255
    47c8:	9f 4f       	sbci	r25, 0xFF	; 255
    47ca:	24 e6       	ldi	r18, 0x64	; 100
    47cc:	30 e0       	ldi	r19, 0x00	; 0
    47ce:	40 e0       	ldi	r20, 0x00	; 0
    47d0:	50 e0       	ldi	r21, 0x00	; 0
    47d2:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    47d6:	79 01       	movw	r14, r18
        OCR1B = pwm_flip;		// new percentage
    47d8:	30 93 8b 00 	sts	0x008B, r19
    47dc:	20 93 8a 00 	sts	0x008A, r18
        lcd_line2();		// set cursor to begin of line 2
    47e0:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        lcd_clear_line();	// clear line 2
    47e4:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
        lcd_line2();		// set cursor to row 1 of line 2
    47e8:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
        DisplayValue((((unsigned long)pwm_flip * 1000) + 0x1ff) / 0x3ff,-1,'%',5);
    47ec:	c7 01       	movw	r24, r14
    47ee:	a0 e0       	ldi	r26, 0x00	; 0
    47f0:	b0 e0       	ldi	r27, 0x00	; 0
    47f2:	89 83       	std	Y+1, r24	; 0x01
    47f4:	9a 83       	std	Y+2, r25	; 0x02
    47f6:	ab 83       	std	Y+3, r26	; 0x03
    47f8:	bc 83       	std	Y+4, r27	; 0x04
    47fa:	bc 01       	movw	r22, r24
    47fc:	cd 01       	movw	r24, r26
    47fe:	28 ee       	ldi	r18, 0xE8	; 232
    4800:	33 e0       	ldi	r19, 0x03	; 3
    4802:	40 e0       	ldi	r20, 0x00	; 0
    4804:	50 e0       	ldi	r21, 0x00	; 0
    4806:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    480a:	61 50       	subi	r22, 0x01	; 1
    480c:	7e 4f       	sbci	r23, 0xFE	; 254
    480e:	8f 4f       	sbci	r24, 0xFF	; 255
    4810:	9f 4f       	sbci	r25, 0xFF	; 255
    4812:	2f ef       	ldi	r18, 0xFF	; 255
    4814:	33 e0       	ldi	r19, 0x03	; 3
    4816:	40 e0       	ldi	r20, 0x00	; 0
    4818:	50 e0       	ldi	r21, 0x00	; 0
    481a:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    481e:	ca 01       	movw	r24, r20
    4820:	b9 01       	movw	r22, r18
    4822:	4f ef       	ldi	r20, 0xFF	; 255
    4824:	25 e2       	ldi	r18, 0x25	; 37
    4826:	05 e0       	ldi	r16, 0x05	; 5
    4828:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
           lcd_data('0'+rotary.state[kk]);	// debugging output of rotary state
           kk = (kk + 1) & ROT_MSK;
        } while (kk != rotary.ind);
#endif
        old_perc = percent;	// update the old duty cycle
        if (key_pressed > 40) {
    482c:	98 e2       	ldi	r25, 0x28	; 40
    482e:	9d 15       	cp	r25, r13
    4830:	18 f4       	brcc	.+6      	; 0x4838 <do_10bit_PWM+0xf0>
           wait_about300ms();	// wait some time to release the button
    4832:	8c e3       	ldi	r24, 0x3C	; 60
    4834:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
    4838:	01 2f       	mov	r16, r17
        }
     } /* end if percent != old_perc */
     key_pressed = wait_for_key_ms(1600);
    483a:	80 e4       	ldi	r24, 0x40	; 64
    483c:	96 e0       	ldi	r25, 0x06	; 6
    483e:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
    4842:	d8 2e       	mov	r13, r24
     if(key_pressed > 130) break;	// more than 1.3 seconds
    4844:	a2 e8       	ldi	r26, 0x82	; 130
    4846:	a8 17       	cp	r26, r24
    4848:	70 f0       	brcs	.+28     	; 0x4866 <do_10bit_PWM+0x11e>
        percent += rotary.count;		// increase the duty cycle by rotary.count
     } else {
        percent += (100 + rotary.count);	// decrease the duty cycle by rotary.count
     }
#endif
     if (key_pressed > 50) {
    484a:	b2 e3       	ldi	r27, 0x32	; 50
    484c:	b8 17       	cp	r27, r24
    484e:	10 f4       	brcc	.+4      	; 0x4854 <do_10bit_PWM+0x10c>
        percent += 10;		// duty cycle will be increased with 10
    4850:	16 5f       	subi	r17, 0xF6	; 246
    4852:	03 c0       	rjmp	.+6      	; 0x485a <do_10bit_PWM+0x112>
     } else {
        if (key_pressed > 0) percent += 1;	// duty cycle will be increased with 1
    4854:	88 23       	and	r24, r24
    4856:	11 f0       	breq	.+4      	; 0x485c <do_10bit_PWM+0x114>
    4858:	1f 5f       	subi	r17, 0xFF	; 255
    485a:	cc 24       	eor	r12, r12
  key_pressed = 0;
  old_perc = 0;
  percent = 10;
#ifdef POWER_OFF
  uint8_t times;		// time limit
  for (times=0; times<240; times++) 
    485c:	c3 94       	inc	r12
    485e:	ef ee       	ldi	r30, 0xEF	; 239
    4860:	ec 15       	cp	r30, r12
    4862:	08 f0       	brcs	.+2      	; 0x4866 <do_10bit_PWM+0x11e>
    4864:	9e cf       	rjmp	.-196    	; 0x47a2 <do_10bit_PWM+0x5a>
     if (key_pressed > 0) times = 0;		//reset the loop counter, operator is active
 #endif
#endif
  } /* end for times */

  ADC_DDR =  TXD_MSK;	// disconnect TP1 
    4866:	17 b8       	out	0x07, r1	; 7
  TCCR1B = 0;		// stop counter
    4868:	10 92 81 00 	sts	0x0081, r1
  TCCR1A = 0;		// stop counter
    486c:	10 92 80 00 	sts	0x0080, r1
  R_DDR = 0;		// switch resistor ports to Input
    4870:	14 b8       	out	0x04, r1	; 4
  DDRB  &= ~(1<<DDB2);	// disable output 
    4872:	22 98       	cbi	0x04, 2	; 4
} /* end do_10bit_PWM */
    4874:	24 96       	adiw	r28, 0x04	; 4
    4876:	e8 e0       	ldi	r30, 0x08	; 8
    4878:	0c 94 a5 32 	jmp	0x654a	; 0x654a <__epilogue_restores__+0x14>

0000487c <switch_frequency>:
} /* end make frequency */

/* *************************************************** */
/* switch to a new frequency number and write actual frequency to LCD */
/* *************************************************** */
void switch_frequency(uint8_t freq_num) {
    487c:	0f 93       	push	r16
  if (freq_num > MAX_FREQ_NR) freq_num -= (MAX_FREQ_NR + 1);
    487e:	84 31       	cpi	r24, 0x14	; 20
    4880:	08 f0       	brcs	.+2      	; 0x4884 <switch_frequency+0x8>
    4882:	84 51       	subi	r24, 0x14	; 20
  if (freq_num == 19) {
    4884:	83 31       	cpi	r24, 0x13	; 19
    4886:	71 f4       	brne	.+28     	; 0x48a4 <switch_frequency+0x28>
         // 2 MHz
 #undef F_TIM1
 #define F_TIM1 (F_CPU)
 #define DIVIDER  ((F_TIM1+2000000) / (2*2000000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4888:	89 e0       	ldi	r24, 0x09	; 9
    488a:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    488e:	83 e0       	ldi	r24, 0x03	; 3
    4890:	90 e0       	ldi	r25, 0x00	; 0
    4892:	90 93 89 00 	sts	0x0089, r25
    4896:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500UL) + (DIVIDER / 2)) / DIVIDER,-3,'H',7);
    489a:	60 e0       	ldi	r22, 0x00	; 0
    489c:	74 e9       	ldi	r23, 0x94	; 148
    489e:	85 e3       	ldi	r24, 0x35	; 53
    48a0:	97 e7       	ldi	r25, 0x77	; 119
    48a2:	4f c0       	rjmp	.+158    	; 0x4942 <switch_frequency+0xc6>
  }
       // 1333.333kHz
  if (freq_num == 18) {
    48a4:	82 31       	cpi	r24, 0x12	; 18
    48a6:	71 f4       	brne	.+28     	; 0x48c4 <switch_frequency+0x48>
         // 1 MHz
 #undef F_TIM1
 #define F_TIM1 (F_CPU)
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+1000000) / (2*1000000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    48a8:	89 e0       	ldi	r24, 0x09	; 9
    48aa:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    48ae:	87 e0       	ldi	r24, 0x07	; 7
    48b0:	90 e0       	ldi	r25, 0x00	; 0
    48b2:	90 93 89 00 	sts	0x0089, r25
    48b6:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500UL) + (DIVIDER / 2)) / DIVIDER,-3,'H',7);
    48ba:	60 e0       	ldi	r22, 0x00	; 0
    48bc:	7a ec       	ldi	r23, 0xCA	; 202
    48be:	8a e9       	ldi	r24, 0x9A	; 154
    48c0:	9b e3       	ldi	r25, 0x3B	; 59
    48c2:	3f c0       	rjmp	.+126    	; 0x4942 <switch_frequency+0xc6>
  }
       // 800kHz, 666.666kHz
  if (freq_num == 17) {
    48c4:	81 31       	cpi	r24, 0x11	; 17
    48c6:	71 f4       	brne	.+28     	; 0x48e4 <switch_frequency+0x68>
          // 500 kHz
 #undef F_TIM1
 #define F_TIM1 (F_CPU)
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+500000) / (2*500000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    48c8:	89 e0       	ldi	r24, 0x09	; 9
    48ca:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    48ce:	8f e0       	ldi	r24, 0x0F	; 15
    48d0:	90 e0       	ldi	r25, 0x00	; 0
    48d2:	90 93 89 00 	sts	0x0089, r25
    48d6:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500UL) + (DIVIDER / 2)) / DIVIDER,-3,'H',7);
    48da:	60 e0       	ldi	r22, 0x00	; 0
    48dc:	75 e6       	ldi	r23, 0x65	; 101
    48de:	8d ec       	ldi	r24, 0xCD	; 205
    48e0:	9d e1       	ldi	r25, 0x1D	; 29
    48e2:	2f c0       	rjmp	.+94     	; 0x4942 <switch_frequency+0xc6>
  }
       // 444.444kHz, 400kHz, 362.636kHz, 333.333kHz, 307.692kHz 285.714kHz
  if (freq_num == 16) {
    48e4:	80 31       	cpi	r24, 0x10	; 16
    48e6:	71 f4       	brne	.+28     	; 0x4904 <switch_frequency+0x88>
         // 250 kHz
 #undef F_TIM1
 #define F_TIM1 (F_CPU)
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+250000) / (2*250000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    48e8:	89 e0       	ldi	r24, 0x09	; 9
    48ea:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    48ee:	8f e1       	ldi	r24, 0x1F	; 31
    48f0:	90 e0       	ldi	r25, 0x00	; 0
    48f2:	90 93 89 00 	sts	0x0089, r25
    48f6:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500UL) + (DIVIDER / 2)) / DIVIDER,-3,'H',7);
    48fa:	60 e8       	ldi	r22, 0x80	; 128
    48fc:	72 eb       	ldi	r23, 0xB2	; 178
    48fe:	86 ee       	ldi	r24, 0xE6	; 230
    4900:	9e e0       	ldi	r25, 0x0E	; 14
    4902:	1f c0       	rjmp	.+62     	; 0x4942 <switch_frequency+0xc6>
  }
       // 235.294kHz, 222.222kHz, 210.526kHz, 200kHz, 190.476kHz, 181.818kHz, 173.913kHz, 166.666kHz
       // 160kHz, 153.846kHz, 148.148kHz, 142.857kHz, 137.931kHz, 133.333kHz, 129.032kHz, 125kHz,
       // (33) 121.212kHz, 117.647kHz, 114.285kHz, 111.111kHz, 108.108kHz, 105.263kHz , 102.564kHz 
  if (freq_num == 15) {
    4904:	8f 30       	cpi	r24, 0x0F	; 15
    4906:	71 f4       	brne	.+28     	; 0x4924 <switch_frequency+0xa8>
         // 153.6 kHz  (Baud rate clock for 9600 baud)
 #undef F_TIM1
 #define F_TIM1 (F_CPU)
 #undef DIVIDER
 #define DIVIDER ((F_TIM1+153600) / (2*153600UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4908:	89 e0       	ldi	r24, 0x09	; 9
    490a:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    490e:	83 e3       	ldi	r24, 0x33	; 51
    4910:	90 e0       	ldi	r25, 0x00	; 0
    4912:	90 93 89 00 	sts	0x0089, r25
    4916:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500UL) + (DIVIDER / 2)) / DIVIDER,-3,'H',7);
    491a:	6a e8       	ldi	r22, 0x8A	; 138
    491c:	71 e8       	ldi	r23, 0x81	; 129
    491e:	8b e2       	ldi	r24, 0x2B	; 43
    4920:	99 e0       	ldi	r25, 0x09	; 9
    4922:	0f c0       	rjmp	.+30     	; 0x4942 <switch_frequency+0xc6>
  }
  if (freq_num == 14) {
    4924:	8e 30       	cpi	r24, 0x0E	; 14
    4926:	79 f4       	brne	.+30     	; 0x4946 <switch_frequency+0xca>
          // 100 kHz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+100000) / (2*100000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4928:	89 e0       	ldi	r24, 0x09	; 9
    492a:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    492e:	8f e4       	ldi	r24, 0x4F	; 79
    4930:	90 e0       	ldi	r25, 0x00	; 0
    4932:	90 93 89 00 	sts	0x0089, r25
    4936:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500UL) + (DIVIDER / 2)) / DIVIDER,-3,'H',7);
    493a:	60 e0       	ldi	r22, 0x00	; 0
    493c:	71 ee       	ldi	r23, 0xE1	; 225
    493e:	85 ef       	ldi	r24, 0xF5	; 245
    4940:	95 e0       	ldi	r25, 0x05	; 5
    4942:	4d ef       	ldi	r20, 0xFD	; 253
    4944:	de c0       	rjmp	.+444    	; 0x4b02 <switch_frequency+0x286>
  }
  if (freq_num == 13) {
    4946:	8d 30       	cpi	r24, 0x0D	; 13
    4948:	71 f4       	brne	.+28     	; 0x4966 <switch_frequency+0xea>
          // 50 kHz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+50000) / (2*50000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    494a:	89 e0       	ldi	r24, 0x09	; 9
    494c:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4950:	8f e9       	ldi	r24, 0x9F	; 159
    4952:	90 e0       	ldi	r25, 0x00	; 0
    4954:	90 93 89 00 	sts	0x0089, r25
    4958:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 5000UL) + (DIVIDER / 2)) / DIVIDER,-4,'H',7);
    495c:	60 e0       	ldi	r22, 0x00	; 0
    495e:	75 e6       	ldi	r23, 0x65	; 101
    4960:	8d ec       	ldi	r24, 0xCD	; 205
    4962:	9d e1       	ldi	r25, 0x1D	; 29
    4964:	1f c0       	rjmp	.+62     	; 0x49a4 <switch_frequency+0x128>
  }
  if (freq_num == 12) {
    4966:	8c 30       	cpi	r24, 0x0C	; 12
    4968:	71 f4       	brne	.+28     	; 0x4986 <switch_frequency+0x10a>
          // 25 kHz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+25000) / (2*25000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    496a:	89 e0       	ldi	r24, 0x09	; 9
    496c:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4970:	8f e3       	ldi	r24, 0x3F	; 63
    4972:	91 e0       	ldi	r25, 0x01	; 1
    4974:	90 93 89 00 	sts	0x0089, r25
    4978:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 5000UL) + (DIVIDER / 2)) / DIVIDER,-4,'H',7);
    497c:	60 e8       	ldi	r22, 0x80	; 128
    497e:	72 eb       	ldi	r23, 0xB2	; 178
    4980:	86 ee       	ldi	r24, 0xE6	; 230
    4982:	9e e0       	ldi	r25, 0x0E	; 14
    4984:	0f c0       	rjmp	.+30     	; 0x49a4 <switch_frequency+0x128>
  }
  if (freq_num == 11) {
    4986:	8b 30       	cpi	r24, 0x0B	; 11
    4988:	79 f4       	brne	.+30     	; 0x49a8 <switch_frequency+0x12c>
          // 10 kHz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+10000) / (2*10000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    498a:	89 e0       	ldi	r24, 0x09	; 9
    498c:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4990:	8f e1       	ldi	r24, 0x1F	; 31
    4992:	93 e0       	ldi	r25, 0x03	; 3
    4994:	90 93 89 00 	sts	0x0089, r25
    4998:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 5000UL) + (DIVIDER / 2)) / DIVIDER,-4,'H',7);
    499c:	60 e0       	ldi	r22, 0x00	; 0
    499e:	71 ee       	ldi	r23, 0xE1	; 225
    49a0:	85 ef       	ldi	r24, 0xF5	; 245
    49a2:	95 e0       	ldi	r25, 0x05	; 5
    49a4:	4c ef       	ldi	r20, 0xFC	; 252
    49a6:	ad c0       	rjmp	.+346    	; 0x4b02 <switch_frequency+0x286>
  }
  if (freq_num == 10) {
    49a8:	8a 30       	cpi	r24, 0x0A	; 10
    49aa:	71 f4       	brne	.+28     	; 0x49c8 <switch_frequency+0x14c>
          // 5 kHz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+5000) / (2*5000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    49ac:	89 e0       	ldi	r24, 0x09	; 9
    49ae:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    49b2:	8f e3       	ldi	r24, 0x3F	; 63
    49b4:	96 e0       	ldi	r25, 0x06	; 6
    49b6:	90 93 89 00 	sts	0x0089, r25
    49ba:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    49be:	60 e0       	ldi	r22, 0x00	; 0
    49c0:	75 e6       	ldi	r23, 0x65	; 101
    49c2:	8d ec       	ldi	r24, 0xCD	; 205
    49c4:	9d e1       	ldi	r25, 0x1D	; 29
    49c6:	3e c0       	rjmp	.+124    	; 0x4a44 <switch_frequency+0x1c8>
  }
  if (freq_num == 9) {
    49c8:	89 30       	cpi	r24, 0x09	; 9
    49ca:	69 f4       	brne	.+26     	; 0x49e6 <switch_frequency+0x16a>
          // 2500 Hz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+2500) / (2*2500UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    49cc:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    49d0:	8f e7       	ldi	r24, 0x7F	; 127
    49d2:	9c e0       	ldi	r25, 0x0C	; 12
    49d4:	90 93 89 00 	sts	0x0089, r25
    49d8:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    49dc:	60 e8       	ldi	r22, 0x80	; 128
    49de:	72 eb       	ldi	r23, 0xB2	; 178
    49e0:	86 ee       	ldi	r24, 0xE6	; 230
    49e2:	9e e0       	ldi	r25, 0x0E	; 14
    49e4:	2f c0       	rjmp	.+94     	; 0x4a44 <switch_frequency+0x1c8>
  }
  if (freq_num == 8) {
    49e6:	88 30       	cpi	r24, 0x08	; 8
    49e8:	71 f4       	brne	.+28     	; 0x4a06 <switch_frequency+0x18a>
          // 1000 Hz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+1000) / (2*1000UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    49ea:	89 e0       	ldi	r24, 0x09	; 9
    49ec:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    49f0:	8f e3       	ldi	r24, 0x3F	; 63
    49f2:	9f e1       	ldi	r25, 0x1F	; 31
    49f4:	90 93 89 00 	sts	0x0089, r25
    49f8:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    49fc:	60 e0       	ldi	r22, 0x00	; 0
    49fe:	71 ee       	ldi	r23, 0xE1	; 225
    4a00:	85 ef       	ldi	r24, 0xF5	; 245
    4a02:	95 e0       	ldi	r25, 0x05	; 5
    4a04:	1f c0       	rjmp	.+62     	; 0x4a44 <switch_frequency+0x1c8>
  }
  if (freq_num == 7) {
    4a06:	87 30       	cpi	r24, 0x07	; 7
    4a08:	71 f4       	brne	.+28     	; 0x4a26 <switch_frequency+0x1aa>
          // 443 Hz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+443) / (2*443UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4a0a:	89 e0       	ldi	r24, 0x09	; 9
    4a0c:	80 93 81 00 	sts	0x0081, r24
     OCR1A = (DIVIDER - 1);
    4a10:	8a e8       	ldi	r24, 0x8A	; 138
    4a12:	96 e4       	ldi	r25, 0x46	; 70
    4a14:	90 93 89 00 	sts	0x0089, r25
    4a18:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    4a1c:	69 ee       	ldi	r22, 0xE9	; 233
    4a1e:	73 ef       	ldi	r23, 0xF3	; 243
    4a20:	83 ea       	ldi	r24, 0xA3	; 163
    4a22:	92 e0       	ldi	r25, 0x02	; 2
    4a24:	0f c0       	rjmp	.+30     	; 0x4a44 <switch_frequency+0x1c8>
  }
  if (freq_num == 6) {
    4a26:	86 30       	cpi	r24, 0x06	; 6
    4a28:	79 f4       	brne	.+30     	; 0x4a48 <switch_frequency+0x1cc>
          // 442 Hz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+442) / (2*442UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4a2a:	89 e0       	ldi	r24, 0x09	; 9
    4a2c:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4a30:	83 eb       	ldi	r24, 0xB3	; 179
    4a32:	96 e4       	ldi	r25, 0x46	; 70
    4a34:	90 93 89 00 	sts	0x0089, r25
    4a38:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    4a3c:	6f ee       	ldi	r22, 0xEF	; 239
    4a3e:	7b e6       	ldi	r23, 0x6B	; 107
    4a40:	82 ea       	ldi	r24, 0xA2	; 162
    4a42:	92 e0       	ldi	r25, 0x02	; 2
    4a44:	4b ef       	ldi	r20, 0xFB	; 251
    4a46:	5d c0       	rjmp	.+186    	; 0x4b02 <switch_frequency+0x286>
  }
  if (freq_num == 5) {
    4a48:	85 30       	cpi	r24, 0x05	; 5
    4a4a:	71 f4       	brne	.+28     	; 0x4a68 <switch_frequency+0x1ec>
          // 440 Hz
 #undef DIVIDER
 #define DIVIDER  ((F_TIM1+440) / (2*440UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4a4c:	89 e0       	ldi	r24, 0x09	; 9
    4a4e:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4a52:	85 e0       	ldi	r24, 0x05	; 5
    4a54:	97 e4       	ldi	r25, 0x47	; 71
    4a56:	90 93 89 00 	sts	0x0089, r25
    4a5a:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    4a5e:	68 e4       	ldi	r22, 0x48	; 72
    4a60:	71 e6       	ldi	r23, 0x61	; 97
    4a62:	8f e9       	ldi	r24, 0x9F	; 159
    4a64:	92 e0       	ldi	r25, 0x02	; 2
    4a66:	ee cf       	rjmp	.-36     	; 0x4a44 <switch_frequency+0x1c8>
  }
  if (freq_num == 4) {
    4a68:	84 30       	cpi	r24, 0x04	; 4
    4a6a:	71 f4       	brne	.+28     	; 0x4a88 <switch_frequency+0x20c>
          // 250 Hz
 #undef F_TIM1
 #define F_TIM1 (F_CPU)
 #undef DIVIDER
 #define DIVIDER ((F_TIM1+250) / (2*250UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4a6c:	89 e0       	ldi	r24, 0x09	; 9
    4a6e:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4a72:	8f ef       	ldi	r24, 0xFF	; 255
    4a74:	9c e7       	ldi	r25, 0x7C	; 124
    4a76:	90 93 89 00 	sts	0x0089, r25
    4a7a:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 50000UL) + (DIVIDER / 2)) / DIVIDER,-5,'H',7);
    4a7e:	60 e4       	ldi	r22, 0x40	; 64
    4a80:	78 e7       	ldi	r23, 0x78	; 120
    4a82:	8d e7       	ldi	r24, 0x7D	; 125
    4a84:	91 e0       	ldi	r25, 0x01	; 1
    4a86:	de cf       	rjmp	.-68     	; 0x4a44 <switch_frequency+0x1c8>
  }
// please use clock divider to build frequencies lower than 250 Hz (DIVIDER=64000 with 16MHz clock)
  if (freq_num == 3) {
    4a88:	83 30       	cpi	r24, 0x03	; 3
    4a8a:	71 f4       	brne	.+28     	; 0x4aa8 <switch_frequency+0x22c>
          // 100 Hz
 #undef F_TIM1
 #define F_TIM1 (F_CPU/64)
 #undef DIVIDER
 #define DIVIDER ((F_TIM1+100) / (2*100UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10); // divide clock by 64
    4a8c:	8b e0       	ldi	r24, 0x0B	; 11
    4a8e:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4a92:	81 ee       	ldi	r24, 0xE1	; 225
    4a94:	94 e0       	ldi	r25, 0x04	; 4
    4a96:	90 93 89 00 	sts	0x0089, r25
    4a9a:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500000UL) + (DIVIDER / 2)) / DIVIDER,-6,'H',7);
    4a9e:	60 e0       	ldi	r22, 0x00	; 0
    4aa0:	71 ee       	ldi	r23, 0xE1	; 225
    4aa2:	85 ef       	ldi	r24, 0xF5	; 245
    4aa4:	95 e0       	ldi	r25, 0x05	; 5
    4aa6:	2c c0       	rjmp	.+88     	; 0x4b00 <switch_frequency+0x284>
  }
  if (freq_num == 2) {
    4aa8:	82 30       	cpi	r24, 0x02	; 2
    4aaa:	59 f4       	brne	.+22     	; 0x4ac2 <switch_frequency+0x246>
          // 50 Hz
 #undef DIVIDER
 #define DIVIDER ((F_TIM1+50) / (2*50UL))
//          TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10); // divide clock by 64
     OCR1A = DIVIDER - 1;
    4aac:	83 ec       	ldi	r24, 0xC3	; 195
    4aae:	99 e0       	ldi	r25, 0x09	; 9
    4ab0:	90 93 89 00 	sts	0x0089, r25
    4ab4:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500000UL) + (DIVIDER / 2)) / DIVIDER,-6,'H',7);
    4ab8:	60 e8       	ldi	r22, 0x80	; 128
    4aba:	70 ef       	ldi	r23, 0xF0	; 240
    4abc:	8a ef       	ldi	r24, 0xFA	; 250
    4abe:	92 e0       	ldi	r25, 0x02	; 2
    4ac0:	1f c0       	rjmp	.+62     	; 0x4b00 <switch_frequency+0x284>
  }
  if (freq_num == 1) {
    4ac2:	81 30       	cpi	r24, 0x01	; 1
    4ac4:	71 f4       	brne	.+28     	; 0x4ae2 <switch_frequency+0x266>
          // 10 Hz
 #undef F_TIM1
 #define F_TIM1 (F_CPU/64)
 #undef DIVIDER
 #define DIVIDER ((F_TIM1+10) / (2*10UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (1<<CS11) | (1<<CS10); // divide clock by 64
    4ac6:	8b e0       	ldi	r24, 0x0B	; 11
    4ac8:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4acc:	83 ed       	ldi	r24, 0xD3	; 211
    4ace:	90 e3       	ldi	r25, 0x30	; 48
    4ad0:	90 93 89 00 	sts	0x0089, r25
    4ad4:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500000UL) + (DIVIDER / 2)) / DIVIDER,-6,'H',7);
    4ad8:	60 e8       	ldi	r22, 0x80	; 128
    4ada:	76 e9       	ldi	r23, 0x96	; 150
    4adc:	88 e9       	ldi	r24, 0x98	; 152
    4ade:	90 e0       	ldi	r25, 0x00	; 0
    4ae0:	0f c0       	rjmp	.+30     	; 0x4b00 <switch_frequency+0x284>
  }
  if (freq_num == 0) {
    4ae2:	88 23       	and	r24, r24
    4ae4:	91 f4       	brne	.+36     	; 0x4b0a <switch_frequency+0x28e>
          // 1 Hz
 #undef F_TIM1
 #define F_TIM1 (F_CPU/256)
 #undef DIVIDER
 #define DIVIDER (F_TIM1 / (2*1UL))
     TCCR1B = (0<<WGM13) | (1<<WGM12) | (1<<CS12) | (0<<CS11) | (0<<CS10); // divide clock by 256
    4ae6:	8c e0       	ldi	r24, 0x0C	; 12
    4ae8:	80 93 81 00 	sts	0x0081, r24
     OCR1A = DIVIDER - 1;
    4aec:	81 e1       	ldi	r24, 0x11	; 17
    4aee:	9a e7       	ldi	r25, 0x7A	; 122
    4af0:	90 93 89 00 	sts	0x0089, r25
    4af4:	80 93 88 00 	sts	0x0088, r24
     DisplayValue((((unsigned long long)F_TIM1 * 500000UL) + (DIVIDER / 2)) / DIVIDER,-6,'H',7);
    4af8:	60 e4       	ldi	r22, 0x40	; 64
    4afa:	72 e4       	ldi	r23, 0x42	; 66
    4afc:	8f e0       	ldi	r24, 0x0F	; 15
    4afe:	90 e0       	ldi	r25, 0x00	; 0
    4b00:	4a ef       	ldi	r20, 0xFA	; 250
    4b02:	28 e4       	ldi	r18, 0x48	; 72
    4b04:	07 e0       	ldi	r16, 0x07	; 7
    4b06:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  }
  lcd_data('z');		// append the z to get Hz unit
    4b0a:	8a e7       	ldi	r24, 0x7A	; 122
    4b0c:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
}	/* end switch_frequency */
    4b10:	0f 91       	pop	r16
    4b12:	08 95       	ret

00004b14 <make_frequency>:
/* *************************************************** */
/* make frequency starts a frequency generator at TP2 with 680 Ohm resistor */
/* some predefined frequencies can be switched with the key */
/* a long key press returns to the selection menu */
/* *************************************************** */
void make_frequency() {
    4b14:	df 92       	push	r13
    4b16:	ef 92       	push	r14
    4b18:	ff 92       	push	r15
    4b1a:	0f 93       	push	r16
    4b1c:	1f 93       	push	r17
#define MAX_FREQ_NR 19
  uint8_t key_pressed;
  uint8_t freq_nr;
  uint8_t old_freq;

  message_key_released(F_GEN_str);	// display f-Generator and wait for key released
    4b1e:	82 e2       	ldi	r24, 0x22	; 34
    4b20:	91 e0       	ldi	r25, 0x01	; 1
    4b22:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <message_key_released>
  // OC1B is connected with 680 Ohm resistor to TP2 (middle test pin) 
  TCCR1A = (0<<COM1B1) | (1<<COM1B0) | (0<<WGM11) | (0<<WGM10); // CTC mode, count to OCR1A
    4b26:	80 e1       	ldi	r24, 0x10	; 16
    4b28:	80 93 80 00 	sts	0x0080, r24
  TIMSK1 = 0;		// no interrupt used
    4b2c:	10 92 6f 00 	sts	0x006F, r1
  OCR1A = 1;		// highest frequency
    4b30:	81 e0       	ldi	r24, 0x01	; 1
    4b32:	90 e0       	ldi	r25, 0x00	; 0
    4b34:	90 93 89 00 	sts	0x0089, r25
    4b38:	80 93 88 00 	sts	0x0088, r24
  OCR1B	= 0;		// toggle OC1B at this count
    4b3c:	10 92 8b 00 	sts	0x008B, r1
    4b40:	10 92 8a 00 	sts	0x008A, r1
  TIFR1 = (1<<OCF1A) | (1<<OCF1A) | (1<<TOV1);	// reset interrupt flags
    4b44:	83 e0       	ldi	r24, 0x03	; 3
    4b46:	86 bb       	out	0x16, r24	; 22
  TCCR1C = 0;
    4b48:	10 92 82 00 	sts	0x0082, r1
  TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10); // set counter mode 
    4b4c:	88 e0       	ldi	r24, 0x08	; 8
    4b4e:	80 93 81 00 	sts	0x0081, r24
  R_PORT = 0;		// set all resistor port outputs to GND
    4b52:	15 b8       	out	0x05, r1	; 5
#if PROCESSOR_TYP == 644
  R_DDR = (1<<PIN_RL1) | (1<<PIN_RL2) | (1<<PIN_RL3);		// set TP1, DDD4(TP2) and TP3 to output
#else
  R_DDR = (1<<PIN_RL1) | (1<<PIN_RL3);		// set TP1 and TP3 to output
    4b54:	81 e1       	ldi	r24, 0x11	; 17
    4b56:	84 b9       	out	0x04, r24	; 4
#endif
  ADC_PORT = TXD_VAL;
    4b58:	18 b8       	out	0x08, r1	; 8
  ADC_DDR = (1<<TP1) | TXD_MSK;			//connect TP1 to GND
    4b5a:	81 e0       	ldi	r24, 0x01	; 1
    4b5c:	87 b9       	out	0x07, r24	; 7
  DDRB  |= (1<<DDB2);	// set output enable
    4b5e:	22 9a       	sbi	0x04, 2	; 4
  TCCR1B = (0<<WGM13) | (1<<WGM12) | (0<<CS12) | (0<<CS11) | (1<<CS10); // no clock divide
    4b60:	89 e0       	ldi	r24, 0x09	; 9
    4b62:	80 93 81 00 	sts	0x0081, r24
    4b66:	02 e1       	ldi	r16, 0x12	; 18
    4b68:	dd 24       	eor	r13, r13
    4b6a:	10 e0       	ldi	r17, 0x00	; 0
    4b6c:	ee 24       	eor	r14, r14
  while (1)			/* wait endless without option POWER_OFF */
#endif
  {
#define KEYPRESS_LENGTH_10ms 0
#ifdef POWER_OFF
     new_points = (times+10) / 30;
    4b6e:	8e 2d       	mov	r24, r14
    4b70:	90 e0       	ldi	r25, 0x00	; 0
    4b72:	0a 96       	adiw	r24, 0x0a	; 10
    4b74:	6e e1       	ldi	r22, 0x1E	; 30
    4b76:	70 e0       	ldi	r23, 0x00	; 0
    4b78:	0e 94 2f 32 	call	0x645e	; 0x645e <__divmodhi4>
    4b7c:	f6 2e       	mov	r15, r22
     if (new_points != shown_points) {
    4b7e:	61 17       	cp	r22, r17
    4b80:	99 f0       	breq	.+38     	; 0x4ba8 <make_frequency+0x94>
        // count of points has changed, build LCD line1 new
        lcd_line1();
    4b82:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
        lcd_clear_line();	// clear line 1 
    4b86:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
        lcd_line1();
    4b8a:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
        lcd_MEM2_string(F_GEN_str);	// display f-Generator
    4b8e:	82 e2       	ldi	r24, 0x22	; 34
    4b90:	91 e0       	ldi	r25, 0x01	; 1
    4b92:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    4b96:	10 e0       	ldi	r17, 0x00	; 0
    4b98:	04 c0       	rjmp	.+8      	; 0x4ba2 <make_frequency+0x8e>
        shown_points = new_points;
        for (new_points=0; new_points<shown_points ;new_points++) {
           lcd_data('.');		// show elapsed time, one point is 30 seconds
    4b9a:	8e e2       	ldi	r24, 0x2E	; 46
    4b9c:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        lcd_line1();
        lcd_clear_line();	// clear line 1 
        lcd_line1();
        lcd_MEM2_string(F_GEN_str);	// display f-Generator
        shown_points = new_points;
        for (new_points=0; new_points<shown_points ;new_points++) {
    4ba0:	1f 5f       	subi	r17, 0xFF	; 255
    4ba2:	1f 15       	cp	r17, r15
    4ba4:	d0 f3       	brcs	.-12     	; 0x4b9a <make_frequency+0x86>
    4ba6:	1f 2d       	mov	r17, r15
        }
     }
#undef KEYPRESS_LENGTH_10ms 
#define KEYPRESS_LENGTH_10ms 20		/* change frequency only with >200ms key press */
#endif
     if (old_freq != freq_nr) {
    4ba8:	d0 16       	cp	r13, r16
    4baa:	69 f0       	breq	.+26     	; 0x4bc6 <make_frequency+0xb2>
       // new frequency is selected
       if (freq_nr > MAX_FREQ_NR) freq_nr -= (MAX_FREQ_NR + 1);
    4bac:	04 31       	cpi	r16, 0x14	; 20
    4bae:	08 f0       	brcs	.+2      	; 0x4bb2 <make_frequency+0x9e>
    4bb0:	04 51       	subi	r16, 0x14	; 20
       lcd_clear_line();	// clear line 3 for new frequency
       lcd_line3();
       lcd_data('>');
       switch_frequency(freq_nr);
#else
       lcd_line2();
    4bb2:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
       lcd_clear_line();	// clear line 2 for next frequency
    4bb6:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
       lcd_line2();
    4bba:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
       switch_frequency(freq_nr);
    4bbe:	80 2f       	mov	r24, r16
    4bc0:	0e 94 3e 24 	call	0x487c	; 0x487c <switch_frequency>
    4bc4:	d0 2e       	mov	r13, r16
#endif
     } /* end if (old_freq != freq_nr) */
     key_pressed = wait_for_key_ms(1000);
    4bc6:	88 ee       	ldi	r24, 0xE8	; 232
    4bc8:	93 e0       	ldi	r25, 0x03	; 3
    4bca:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
#ifdef POWER_OFF
 #ifdef WITH_ROTARY_SWITCH
     if ((key_pressed != 0) || (rotary.incre > 0)) times = 0;	// reset counter, operator is active
 #else
     if (key_pressed != 0)  times = 0;	// reset counter, operator is active
    4bce:	88 23       	and	r24, r24
    4bd0:	31 f0       	breq	.+12     	; 0x4bde <make_frequency+0xca>
        freq_nr += rotary.count;		// increase the frequency number by rotary.count
     } else {
        freq_nr += (MAX_FREQ_NR + 1 + rotary.count);	// decrease the frequency by rotary.count
     }
#endif
     if (key_pressed > KEYPRESS_LENGTH_10ms) freq_nr++; // longer key press select next frequency
    4bd2:	85 31       	cpi	r24, 0x15	; 21
    4bd4:	18 f0       	brcs	.+6      	; 0x4bdc <make_frequency+0xc8>
     if(key_pressed >= 80) break;	// more than 0.8 seconds
    4bd6:	80 35       	cpi	r24, 0x50	; 80
    4bd8:	30 f4       	brcc	.+12     	; 0x4be6 <make_frequency+0xd2>
        freq_nr += rotary.count;		// increase the frequency number by rotary.count
     } else {
        freq_nr += (MAX_FREQ_NR + 1 + rotary.count);	// decrease the frequency by rotary.count
     }
#endif
     if (key_pressed > KEYPRESS_LENGTH_10ms) freq_nr++; // longer key press select next frequency
    4bda:	0f 5f       	subi	r16, 0xFF	; 255
    4bdc:	ee 24       	eor	r14, r14
#ifdef POWER_OFF
  uint8_t new_points;		// one point for every 30 seconds wait time
  uint8_t shown_points;		// one point for every 30 seconds wait time
  uint8_t times;		// total wait time
  shown_points = 0;
  for (times=0; times<240; times++) 
    4bde:	e3 94       	inc	r14
    4be0:	8f ee       	ldi	r24, 0xEF	; 239
    4be2:	8e 15       	cp	r24, r14
    4be4:	20 f6       	brcc	.-120    	; 0x4b6e <make_frequency+0x5a>
     }
#endif
     if (key_pressed > KEYPRESS_LENGTH_10ms) freq_nr++; // longer key press select next frequency
     if(key_pressed >= 80) break;	// more than 0.8 seconds
  } /* end for times */
  TCCR1B = 0;		// stop counter
    4be6:	10 92 81 00 	sts	0x0081, r1
  TCCR1A = 0;		// stop counter
    4bea:	10 92 80 00 	sts	0x0080, r1
  ADC_DDR =  TXD_MSK;	// disconnect TP1 
    4bee:	17 b8       	out	0x07, r1	; 7
  R_DDR = 0;		// switch resistor ports to Input
    4bf0:	14 b8       	out	0x04, r1	; 4
  DDRB  &= ~(1<<DDB2);	// disable output 
    4bf2:	22 98       	cbi	0x04, 2	; 4

} /* end make frequency */
    4bf4:	1f 91       	pop	r17
    4bf6:	0f 91       	pop	r16
    4bf8:	ff 90       	pop	r15
    4bfa:	ef 90       	pop	r14
    4bfc:	df 90       	pop	r13
    4bfe:	08 95       	ret

00004c00 <message2line>:

/* ****************************************************************** */
/* message2line writes the message corresponding to the number to LCD */
/* ****************************************************************** */
void message2line(uint8_t number) {
     if (number > MODE_LAST) number -= (MODE_LAST + 1);
    4c00:	89 30       	cpi	r24, 0x09	; 9
    4c02:	08 f0       	brcs	.+2      	; 0x4c06 <message2line+0x6>
    4c04:	89 50       	subi	r24, 0x09	; 9
     if (number == MODE_TRANS) lcd_MEM2_string(TESTER_str);
    4c06:	88 23       	and	r24, r24
    4c08:	19 f4       	brne	.+6      	; 0x4c10 <message2line+0x10>
    4c0a:	80 ef       	ldi	r24, 0xF0	; 240
    4c0c:	90 e0       	ldi	r25, 0x00	; 0
    4c0e:	22 c0       	rjmp	.+68     	; 0x4c54 <message2line+0x54>
     if (number == MODE_FREQ) lcd_MEM2_string(FREQ_str);
    4c10:	81 30       	cpi	r24, 0x01	; 1
    4c12:	19 f4       	brne	.+6      	; 0x4c1a <message2line+0x1a>
    4c14:	8b ef       	ldi	r24, 0xFB	; 251
    4c16:	90 e0       	ldi	r25, 0x00	; 0
    4c18:	1d c0       	rjmp	.+58     	; 0x4c54 <message2line+0x54>
 #if PROCESSOR_TYP == 644
     if (number == MODE_HFREQ) lcd_MEM2_string(HFREQ_str);
     if (number == MODE_H_CRYSTAL) lcd_MEM2_string(H_CRYSTAL_str);
     if (number == MODE_L_CRYSTAL) lcd_MEM2_string(L_CRYSTAL_str);
 #endif
     if (number == MODE_FGEN) lcd_MEM2_string(F_GEN_str);
    4c1a:	82 30       	cpi	r24, 0x02	; 2
    4c1c:	19 f4       	brne	.+6      	; 0x4c24 <message2line+0x24>
    4c1e:	82 e2       	ldi	r24, 0x22	; 34
    4c20:	91 e0       	ldi	r25, 0x01	; 1
    4c22:	18 c0       	rjmp	.+48     	; 0x4c54 <message2line+0x54>
     if (number == MODE_PWM) lcd_MEM2_string(PWM_10bit_str);
    4c24:	83 30       	cpi	r24, 0x03	; 3
    4c26:	19 f4       	brne	.+6      	; 0x4c2e <message2line+0x2e>
    4c28:	8e e2       	ldi	r24, 0x2E	; 46
    4c2a:	91 e0       	ldi	r25, 0x01	; 1
    4c2c:	13 c0       	rjmp	.+38     	; 0x4c54 <message2line+0x54>
     if (number == MODE_ESR) lcd_MEM2_string(C_ESR_str);
    4c2e:	84 30       	cpi	r24, 0x04	; 4
    4c30:	19 f4       	brne	.+6      	; 0x4c38 <message2line+0x38>
    4c32:	80 e4       	ldi	r24, 0x40	; 64
    4c34:	92 e0       	ldi	r25, 0x02	; 2
    4c36:	0e c0       	rjmp	.+28     	; 0x4c54 <message2line+0x54>
     if (number == MODE_ROTARY) lcd_MEM2_string(RotaryEncoder_str);
    4c38:	85 30       	cpi	r24, 0x05	; 5
    4c3a:	19 f4       	brne	.+6      	; 0x4c42 <message2line+0x42>
    4c3c:	89 e3       	ldi	r24, 0x39	; 57
    4c3e:	91 e0       	ldi	r25, 0x01	; 1
    4c40:	09 c0       	rjmp	.+18     	; 0x4c54 <message2line+0x54>
 #ifdef WITH_SELFTEST
     if (number == MODE_SELFTEST) lcd_MEM2_string(FULLCHECK_str);
    4c42:	86 30       	cpi	r24, 0x06	; 6
    4c44:	19 f4       	brne	.+6      	; 0x4c4c <message2line+0x4c>
    4c46:	8e e4       	ldi	r24, 0x4E	; 78
    4c48:	91 e0       	ldi	r25, 0x01	; 1
    4c4a:	04 c0       	rjmp	.+8      	; 0x4c54 <message2line+0x54>
     if (number == MODE_VEXT) lcd_MEM_string(VOLTAGE_str); 
 #endif
 #if (LCD_ST_TYPE == 7565)
     if (number == MODE_CONTRAST) lcd_MEM_string(CONTRAST_str); 
 #endif
     if (number == MODE_SHOW) {
    4c4c:	87 30       	cpi	r24, 0x07	; 7
    4c4e:	29 f4       	brne	.+10     	; 0x4c5a <message2line+0x5a>
        lcd_MEM2_string(SHOW_str);
    4c50:	8d e0       	ldi	r24, 0x0D	; 13
    4c52:	91 e0       	ldi	r25, 0x01	; 1
    4c54:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    4c58:	08 95       	ret
     }
     if (number == MODE_OFF) {
    4c5a:	88 30       	cpi	r24, 0x08	; 8
    4c5c:	21 f4       	brne	.+8      	; 0x4c66 <message2line+0x66>
        lcd_MEM2_string(OFF_str);
    4c5e:	87 e1       	ldi	r24, 0x17	; 23
    4c60:	91 e0       	ldi	r25, 0x01	; 1
    4c62:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    4c66:	08 95       	ret

00004c68 <show_C_ESR>:
}

/* ****************************************************************** */
/* show_C_ESR measures the capacity and ESR of a capacitor connected to TP1 and TP3 */
/* ****************************************************************** */
void show_C_ESR() {
    4c68:	0f 93       	push	r16
    4c6a:	1f 93       	push	r17
  uint8_t key_pressed;
  message_key_released(C_ESR_str);
    4c6c:	80 e4       	ldi	r24, 0x40	; 64
    4c6e:	92 e0       	ldi	r25, 0x02	; 2
    4c70:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <message_key_released>
    4c74:	10 e0       	ldi	r17, 0x00	; 0
  for (times=0;times<250;times++) 
#else
  while (1)		/* wait endless without the POWER_OFF option */
#endif
  {
        PartFound = PART_NONE;
    4c76:	10 92 18 02 	sts	0x0218, r1
        ReadBigCap(TP3,TP1);
    4c7a:	82 e0       	ldi	r24, 0x02	; 2
    4c7c:	60 e0       	ldi	r22, 0x00	; 0
    4c7e:	0e 94 06 27 	call	0x4e0c	; 0x4e0c <ReadBigCap>
        if (PartFound == PART_CAPACITOR) {
    4c82:	80 91 18 02 	lds	r24, 0x0218
    4c86:	87 30       	cpi	r24, 0x07	; 7
    4c88:	09 f0       	breq	.+2      	; 0x4c8c <show_C_ESR+0x24>
    4c8a:	42 c0       	rjmp	.+132    	; 0x4d10 <show_C_ESR+0xa8>
           lcd_line1();		// clear old capacity value 
    4c8c:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
           lcd_clear_line();
    4c90:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
           lcd_line1();
    4c94:	0e 94 c1 01 	call	0x382	; 0x382 <lcd_line1>
           lcd_data('C');
    4c98:	83 e4       	ldi	r24, 0x43	; 67
    4c9a:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
           lcd_data('=');
    4c9e:	8d e3       	ldi	r24, 0x3D	; 61
    4ca0:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
           DisplayValue(cap.cval_max,cap.cpre_max,'F',3);
    4ca4:	60 91 88 02 	lds	r22, 0x0288
    4ca8:	70 91 89 02 	lds	r23, 0x0289
    4cac:	80 91 8a 02 	lds	r24, 0x028A
    4cb0:	90 91 8b 02 	lds	r25, 0x028B
    4cb4:	40 91 97 02 	lds	r20, 0x0297
    4cb8:	26 e4       	ldi	r18, 0x46	; 70
    4cba:	03 e0       	ldi	r16, 0x03	; 3
    4cbc:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
           cap.esr = GetESR(cap.cb,cap.ca);
    4cc0:	80 91 95 02 	lds	r24, 0x0295
    4cc4:	60 91 94 02 	lds	r22, 0x0294
    4cc8:	0e 94 e0 1e 	call	0x3dc0	; 0x3dc0 <GetESR>
    4ccc:	90 93 91 02 	sts	0x0291, r25
    4cd0:	80 93 90 02 	sts	0x0290, r24
           lcd_line2();		// clear old ESR value 
    4cd4:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
           lcd_clear_line();
    4cd8:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
           lcd_line2();
    4cdc:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
           lcd_MEM_string(&ESR_str[1]);
    4ce0:	80 eb       	ldi	r24, 0xB0	; 176
    4ce2:	91 e0       	ldi	r25, 0x01	; 1
    4ce4:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
           if (cap.esr < 65530) {
    4ce8:	60 91 90 02 	lds	r22, 0x0290
    4cec:	70 91 91 02 	lds	r23, 0x0291
    4cf0:	8f ef       	ldi	r24, 0xFF	; 255
    4cf2:	6a 3f       	cpi	r22, 0xFA	; 250
    4cf4:	78 07       	cpc	r23, r24
    4cf6:	40 f4       	brcc	.+16     	; 0x4d08 <show_C_ESR+0xa0>
              DisplayValue(cap.esr,-2,LCD_CHAR_OMEGA,2);
    4cf8:	80 e0       	ldi	r24, 0x00	; 0
    4cfa:	90 e0       	ldi	r25, 0x00	; 0
    4cfc:	4e ef       	ldi	r20, 0xFE	; 254
    4cfe:	24 ef       	ldi	r18, 0xF4	; 244
    4d00:	02 e0       	ldi	r16, 0x02	; 2
    4d02:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
    4d06:	0a c0       	rjmp	.+20     	; 0x4d1c <show_C_ESR+0xb4>
           } else {
              lcd_data('?');		// too big
    4d08:	8f e3       	ldi	r24, 0x3F	; 63
    4d0a:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
    4d0e:	06 c0       	rjmp	.+12     	; 0x4d1c <show_C_ESR+0xb4>
           }
        } else {
           lcd_clear();
    4d10:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
           lcd_MEM2_string(C_ESR_str);
    4d14:	80 e4       	ldi	r24, 0x40	; 64
    4d16:	92 e0       	ldi	r25, 0x02	; 2
    4d18:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
        }
     key_pressed = wait_for_key_ms(1000);
    4d1c:	88 ee       	ldi	r24, 0xE8	; 232
    4d1e:	93 e0       	ldi	r25, 0x03	; 3
    4d20:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
#ifdef WITH_ROTARY_SWITCH
     if ((key_pressed != 0) || (rotary.incre > 3)) break;
#else
     if (key_pressed != 0) break;
    4d24:	88 23       	and	r24, r24
    4d26:	21 f4       	brne	.+8      	; 0x4d30 <show_C_ESR+0xc8>
void show_C_ESR() {
  uint8_t key_pressed;
  message_key_released(C_ESR_str);
#ifdef POWER_OFF
  uint8_t times;
  for (times=0;times<250;times++) 
    4d28:	1f 5f       	subi	r17, 0xFF	; 255
    4d2a:	1a 3f       	cpi	r17, 0xFA	; 250
    4d2c:	09 f0       	breq	.+2      	; 0x4d30 <show_C_ESR+0xc8>
    4d2e:	a3 cf       	rjmp	.-186    	; 0x4c76 <show_C_ESR+0xe>
     if ((key_pressed != 0) || (rotary.incre > 3)) break;
#else
     if (key_pressed != 0) break;
#endif
  }  /* end for times */
} /* end show_C_ESR() */
    4d30:	1f 91       	pop	r17
    4d32:	0f 91       	pop	r16
    4d34:	08 95       	ret

00004d36 <function_menu>:
#endif

#ifdef WITH_MENU
/* ****************************************************************** */
/* ****************************************************************** */
void function_menu() {
    4d36:	0f 93       	push	r16
    4d38:	1f 93       	push	r17
    4d3a:	00 e0       	ldi	r16, 0x00	; 0
    4d3c:	10 e0       	ldi	r17, 0x00	; 0
    4d3e:	03 c0       	rjmp	.+6      	; 0x4d46 <function_menu+0x10>
  for (ll=0;ll<((MODE_LAST+1)*10);ll++) 
 #else
  while (1)		/* without end, if no power off specified */
 #endif
  {
     if (func_number > MODE_LAST) func_number -= (MODE_LAST + 1);
    4d40:	09 30       	cpi	r16, 0x09	; 9
    4d42:	08 f0       	brcs	.+2      	; 0x4d46 <function_menu+0x10>
    4d44:	09 50       	subi	r16, 0x09	; 9
     message_key_released(SELECTION_str);
    4d46:	85 ee       	ldi	r24, 0xE5	; 229
    4d48:	90 e0       	ldi	r25, 0x00	; 0
    4d4a:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <message_key_released>
     lcd_line4();				// reset cursor to begin of line 4
     lcd_space();				// put a blank to 1. row of line 4
     message2line(func_number + 1);		// show higher (next) function
 #endif         /* PAGE_MODE */
#else	/* no FOUR_LINE_LCD */
     lcd_line2();
    4d4e:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
     lcd_clear_line();				// clear line 2
    4d52:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
     lcd_line2();				// reset cursor to begin of line 2
    4d56:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
     message2line(func_number);
    4d5a:	80 2f       	mov	r24, r16
    4d5c:	0e 94 00 26 	call	0x4c00	; 0x4c00 <message2line>
#endif /* FOUR_LINE_LCD */
#ifdef POWER_OFF
     ii = wait_for_key_ms(SHORT_WAIT_TIME);	// wait about 5 seconds
    4d60:	88 e8       	ldi	r24, 0x88	; 136
    4d62:	93 e1       	ldi	r25, 0x13	; 19
    4d64:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
     if (ii > 0) ll = 0;			// reset timer, operator present
    4d68:	88 23       	and	r24, r24
    4d6a:	99 f1       	breq	.+102    	; 0x4dd2 <function_menu+0x9c>
     ii = wait_for_key_ms(0);			// wait endless
#endif
#ifdef WITH_ROTARY_SWITCH
     if ((ii >= MIN_SELECT_TIME) || ((rotary_switch_present != 0) && (ii > 0)))
#else
     if (ii >= MIN_SELECT_TIME)
    4d6c:	82 33       	cpi	r24, 0x32	; 50
    4d6e:	78 f1       	brcs	.+94     	; 0x4dce <function_menu+0x98>
#endif
     {
        // selection only with key-press
        if (func_number == MODE_TRANS) break;		// return to TransistorTester
    4d70:	00 23       	and	r16, r16
    4d72:	99 f1       	breq	.+102    	; 0x4dda <function_menu+0xa4>
        if (func_number == MODE_FREQ) GetFrequency(0);
    4d74:	01 30       	cpi	r16, 0x01	; 1
    4d76:	21 f4       	brne	.+8      	; 0x4d80 <function_menu+0x4a>
    4d78:	80 e0       	ldi	r24, 0x00	; 0
    4d7a:	0e 94 e5 21 	call	0x43ca	; 0x43ca <GetFrequency>
    4d7e:	28 c0       	rjmp	.+80     	; 0x4dd0 <function_menu+0x9a>
 #if PROCESSOR_TYP == 644
        if (func_number == MODE_HFREQ) GetFrequency(1);	// measure high frequency with 16:1 divider
        if (func_number == MODE_H_CRYSTAL) GetFrequency(5); // HF crystal input + 16:1 divider
        if (func_number == MODE_L_CRYSTAL) GetFrequency(6); // LF crystal input, 1:1 divider
 #endif
        if (func_number == MODE_FGEN) {
    4d80:	02 30       	cpi	r16, 0x02	; 2
    4d82:	19 f4       	brne	.+6      	; 0x4d8a <function_menu+0x54>
           make_frequency();		// make some sample frequencies
    4d84:	0e 94 8a 25 	call	0x4b14	; 0x4b14 <make_frequency>
    4d88:	23 c0       	rjmp	.+70     	; 0x4dd0 <function_menu+0x9a>
        }
        if (func_number == MODE_PWM) {
    4d8a:	03 30       	cpi	r16, 0x03	; 3
    4d8c:	19 f4       	brne	.+6      	; 0x4d94 <function_menu+0x5e>
           do_10bit_PWM();		// generate 10bit PWM
    4d8e:	0e 94 a4 23 	call	0x4748	; 0x4748 <do_10bit_PWM>
    4d92:	1e c0       	rjmp	.+60     	; 0x4dd0 <function_menu+0x9a>
        }
        if (func_number == MODE_ESR) {
    4d94:	04 30       	cpi	r16, 0x04	; 4
    4d96:	19 f4       	brne	.+6      	; 0x4d9e <function_menu+0x68>
           show_C_ESR();		// measure capacity and ESR at TP1 and TP3
    4d98:	0e 94 34 26 	call	0x4c68	; 0x4c68 <show_C_ESR>
    4d9c:	19 c0       	rjmp	.+50     	; 0x4dd0 <function_menu+0x9a>
        }
        if (func_number == MODE_ROTARY) {
    4d9e:	05 30       	cpi	r16, 0x05	; 5
    4da0:	19 f4       	brne	.+6      	; 0x4da8 <function_menu+0x72>
           CheckRotaryEncoder();		// check rotary encoder
    4da2:	0e 94 36 28 	call	0x506c	; 0x506c <CheckRotaryEncoder>
    4da6:	14 c0       	rjmp	.+40     	; 0x4dd0 <function_menu+0x9a>
        }
  #ifdef WITH_SELFTEST
        if (func_number == MODE_SELFTEST) AutoCheck(0x11);	// Full selftest with calibration
    4da8:	06 30       	cpi	r16, 0x06	; 6
    4daa:	21 f4       	brne	.+8      	; 0x4db4 <function_menu+0x7e>
    4dac:	81 e1       	ldi	r24, 0x11	; 17
    4dae:	0e 94 68 05 	call	0xad0	; 0xad0 <AutoCheck>
    4db2:	0e c0       	rjmp	.+28     	; 0x4dd0 <function_menu+0x9a>
  #endif
        if (func_number == MODE_VEXT) show_vext();
  #if (LCD_ST_TYPE == 7565)
        if (func_number == MODE_CONTRAST) set_contrast();
  #endif
        if (func_number == MODE_SHOW) {
    4db4:	07 30       	cpi	r16, 0x07	; 7
    4db6:	19 f4       	brne	.+6      	; 0x4dbe <function_menu+0x88>
           ShowData();			// Show Calibration Data
    4db8:	0e 94 97 29 	call	0x532e	; 0x532e <ShowData>
    4dbc:	09 c0       	rjmp	.+18     	; 0x4dd0 <function_menu+0x9a>
        }
        if (func_number == MODE_OFF) {
    4dbe:	08 30       	cpi	r16, 0x08	; 8
    4dc0:	39 f4       	brne	.+14     	; 0x4dd0 <function_menu+0x9a>
           ON_PORT &= ~(1<<ON_PIN);              //switch off power
    4dc2:	5e 98       	cbi	0x0b, 6	; 11
           wait_for_key_ms(0); //never ending loop 
    4dc4:	80 e0       	ldi	r24, 0x00	; 0
    4dc6:	90 e0       	ldi	r25, 0x00	; 0
    4dc8:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
    4dcc:	01 c0       	rjmp	.+2      	; 0x4dd0 <function_menu+0x9a>
        func_number += rotary.count;	// function number is increased by rotary steps
     } else {
        func_number += (MODE_LAST + 1 + rotary.count);	// function is decreased by rotary steps
     }
#endif
     if (ii > 0) func_number++;	// increase the function number with key press
    4dce:	0f 5f       	subi	r16, 0xFF	; 255
    4dd0:	10 e0       	ldi	r17, 0x00	; 0
#endif

  func_number = 0;
 #ifdef POWER_OFF
  uint8_t ll;
  for (ll=0;ll<((MODE_LAST+1)*10);ll++) 
    4dd2:	1f 5f       	subi	r17, 0xFF	; 255
    4dd4:	1a 35       	cpi	r17, 0x5A	; 90
    4dd6:	08 f4       	brcc	.+2      	; 0x4dda <function_menu+0xa4>
    4dd8:	b3 cf       	rjmp	.-154    	; 0x4d40 <function_menu+0xa>
     }
#endif
     if (ii > 0) func_number++;	// increase the function number with key press
  } /* end for ll */
  return;
 } // end function_menu()
    4dda:	1f 91       	pop	r17
    4ddc:	0f 91       	pop	r16
    4dde:	08 95       	ret

00004de0 <message_key_released>:

//=================================================================
// Clear display, show Message XX_str and wait for key release

#ifdef WITH_MENU
void message_key_released(const unsigned char XX_str[]) {
    4de0:	0f 93       	push	r16
    4de2:	1f 93       	push	r17
    4de4:	8c 01       	movw	r16, r24
//  lcd_clear_line();
//  lcd_line2();
//  lcd_clear_line();
//  lcd_line1();
//#else
  lcd_clear();
    4de6:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
//#endif
  lcd_MEM2_string(XX_str);		// display MEM2_str in row 1
    4dea:	c8 01       	movw	r24, r16
    4dec:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
    4df0:	00 e0       	ldi	r16, 0x00	; 0
  for (times=0;times<100;times++) {
     wait_about10ms();
    4df2:	82 e0       	ldi	r24, 0x02	; 2
    4df4:	0e 94 7b 03 	call	0x6f6	; 0x6f6 <sleep_5ms>
    if((RST_PIN_REG & (1<<RST_PIN))) break;	// key is released
    4df8:	4f 99       	sbic	0x09, 7	; 9
    4dfa:	03 c0       	rjmp	.+6      	; 0x4e02 <message_key_released+0x22>
//  lcd_line1();
//#else
  lcd_clear();
//#endif
  lcd_MEM2_string(XX_str);		// display MEM2_str in row 1
  for (times=0;times<100;times++) {
    4dfc:	0f 5f       	subi	r16, 0xFF	; 255
    4dfe:	04 36       	cpi	r16, 0x64	; 100
    4e00:	c1 f7       	brne	.-16     	; 0x4df2 <message_key_released+0x12>
     wait_about10ms();
    if((RST_PIN_REG & (1<<RST_PIN))) break;	// key is released
  }
  lcd_line2();
    4e02:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  return;
} /* end message_key_released() */
    4e06:	1f 91       	pop	r17
    4e08:	0f 91       	pop	r16
    4e0a:	08 95       	ret

00004e0c <ReadBigCap>:
#include "Transistortester.h"


#ifdef WITH_MENU
//=================================================================
void ReadBigCap(uint8_t HighPin, uint8_t LowPin) {
    4e0c:	a0 e0       	ldi	r26, 0x00	; 0
    4e0e:	b0 e0       	ldi	r27, 0x00	; 0
    4e10:	ec e0       	ldi	r30, 0x0C	; 12
    4e12:	f7 e2       	ldi	r31, 0x27	; 39
    4e14:	0c 94 85 32 	jmp	0x650a	; 0x650a <__prologue_saves__+0xc>
    4e18:	d8 2e       	mov	r13, r24
    4e1a:	c6 2e       	mov	r12, r22
#endif
  uint8_t HiPinR_L;
  uint8_t LoADC;

#ifdef AUTO_CAL
  pin_combination = (HighPin * 3) + LowPin - 1;	// coded Pin combination for capacity zero offset
    4e1c:	26 2f       	mov	r18, r22
    4e1e:	21 50       	subi	r18, 0x01	; 1
    4e20:	83 e0       	ldi	r24, 0x03	; 3
    4e22:	d8 9e       	mul	r13, r24
    4e24:	c0 01       	movw	r24, r0
    4e26:	11 24       	eor	r1, r1
    4e28:	28 0f       	add	r18, r24
    4e2a:	20 93 69 02 	sts	0x0269, r18
#endif

  LoADC = pgm_read_byte(&PinADCtab[LowPin]) | TXD_MSK;
    4e2e:	e6 2f       	mov	r30, r22
    4e30:	f0 e0       	ldi	r31, 0x00	; 0
    4e32:	e1 51       	subi	r30, 0x11	; 17
    4e34:	fe 4f       	sbci	r31, 0xFE	; 254
    4e36:	14 91       	lpm	r17, Z+
  HiPinR_L = pgm_read_byte(&PinRLtab[HighPin]);	//R_L mask for HighPin R_L load
    4e38:	ed 2d       	mov	r30, r13
    4e3a:	f0 e0       	ldi	r31, 0x00	; 0
    4e3c:	e7 51       	subi	r30, 0x17	; 23
    4e3e:	fe 4f       	sbci	r31, 0xFE	; 254
    4e40:	e4 90       	lpm	r14, Z+

#if FLASHEND > 0x1fff
  unsigned int vloss;	// lost voltage after load pulse in 0.1% 
  cap.esr = 0;				// set ESR of capacitor to zero
    4e42:	10 92 91 02 	sts	0x0291, r1
    4e46:	10 92 90 02 	sts	0x0290, r1
  vloss = 0;				// set lost voltage to zero
#endif
  cap.cval = 0;				// set capacity value to zero
    4e4a:	10 92 84 02 	sts	0x0284, r1
    4e4e:	10 92 85 02 	sts	0x0285, r1
    4e52:	10 92 86 02 	sts	0x0286, r1
    4e56:	10 92 87 02 	sts	0x0287, r1
  cap.cpre = -9;			//default unit is nF
    4e5a:	87 ef       	ldi	r24, 0xF7	; 247
    4e5c:	80 93 96 02 	sts	0x0296, r24
  EntladePins();			// discharge capacitor
    4e60:	0e 94 84 17 	call	0x2f08	; 0x2f08 <EntladePins>
  ADC_PORT = TXD_VAL;			// switch ADC-Port to GND
    4e64:	18 b8       	out	0x08, r1	; 8
  R_PORT = 0;				// switch R-Port to GND
    4e66:	15 b8       	out	0x05, r1	; 5
  ADC_DDR = LoADC;			// switch Low-Pin to output (GND)
    4e68:	17 b9       	out	0x07, r17	; 7
//  R_DDR = HiPinR_L;			// switch R_L port for HighPin to output (GND)
  R_DDR = 0;				// set all R Ports to input (no current)
    4e6a:	14 b8       	out	0x04, r1	; 4
  adcv[0] = ReadADC(HighPin);		// voltage before any load 
    4e6c:	8d 2d       	mov	r24, r13
    4e6e:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
    4e72:	8c 01       	movw	r16, r24
  adcv[2] = adcv[0];			// preset to prevent compiler warning
  
  ovcnt16 = 0;
    4e74:	10 92 6b 02 	sts	0x026B, r1
    4e78:	10 92 6a 02 	sts	0x026A, r1
    4e7c:	fc 01       	movw	r30, r24
#define MAX_LOAD_TIME 12500
#define MIN_VOLTAGE 300
  while (ovcnt16 < MAX_LOAD_TIME) {
     R_PORT = HiPinR_L;			//R_L to 1 (VCC) 
     if ((ovcnt16 == 0) || ((MIN_VOLTAGE-adcv[2]) < (adcv[2]*10/ovcnt16))) {
    4e7e:	7c e2       	ldi	r23, 0x2C	; 44
    4e80:	87 2e       	mov	r8, r23
    4e82:	71 e0       	ldi	r23, 0x01	; 1
    4e84:	97 2e       	mov	r9, r23
        R_DDR = HiPinR_L;		//switch Pin to output, across R to VCC
        wait200us();			// wait exactly 0.2ms, do not sleep
        R_DDR = 0;			// switch back to input
        ovcnt16++;
     } else if ((ovcnt16 > 10) && ((MIN_VOLTAGE-adcv[2]) > ((adcv[2]*100)/ovcnt16))){
    4e86:	64 e6       	ldi	r22, 0x64	; 100
    4e88:	a6 2e       	mov	r10, r22
    4e8a:	b1 2c       	mov	r11, r1
    4e8c:	75 c0       	rjmp	.+234    	; 0x4f78 <ReadBigCap+0x16c>
  
  ovcnt16 = 0;
#define MAX_LOAD_TIME 12500
#define MIN_VOLTAGE 300
  while (ovcnt16 < MAX_LOAD_TIME) {
     R_PORT = HiPinR_L;			//R_L to 1 (VCC) 
    4e8e:	e5 b8       	out	0x05, r14	; 5
     if ((ovcnt16 == 0) || ((MIN_VOLTAGE-adcv[2]) < (adcv[2]*10/ovcnt16))) {
    4e90:	80 91 6a 02 	lds	r24, 0x026A
    4e94:	90 91 6b 02 	lds	r25, 0x026B
    4e98:	89 2b       	or	r24, r25
    4e9a:	b9 f0       	breq	.+46     	; 0x4eca <ReadBigCap+0xbe>
    4e9c:	e4 01       	movw	r28, r8
    4e9e:	ce 1b       	sub	r28, r30
    4ea0:	df 0b       	sbc	r29, r31
    4ea2:	60 91 6a 02 	lds	r22, 0x026A
    4ea6:	70 91 6b 02 	lds	r23, 0x026B
    4eaa:	cf 01       	movw	r24, r30
    4eac:	88 0f       	add	r24, r24
    4eae:	99 1f       	adc	r25, r25
    4eb0:	9f 01       	movw	r18, r30
    4eb2:	43 e0       	ldi	r20, 0x03	; 3
    4eb4:	22 0f       	add	r18, r18
    4eb6:	33 1f       	adc	r19, r19
    4eb8:	4a 95       	dec	r20
    4eba:	e1 f7       	brne	.-8      	; 0x4eb4 <ReadBigCap+0xa8>
    4ebc:	82 0f       	add	r24, r18
    4ebe:	93 1f       	adc	r25, r19
    4ec0:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    4ec4:	c6 17       	cp	r28, r22
    4ec6:	d7 07       	cpc	r29, r23
    4ec8:	50 f4       	brcc	.+20     	; 0x4ede <ReadBigCap+0xd2>
        R_DDR = HiPinR_L;		//switch Pin to output, across R to VCC
    4eca:	e4 b8       	out	0x04, r14	; 4
        wait200us();			// wait exactly 0.2ms, do not sleep
    4ecc:	0e 94 6d 03 	call	0x6da	; 0x6da <wait200us>
        R_DDR = 0;			// switch back to input
    4ed0:	14 b8       	out	0x04, r1	; 4
        ovcnt16++;
    4ed2:	80 91 6a 02 	lds	r24, 0x026A
    4ed6:	90 91 6b 02 	lds	r25, 0x026B
    4eda:	01 96       	adiw	r24, 0x01	; 1
    4edc:	2a c0       	rjmp	.+84     	; 0x4f32 <ReadBigCap+0x126>
     } else if ((ovcnt16 > 10) && ((MIN_VOLTAGE-adcv[2]) > ((adcv[2]*100)/ovcnt16))){
    4ede:	80 91 6a 02 	lds	r24, 0x026A
    4ee2:	90 91 6b 02 	lds	r25, 0x026B
    4ee6:	0b 97       	sbiw	r24, 0x0b	; 11
    4ee8:	d8 f0       	brcs	.+54     	; 0x4f20 <ReadBigCap+0x114>
    4eea:	60 91 6a 02 	lds	r22, 0x026A
    4eee:	70 91 6b 02 	lds	r23, 0x026B
    4ef2:	ea 9d       	mul	r30, r10
    4ef4:	c0 01       	movw	r24, r0
    4ef6:	eb 9d       	mul	r30, r11
    4ef8:	90 0d       	add	r25, r0
    4efa:	fa 9d       	mul	r31, r10
    4efc:	90 0d       	add	r25, r0
    4efe:	11 24       	eor	r1, r1
    4f00:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    4f04:	6c 17       	cp	r22, r28
    4f06:	7d 07       	cpc	r23, r29
    4f08:	58 f4       	brcc	.+22     	; 0x4f20 <ReadBigCap+0x114>
        R_DDR = HiPinR_L;		//switch Pin to output, across R to VCC
    4f0a:	e4 b8       	out	0x04, r14	; 4
        wait20ms();			// wait exactly 20ms, do not sleep
    4f0c:	0e 94 63 03 	call	0x6c6	; 0x6c6 <wait20ms>
        R_DDR = 0;			// switch back to input
    4f10:	14 b8       	out	0x04, r1	; 4
        ovcnt16 += 100;
    4f12:	80 91 6a 02 	lds	r24, 0x026A
    4f16:	90 91 6b 02 	lds	r25, 0x026B
    4f1a:	8c 59       	subi	r24, 0x9C	; 156
    4f1c:	9f 4f       	sbci	r25, 0xFF	; 255
    4f1e:	09 c0       	rjmp	.+18     	; 0x4f32 <ReadBigCap+0x126>
     } else {
        R_DDR = HiPinR_L;		//switch Pin to output, across R to VCC
    4f20:	e4 b8       	out	0x04, r14	; 4
        wait2ms();			// wait exactly 2ms, do not sleep
    4f22:	0e 94 68 03 	call	0x6d0	; 0x6d0 <wait2ms>
        R_DDR = 0;			// switch back to input
    4f26:	14 b8       	out	0x04, r1	; 4
        ovcnt16 += 10;
    4f28:	80 91 6a 02 	lds	r24, 0x026A
    4f2c:	90 91 6b 02 	lds	r25, 0x026B
    4f30:	0a 96       	adiw	r24, 0x0a	; 10
    4f32:	90 93 6b 02 	sts	0x026B, r25
    4f36:	80 93 6a 02 	sts	0x026A, r24
     }
     R_PORT = 0;			// no Pull up
    4f3a:	15 b8       	out	0x05, r1	; 5
     wait50us();			//wait a little time
    4f3c:	0e 94 6f 03 	call	0x6de	; 0x6de <wait50us>
     wdt_reset();
    4f40:	a8 95       	wdr
     // read voltage without current, is already charged enough?
     adcv[2] = ReadADC(HighPin);
    4f42:	8d 2d       	mov	r24, r13
    4f44:	0e 94 b1 03 	call	0x762	; 0x762 <ReadADC>
     if (adcv[2] > adcv[0]) {
    4f48:	08 17       	cp	r16, r24
    4f4a:	19 07       	cpc	r17, r25
    4f4c:	18 f0       	brcs	.+6      	; 0x4f54 <ReadBigCap+0x148>
    4f4e:	e0 e0       	ldi	r30, 0x00	; 0
    4f50:	f0 e0       	ldi	r31, 0x00	; 0
    4f52:	03 c0       	rjmp	.+6      	; 0x4f5a <ReadBigCap+0x14e>
        adcv[2] -= adcv[0];		//difference to beginning voltage
    4f54:	fc 01       	movw	r30, r24
    4f56:	e0 1b       	sub	r30, r16
    4f58:	f1 0b       	sbc	r31, r17
     } else {
        adcv[2] = 0;			// voltage is lower or same as beginning voltage
     }
     if ((ovcnt16 > (MAX_LOAD_TIME/8)) && (adcv[2] < (MIN_VOLTAGE/8))) {
    4f5a:	80 91 6a 02 	lds	r24, 0x026A
    4f5e:	90 91 6b 02 	lds	r25, 0x026B
    4f62:	8b 51       	subi	r24, 0x1B	; 27
    4f64:	96 40       	sbci	r25, 0x06	; 6
    4f66:	20 f0       	brcs	.+8      	; 0x4f70 <ReadBigCap+0x164>
    4f68:	e5 32       	cpi	r30, 0x25	; 37
    4f6a:	f1 05       	cpc	r31, r1
    4f6c:	08 f4       	brcc	.+2      	; 0x4f70 <ReadBigCap+0x164>
    4f6e:	75 c0       	rjmp	.+234    	; 0x505a <ReadBigCap+0x24e>
        // 300mV can not be reached well-timed 
        break;		// don't try to load any more
     }
     // probably 50mF can be charged well-timed 
     if (adcv[2] > MIN_VOLTAGE) {
    4f70:	81 e0       	ldi	r24, 0x01	; 1
    4f72:	ed 32       	cpi	r30, 0x2D	; 45
    4f74:	f8 07       	cpc	r31, r24
    4f76:	68 f4       	brcc	.+26     	; 0x4f92 <ReadBigCap+0x186>
  adcv[2] = adcv[0];			// preset to prevent compiler warning
  
  ovcnt16 = 0;
#define MAX_LOAD_TIME 12500
#define MIN_VOLTAGE 300
  while (ovcnt16 < MAX_LOAD_TIME) {
    4f78:	80 91 6a 02 	lds	r24, 0x026A
    4f7c:	90 91 6b 02 	lds	r25, 0x026B
    4f80:	84 5d       	subi	r24, 0xD4	; 212
    4f82:	90 43       	sbci	r25, 0x30	; 48
    4f84:	08 f4       	brcc	.+2      	; 0x4f88 <ReadBigCap+0x17c>
    4f86:	83 cf       	rjmp	.-250    	; 0x4e8e <ReadBigCap+0x82>
  lcd_line3();
  DisplayValue(ovcnt16,0,' ',4);
  DisplayValue(adcv[2],-3,'V',4);
  wait_about1s();
#endif
  if (adcv[2] <= MIN_VOLTAGE) {
    4f88:	81 e0       	ldi	r24, 0x01	; 1
    4f8a:	ed 32       	cpi	r30, 0x2D	; 45
    4f8c:	f8 07       	cpc	r31, r24
    4f8e:	08 f4       	brcc	.+2      	; 0x4f92 <ReadBigCap+0x186>
    4f90:	64 c0       	rjmp	.+200    	; 0x505a <ReadBigCap+0x24e>
     wait1s();
#endif
     goto keinC;		// was never charged enough, >20mF or shorted
  }
  //voltage is rised properly and keeps the voltage enough
  if ((ovcnt16 == 1 ) && (adcv[2] > 1300)) {
    4f92:	80 91 6a 02 	lds	r24, 0x026A
    4f96:	90 91 6b 02 	lds	r25, 0x026B
    4f9a:	01 97       	sbiw	r24, 0x01	; 1
    4f9c:	29 f4       	brne	.+10     	; 0x4fa8 <ReadBigCap+0x19c>
    4f9e:	25 e0       	ldi	r18, 0x05	; 5
    4fa0:	e5 31       	cpi	r30, 0x15	; 21
    4fa2:	f2 07       	cpc	r31, r18
    4fa4:	08 f0       	brcs	.+2      	; 0x4fa8 <ReadBigCap+0x19c>
    4fa6:	59 c0       	rjmp	.+178    	; 0x505a <ReadBigCap+0x24e>
     wait1s();
#endif
     goto keinC;		// Voltage of more than 1300mV is reached in one pulse, too fast loaded
  }
  // Capacity is more than about 50F
  cap.cval_uncorrected.dw = ovcnt16*2;
    4fa8:	e0 90 6a 02 	lds	r14, 0x026A
    4fac:	f0 90 6b 02 	lds	r15, 0x026B
    4fb0:	ee 0c       	add	r14, r14
    4fb2:	ff 1c       	adc	r15, r15
    4fb4:	00 e0       	ldi	r16, 0x00	; 0
    4fb6:	10 e0       	ldi	r17, 0x00	; 0
    4fb8:	e0 92 8c 02 	sts	0x028C, r14
    4fbc:	f0 92 8d 02 	sts	0x028D, r15
    4fc0:	00 93 8e 02 	sts	0x028E, r16
    4fc4:	10 93 8f 02 	sts	0x028F, r17
  // compute factor with load voltage + lost voltage during the voltage load time
  cap.cval_uncorrected.dw *= GetRLmultip(adcv[2]);	// get factor to convert time to capacity from table
    4fc8:	cf 01       	movw	r24, r30
    4fca:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <GetRLmultip>
    4fce:	a0 e0       	ldi	r26, 0x00	; 0
    4fd0:	b0 e0       	ldi	r27, 0x00	; 0
    4fd2:	bc 01       	movw	r22, r24
    4fd4:	cd 01       	movw	r24, r26
    4fd6:	a8 01       	movw	r20, r16
    4fd8:	97 01       	movw	r18, r14
    4fda:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    4fde:	60 93 8c 02 	sts	0x028C, r22
    4fe2:	70 93 8d 02 	sts	0x028D, r23
    4fe6:	80 93 8e 02 	sts	0x028E, r24
    4fea:	90 93 8f 02 	sts	0x028F, r25
   cap.cval = cap.cval_uncorrected.dw;	// set result to uncorrected
    4fee:	60 93 84 02 	sts	0x0284, r22
    4ff2:	70 93 85 02 	sts	0x0285, r23
    4ff6:	80 93 86 02 	sts	0x0286, r24
    4ffa:	90 93 87 02 	sts	0x0287, r25
   Scale_C_with_vcc();
    4ffe:	0e 94 19 18 	call	0x3032	; 0x3032 <Scale_C_with_vcc>
   // cap.cval for this type is at least 40000nF, so the last digit will be never shown
   cap.cval -= ((cap.cval * C_H_KORR) / 1000);	// correct with C_H_KORR with 0.1% resolution, but prevent overflow
   cap.cval /= 10;
    5002:	60 91 84 02 	lds	r22, 0x0284
    5006:	70 91 85 02 	lds	r23, 0x0285
    500a:	80 91 86 02 	lds	r24, 0x0286
    500e:	90 91 87 02 	lds	r25, 0x0287
    5012:	2a e0       	ldi	r18, 0x0A	; 10
    5014:	30 e0       	ldi	r19, 0x00	; 0
    5016:	40 e0       	ldi	r20, 0x00	; 0
    5018:	50 e0       	ldi	r21, 0x00	; 0
    501a:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    501e:	20 93 84 02 	sts	0x0284, r18
    5022:	30 93 85 02 	sts	0x0285, r19
    5026:	40 93 86 02 	sts	0x0286, r20
    502a:	50 93 87 02 	sts	0x0287, r21
   wait_about3s();
#endif

//==================================================================================

   PartFound = PART_CAPACITOR;	//capacitor is found
    502e:	87 e0       	ldi	r24, 0x07	; 7
    5030:	80 93 18 02 	sts	0x0218, r24
      cap.cval_max = cap.cval;
    5034:	e8 e8       	ldi	r30, 0x88	; 136
    5036:	f2 e0       	ldi	r31, 0x02	; 2
    5038:	20 93 88 02 	sts	0x0288, r18
    503c:	31 83       	std	Z+1, r19	; 0x01
    503e:	42 83       	std	Z+2, r20	; 0x02
    5040:	53 83       	std	Z+3, r21	; 0x03
      cap.cpre_max = cap.cpre;
    5042:	80 91 96 02 	lds	r24, 0x0296
    5046:	80 93 97 02 	sts	0x0297, r24
#if FLASHEND > 0x1fff
      cap.v_loss = vloss;		// lost voltage in 0.01%
    504a:	10 92 93 02 	sts	0x0293, r1
    504e:	10 92 92 02 	sts	0x0292, r1
#endif
      cap.ca = LowPin;		// save LowPin
    5052:	c0 92 94 02 	sts	0x0294, r12
      cap.cb = HighPin;		// save HighPin
    5056:	d0 92 95 02 	sts	0x0295, r13
keinC:
  // discharge capacitor again
//  EntladePins();		// discharge capacitors
  //ready
  // switch all ports to input
  ADC_DDR =  TXD_MSK;		// switch all ADC ports to input
    505a:	17 b8       	out	0x07, r1	; 7
  ADC_PORT = TXD_VAL;		// switch all ADC outputs to GND, no pull up
    505c:	18 b8       	out	0x08, r1	; 8
  R_DDR = 0;			// switch all resistor ports to input
    505e:	14 b8       	out	0x04, r1	; 4
  R_PORT = 0; 			// switch all resistor outputs to GND, no pull up
    5060:	15 b8       	out	0x05, r1	; 5
  return;
 } // end ReadBigCap()
    5062:	cd b7       	in	r28, 0x3d	; 61
    5064:	de b7       	in	r29, 0x3e	; 62
    5066:	ec e0       	ldi	r30, 0x0C	; 12
    5068:	0c 94 a1 32 	jmp	0x6542	; 0x6542 <__epilogue_restores__+0xc>

0000506c <CheckRotaryEncoder>:

//=================================================================
// CheckRotaryEndoder

#ifdef WITH_MENU
void CheckRotaryEncoder(void) {
    506c:	a8 e1       	ldi	r26, 0x18	; 24
    506e:	b0 e0       	ldi	r27, 0x00	; 0
    5070:	ec e3       	ldi	r30, 0x3C	; 60
    5072:	f8 e2       	ldi	r31, 0x28	; 40
    5074:	0c 94 87 32 	jmp	0x650e	; 0x650e <__prologue_saves__+0x10>
  uint8_t switch1;	// pin number of first switch
  uint8_t switch2;	// pin number of second switch
  uint8_t switchm;	// common pin number of both switches
  unsigned int kk;	// loop counter for polling the pins

  message_key_released(RotaryEncoder_str);	// RotaryEncoder in line 1
    5078:	89 e3       	ldi	r24, 0x39	; 57
    507a:	91 e0       	ldi	r25, 0x01	; 1
    507c:	0e 94 f0 26 	call	0x4de0	; 0x4de0 <message_key_released>
  lcd_line2();
    5080:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_MEM_string(TURN_str);			// "turn!" at line 2 of LCD
    5084:	88 e4       	ldi	r24, 0x48	; 72
    5086:	91 e0       	ldi	r25, 0x01	; 1
    5088:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  
  for (ii=0;ii<4;ii++) {
     TP13tab[ii] = 0;		//reset count of bit TP1:TP3 to zero
    508c:	1a 82       	std	Y+2, r1	; 0x02
    508e:	19 82       	std	Y+1, r1	; 0x01
     TP23tab[ii] = 0;		//reset count of bit TP2:TP3 to zero
    5090:	1a 86       	std	Y+10, r1	; 0x0a
    5092:	19 86       	std	Y+9, r1	; 0x09
     TP12tab[ii] = 0;		//reset count of bit TP1:TP2 to zero
    5094:	1a 8a       	std	Y+18, r1	; 0x12
    5096:	19 8a       	std	Y+17, r1	; 0x11
  message_key_released(RotaryEncoder_str);	// RotaryEncoder in line 1
  lcd_line2();
  lcd_MEM_string(TURN_str);			// "turn!" at line 2 of LCD
  
  for (ii=0;ii<4;ii++) {
     TP13tab[ii] = 0;		//reset count of bit TP1:TP3 to zero
    5098:	1c 82       	std	Y+4, r1	; 0x04
    509a:	1b 82       	std	Y+3, r1	; 0x03
     TP23tab[ii] = 0;		//reset count of bit TP2:TP3 to zero
    509c:	1c 86       	std	Y+12, r1	; 0x0c
    509e:	1b 86       	std	Y+11, r1	; 0x0b
     TP12tab[ii] = 0;		//reset count of bit TP1:TP2 to zero
    50a0:	1c 8a       	std	Y+20, r1	; 0x14
    50a2:	1b 8a       	std	Y+19, r1	; 0x13
  message_key_released(RotaryEncoder_str);	// RotaryEncoder in line 1
  lcd_line2();
  lcd_MEM_string(TURN_str);			// "turn!" at line 2 of LCD
  
  for (ii=0;ii<4;ii++) {
     TP13tab[ii] = 0;		//reset count of bit TP1:TP3 to zero
    50a4:	1e 82       	std	Y+6, r1	; 0x06
    50a6:	1d 82       	std	Y+5, r1	; 0x05
     TP23tab[ii] = 0;		//reset count of bit TP2:TP3 to zero
    50a8:	1e 86       	std	Y+14, r1	; 0x0e
    50aa:	1d 86       	std	Y+13, r1	; 0x0d
     TP12tab[ii] = 0;		//reset count of bit TP1:TP2 to zero
    50ac:	1e 8a       	std	Y+22, r1	; 0x16
    50ae:	1d 8a       	std	Y+21, r1	; 0x15
  message_key_released(RotaryEncoder_str);	// RotaryEncoder in line 1
  lcd_line2();
  lcd_MEM_string(TURN_str);			// "turn!" at line 2 of LCD
  
  for (ii=0;ii<4;ii++) {
     TP13tab[ii] = 0;		//reset count of bit TP1:TP3 to zero
    50b0:	18 86       	std	Y+8, r1	; 0x08
    50b2:	1f 82       	std	Y+7, r1	; 0x07
     TP23tab[ii] = 0;		//reset count of bit TP2:TP3 to zero
    50b4:	18 8a       	std	Y+16, r1	; 0x10
    50b6:	1f 86       	std	Y+15, r1	; 0x0f
     TP12tab[ii] = 0;		//reset count of bit TP1:TP2 to zero
    50b8:	18 8e       	std	Y+24, r1	; 0x18
    50ba:	1f 8a       	std	Y+23, r1	; 0x17
  }  
  R_PORT = (1<<PIN_RL1) | (1<<PIN_RL2) | (1<<PIN_RL3); // all ports with 470k to VCC
    50bc:	85 e1       	ldi	r24, 0x15	; 21
    50be:	85 b9       	out	0x05, r24	; 5
  R_DDR = (1<<PIN_RL1) | (1<<PIN_RL2) | (1<<PIN_RL3); // all ports with 470k to VCC
    50c0:	84 b9       	out	0x04, r24	; 4
    50c2:	ff 24       	eor	r15, r15
    50c4:	00 e0       	ldi	r16, 0x00	; 0
    50c6:	10 e0       	ldi	r17, 0x00	; 0
  switchm = TP1;
  open_state = 0;		// open state for both switches is not often found
  close_state = 0;		// close state for both switches is not often found
  for (kk=0; kk<63001; kk++) {
     ADC_PORT = TXD_VAL;		// all ADC output are preset to GND
     ADC_DDR = (1<<TP1) | TXD_MSK;	// switch TP1 to GND level
    50c8:	aa 24       	eor	r10, r10
    50ca:	a3 94       	inc	r10
     if ((ii & (1<<TP3)) != 0) index += 2;	// index for second switch open is 2 or 3
     if (kk == 0) {
        start_index23 = index;		// save the start state
     } else {
        if (index != start_index23) {
           TP23tab[index]++;		// add one to the found state of TP2:TP3
    50cc:	6e 01       	movw	r12, r28
    50ce:	08 94       	sec
    50d0:	c1 1c       	adc	r12, r1
    50d2:	d1 1c       	adc	r13, r1
     if ((ii & (1<<TP2)) != 0) index += 1;	// index for first switch open is 1 or 3
     if ((ii & (1<<TP3)) != 0) index += 2;	// index for second switch open is 2 or 3
     if (kk == 0) {
        start_index23 = index;		// save the start state
     } else {
        if (index != start_index23) {
    50d4:	f4 e0       	ldi	r31, 0x04	; 4
    50d6:	bf 2e       	mov	r11, r31
        } else {
           start_index23 = 4;		// now every state will be counted
        }
     }

     ADC_DDR = (1<<TP2) | TXD_MSK;	// switch TP2 to GND level
    50d8:	e2 e0       	ldi	r30, 0x02	; 2
    50da:	ee 2e       	mov	r14, r30
  switch2 = TP1;
  switchm = TP1;
  open_state = 0;		// open state for both switches is not often found
  close_state = 0;		// close state for both switches is not often found
  for (kk=0; kk<63001; kk++) {
     ADC_PORT = TXD_VAL;		// all ADC output are preset to GND
    50dc:	18 b8       	out	0x08, r1	; 8
     ADC_DDR = (1<<TP1) | TXD_MSK;	// switch TP1 to GND level
    50de:	a7 b8       	out	0x07, r10	; 7
     wait2us();
    50e0:	0e 94 77 03 	call	0x6ee	; 0x6ee <wait2us>
     // look, what the other two levels are (TP2 and TP3)
     index = 0;			// index for both switches closed
     ii = ADC_PIN;		// Read port
    50e4:	86 b1       	in	r24, 0x06	; 6
     if ((ii & (1<<TP2)) != 0) index += 1;	// index for first switch open is 1 or 3
    50e6:	90 e0       	ldi	r25, 0x00	; 0
    50e8:	9c 01       	movw	r18, r24
    50ea:	36 95       	lsr	r19
    50ec:	27 95       	ror	r18
    50ee:	21 70       	andi	r18, 0x01	; 1
     if ((ii & (1<<TP3)) != 0) index += 2;	// index for second switch open is 2 or 3
    50f0:	82 fd       	sbrc	r24, 2
    50f2:	2e 5f       	subi	r18, 0xFE	; 254
     if (kk == 0) {
    50f4:	01 15       	cp	r16, r1
    50f6:	11 05       	cpc	r17, r1
    50f8:	11 f4       	brne	.+4      	; 0x50fe <CheckRotaryEncoder+0x92>
    50fa:	f2 2e       	mov	r15, r18
    50fc:	10 c0       	rjmp	.+32     	; 0x511e <CheckRotaryEncoder+0xb2>
        start_index23 = index;		// save the start state
     } else {
        if (index != start_index23) {
    50fe:	2f 15       	cp	r18, r15
    5100:	19 f4       	brne	.+6      	; 0x5108 <CheckRotaryEncoder+0x9c>
    5102:	64 e0       	ldi	r22, 0x04	; 4
    5104:	f6 2e       	mov	r15, r22
    5106:	0b c0       	rjmp	.+22     	; 0x511e <CheckRotaryEncoder+0xb2>
           TP23tab[index]++;		// add one to the found state of TP2:TP3
    5108:	e2 2f       	mov	r30, r18
    510a:	f0 e0       	ldi	r31, 0x00	; 0
    510c:	ee 0f       	add	r30, r30
    510e:	ff 1f       	adc	r31, r31
    5110:	ec 0d       	add	r30, r12
    5112:	fd 1d       	adc	r31, r13
    5114:	80 85       	ldd	r24, Z+8	; 0x08
    5116:	91 85       	ldd	r25, Z+9	; 0x09
    5118:	01 96       	adiw	r24, 0x01	; 1
    511a:	91 87       	std	Z+9, r25	; 0x09
    511c:	80 87       	std	Z+8, r24	; 0x08
        } else {
           start_index23 = 4;		// now every state will be counted
        }
     }

     ADC_DDR = (1<<TP2) | TXD_MSK;	// switch TP2 to GND level
    511e:	e7 b8       	out	0x07, r14	; 7
     wait2us();
    5120:	0e 94 77 03 	call	0x6ee	; 0x6ee <wait2us>
     // look, what the other two levels are (TP1 and TP3)
     index = 0;			// index for both switches closed
     ii = ADC_PIN;		// Read port
    5124:	86 b1       	in	r24, 0x06	; 6
     if ((ii & (1<<TP1)) != 0) index += 1;	// index for first switch open is 1 or 3
    5126:	e8 2f       	mov	r30, r24
    5128:	e1 70       	andi	r30, 0x01	; 1
     if ((ii & (1<<TP3)) != 0) index += 2;	// index for second switch open is 2 or 3
    512a:	82 fd       	sbrc	r24, 2
    512c:	ee 5f       	subi	r30, 0xFE	; 254
     if (start_index23 == 4) {
    512e:	84 e0       	ldi	r24, 0x04	; 4
    5130:	f8 16       	cp	r15, r24
    5132:	51 f4       	brne	.+20     	; 0x5148 <CheckRotaryEncoder+0xdc>
        TP13tab[index]++;		//add one to the found state of TP1:TP3
    5134:	f0 e0       	ldi	r31, 0x00	; 0
    5136:	ee 0f       	add	r30, r30
    5138:	ff 1f       	adc	r31, r31
    513a:	ec 0d       	add	r30, r12
    513c:	fd 1d       	adc	r31, r13
    513e:	80 81       	ld	r24, Z
    5140:	91 81       	ldd	r25, Z+1	; 0x01
    5142:	01 96       	adiw	r24, 0x01	; 1
    5144:	91 83       	std	Z+1, r25	; 0x01
    5146:	80 83       	st	Z, r24
     }

     ADC_DDR = (1<<TP3) | TXD_MSK;	// switch TP3 to GND level
    5148:	b7 b8       	out	0x07, r11	; 7
     wait2us();
    514a:	0e 94 77 03 	call	0x6ee	; 0x6ee <wait2us>
     // look, what the other two levels are (TP1 and TP3)
     index = 0;			// index for both switches closed
     ii = ADC_PIN;		// Read port
    514e:	86 b1       	in	r24, 0x06	; 6
     if ((ii & (1<<TP1)) != 0) index += 1;	// index for first switch open is 1 or 3
    5150:	e8 2f       	mov	r30, r24
    5152:	e1 70       	andi	r30, 0x01	; 1
     if ((ii & (1<<TP2)) != 0) index += 2;	// index for second switch open is 2 or 3
    5154:	81 fd       	sbrc	r24, 1
    5156:	ee 5f       	subi	r30, 0xFE	; 254
     if (start_index23 == 4) {
    5158:	84 e0       	ldi	r24, 0x04	; 4
    515a:	f8 16       	cp	r15, r24
    515c:	51 f4       	brne	.+20     	; 0x5172 <CheckRotaryEncoder+0x106>
        TP12tab[index]++;		//add one to the found state of TP1:TP2
    515e:	f0 e0       	ldi	r31, 0x00	; 0
    5160:	ee 0f       	add	r30, r30
    5162:	ff 1f       	adc	r31, r31
    5164:	ec 0d       	add	r30, r12
    5166:	fd 1d       	adc	r31, r13
    5168:	80 89       	ldd	r24, Z+16	; 0x10
    516a:	91 89       	ldd	r25, Z+17	; 0x11
    516c:	01 96       	adiw	r24, 0x01	; 1
    516e:	91 8b       	std	Z+17, r25	; 0x11
    5170:	80 8b       	std	Z+16, r24	; 0x10
     }
     wdt_reset();
    5172:	a8 95       	wdr
     wait1ms();			// wait a little for next sample
    5174:	0e 94 69 03 	call	0x6d2	; 0x6d2 <wait1ms>
     if ((RST_PIN_REG & (1<<RST_PIN)) == 0) goto end_rotary;
    5178:	4f 9b       	sbis	0x09, 7	; 9
    517a:	d2 c0       	rjmp	.+420    	; 0x5320 <CheckRotaryEncoder+0x2b4>
     if ((TP13tab[0] > 20) &&(TP13tab[1] > 20) && (TP13tab[2] > 20) && (TP13tab[3] > 20)) {
    517c:	69 81       	ldd	r22, Y+1	; 0x01
    517e:	7a 81       	ldd	r23, Y+2	; 0x02
    5180:	65 31       	cpi	r22, 0x15	; 21
    5182:	71 05       	cpc	r23, r1
    5184:	f0 f0       	brcs	.+60     	; 0x51c2 <CheckRotaryEncoder+0x156>
    5186:	4b 81       	ldd	r20, Y+3	; 0x03
    5188:	5c 81       	ldd	r21, Y+4	; 0x04
    518a:	45 31       	cpi	r20, 0x15	; 21
    518c:	51 05       	cpc	r21, r1
    518e:	c8 f0       	brcs	.+50     	; 0x51c2 <CheckRotaryEncoder+0x156>
    5190:	8d 81       	ldd	r24, Y+5	; 0x05
    5192:	9e 81       	ldd	r25, Y+6	; 0x06
    5194:	85 31       	cpi	r24, 0x15	; 21
    5196:	91 05       	cpc	r25, r1
    5198:	a0 f0       	brcs	.+40     	; 0x51c2 <CheckRotaryEncoder+0x156>
    519a:	2f 81       	ldd	r18, Y+7	; 0x07
    519c:	38 85       	ldd	r19, Y+8	; 0x08
    519e:	25 31       	cpi	r18, 0x15	; 21
    51a0:	31 05       	cpc	r19, r1
    51a2:	78 f0       	brcs	.+30     	; 0x51c2 <CheckRotaryEncoder+0x156>
        switch1 = TP1;
        switch2 = TP3;
        switchm = TP2;
        if ((TP13tab[1] + TP13tab[2]) < TP13tab[0]) {
    51a4:	84 0f       	add	r24, r20
    51a6:	95 1f       	adc	r25, r21
    51a8:	bb 24       	eor	r11, r11
    51aa:	86 17       	cp	r24, r22
    51ac:	97 07       	cpc	r25, r23
    51ae:	10 f4       	brcc	.+4      	; 0x51b4 <CheckRotaryEncoder+0x148>
    51b0:	bb 24       	eor	r11, r11
    51b2:	b3 94       	inc	r11
           close_state = 1;	// both switches are often monitored in close state
        }
        if ((TP13tab[1] + TP13tab[2]) < TP13tab[3]) {
    51b4:	82 17       	cp	r24, r18
    51b6:	93 07       	cpc	r25, r19
    51b8:	08 f0       	brcs	.+2      	; 0x51bc <CheckRotaryEncoder+0x150>
    51ba:	5d c0       	rjmp	.+186    	; 0x5276 <CheckRotaryEncoder+0x20a>
    51bc:	cc 24       	eor	r12, r12
    51be:	c3 94       	inc	r12
    51c0:	5b c0       	rjmp	.+182    	; 0x5278 <CheckRotaryEncoder+0x20c>
           open_state = 1; 	// both switches are often monitored in open state
        }
        break;
     } 
     if ((TP23tab[0] > 20) &&(TP23tab[1] > 20) && (TP23tab[2] > 20) && (TP23tab[3] > 20)) {
    51c2:	69 85       	ldd	r22, Y+9	; 0x09
    51c4:	7a 85       	ldd	r23, Y+10	; 0x0a
    51c6:	65 31       	cpi	r22, 0x15	; 21
    51c8:	71 05       	cpc	r23, r1
    51ca:	20 f1       	brcs	.+72     	; 0x5214 <CheckRotaryEncoder+0x1a8>
    51cc:	4b 85       	ldd	r20, Y+11	; 0x0b
    51ce:	5c 85       	ldd	r21, Y+12	; 0x0c
    51d0:	45 31       	cpi	r20, 0x15	; 21
    51d2:	51 05       	cpc	r21, r1
    51d4:	f8 f0       	brcs	.+62     	; 0x5214 <CheckRotaryEncoder+0x1a8>
    51d6:	8d 85       	ldd	r24, Y+13	; 0x0d
    51d8:	9e 85       	ldd	r25, Y+14	; 0x0e
    51da:	85 31       	cpi	r24, 0x15	; 21
    51dc:	91 05       	cpc	r25, r1
    51de:	d0 f0       	brcs	.+52     	; 0x5214 <CheckRotaryEncoder+0x1a8>
    51e0:	2f 85       	ldd	r18, Y+15	; 0x0f
    51e2:	38 89       	ldd	r19, Y+16	; 0x10
    51e4:	25 31       	cpi	r18, 0x15	; 21
    51e6:	31 05       	cpc	r19, r1
    51e8:	a8 f0       	brcs	.+42     	; 0x5214 <CheckRotaryEncoder+0x1a8>
        switch1 = TP2;
        switch2 = TP3;
        switchm = TP1;
        if ((TP23tab[1] + TP23tab[2]) < TP23tab[0]) {
    51ea:	84 0f       	add	r24, r20
    51ec:	95 1f       	adc	r25, r21
    51ee:	bb 24       	eor	r11, r11
    51f0:	86 17       	cp	r24, r22
    51f2:	97 07       	cpc	r25, r23
    51f4:	10 f4       	brcc	.+4      	; 0x51fa <CheckRotaryEncoder+0x18e>
    51f6:	bb 24       	eor	r11, r11
    51f8:	b3 94       	inc	r11
           close_state = 1;	// both switches are often monitored in close state
        }
        if ((TP23tab[1] + TP23tab[2]) < TP23tab[3]) {
    51fa:	82 17       	cp	r24, r18
    51fc:	93 07       	cpc	r25, r19
    51fe:	18 f4       	brcc	.+6      	; 0x5206 <CheckRotaryEncoder+0x19a>
    5200:	cc 24       	eor	r12, r12
    5202:	c3 94       	inc	r12
    5204:	01 c0       	rjmp	.+2      	; 0x5208 <CheckRotaryEncoder+0x19c>
    5206:	cc 24       	eor	r12, r12
    5208:	dd 24       	eor	r13, r13
    520a:	d3 94       	inc	r13
    520c:	22 e0       	ldi	r18, 0x02	; 2
    520e:	e2 2e       	mov	r14, r18
    5210:	ff 24       	eor	r15, r15
    5212:	37 c0       	rjmp	.+110    	; 0x5282 <CheckRotaryEncoder+0x216>
           open_state = 1; 	// both switches are often monitored in open state
        }
        break;
     } 
     if ((TP12tab[0] > 20) &&(TP12tab[1] > 20) && (TP12tab[2] > 20) && (TP12tab[3] > 20)) {
    5214:	69 89       	ldd	r22, Y+17	; 0x11
    5216:	7a 89       	ldd	r23, Y+18	; 0x12
    5218:	65 31       	cpi	r22, 0x15	; 21
    521a:	71 05       	cpc	r23, r1
    521c:	20 f1       	brcs	.+72     	; 0x5266 <CheckRotaryEncoder+0x1fa>
    521e:	4b 89       	ldd	r20, Y+19	; 0x13
    5220:	5c 89       	ldd	r21, Y+20	; 0x14
    5222:	45 31       	cpi	r20, 0x15	; 21
    5224:	51 05       	cpc	r21, r1
    5226:	f8 f0       	brcs	.+62     	; 0x5266 <CheckRotaryEncoder+0x1fa>
    5228:	8d 89       	ldd	r24, Y+21	; 0x15
    522a:	9e 89       	ldd	r25, Y+22	; 0x16
    522c:	85 31       	cpi	r24, 0x15	; 21
    522e:	91 05       	cpc	r25, r1
    5230:	d0 f0       	brcs	.+52     	; 0x5266 <CheckRotaryEncoder+0x1fa>
    5232:	2f 89       	ldd	r18, Y+23	; 0x17
    5234:	38 8d       	ldd	r19, Y+24	; 0x18
    5236:	25 31       	cpi	r18, 0x15	; 21
    5238:	31 05       	cpc	r19, r1
    523a:	a8 f0       	brcs	.+42     	; 0x5266 <CheckRotaryEncoder+0x1fa>
        switch1 = TP1;
        switch2 = TP2;
        switchm = TP3;
        if ((TP12tab[1] + TP12tab[2]) < TP12tab[0]) {
    523c:	84 0f       	add	r24, r20
    523e:	95 1f       	adc	r25, r21
    5240:	bb 24       	eor	r11, r11
    5242:	86 17       	cp	r24, r22
    5244:	97 07       	cpc	r25, r23
    5246:	10 f4       	brcc	.+4      	; 0x524c <CheckRotaryEncoder+0x1e0>
    5248:	bb 24       	eor	r11, r11
    524a:	b3 94       	inc	r11
           close_state = 1;	// both switches are often monitored in close state
        }
        if ((TP12tab[1] + TP12tab[2]) < TP12tab[3]) {
    524c:	82 17       	cp	r24, r18
    524e:	93 07       	cpc	r25, r19
    5250:	18 f4       	brcc	.+6      	; 0x5258 <CheckRotaryEncoder+0x1ec>
    5252:	cc 24       	eor	r12, r12
    5254:	c3 94       	inc	r12
    5256:	01 c0       	rjmp	.+2      	; 0x525a <CheckRotaryEncoder+0x1ee>
    5258:	cc 24       	eor	r12, r12
    525a:	dd 24       	eor	r13, r13
    525c:	ee 24       	eor	r14, r14
    525e:	e3 94       	inc	r14
    5260:	92 e0       	ldi	r25, 0x02	; 2
    5262:	f9 2e       	mov	r15, r25
    5264:	0e c0       	rjmp	.+28     	; 0x5282 <CheckRotaryEncoder+0x216>
  switch1 = TP1;		// no middle pin found, set all pins equal
  switch2 = TP1;
  switchm = TP1;
  open_state = 0;		// open state for both switches is not often found
  close_state = 0;		// close state for both switches is not often found
  for (kk=0; kk<63001; kk++) {
    5266:	0f 5f       	subi	r16, 0xFF	; 255
    5268:	1f 4f       	sbci	r17, 0xFF	; 255
    526a:	86 ef       	ldi	r24, 0xF6	; 246
    526c:	09 31       	cpi	r16, 0x19	; 25
    526e:	18 07       	cpc	r17, r24
    5270:	09 f0       	breq	.+2      	; 0x5274 <CheckRotaryEncoder+0x208>
    5272:	34 cf       	rjmp	.-408    	; 0x50dc <CheckRotaryEncoder+0x70>
    5274:	58 c0       	rjmp	.+176    	; 0x5326 <CheckRotaryEncoder+0x2ba>
    5276:	cc 24       	eor	r12, r12
    5278:	dd 24       	eor	r13, r13
    527a:	82 e0       	ldi	r24, 0x02	; 2
    527c:	e8 2e       	mov	r14, r24
    527e:	ff 24       	eor	r15, r15
    5280:	f3 94       	inc	r15
        break;
     } 
  }
  if (switch1 == switch2) return;	// no rotary encoder found
  
  lcd_line2();
    5282:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_clear_line();		// clear line 2 of LCD
    5286:	0e 94 ba 01 	call	0x374	; 0x374 <lcd_clear_line>
    528a:	00 e0       	ldi	r16, 0x00	; 0
    528c:	10 e0       	ldi	r17, 0x00	; 0
    528e:	a0 2e       	mov	r10, r16
  for (ii=0;ii<120;ii++) {
     lcd_line2();
    5290:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
     lcd_testpin(switch1);
    5294:	8d 2d       	mov	r24, r13
    5296:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
     lcd_data('-');
    529a:	8d e2       	ldi	r24, 0x2D	; 45
    529c:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     if ((ii & 0x01) == 0) {
    52a0:	00 fd       	sbrc	r16, 0
    52a2:	02 c0       	rjmp	.+4      	; 0x52a8 <CheckRotaryEncoder+0x23c>
        lcd_data('-');		// close state of switch
    52a4:	8d e2       	ldi	r24, 0x2D	; 45
    52a6:	01 c0       	rjmp	.+2      	; 0x52aa <CheckRotaryEncoder+0x23e>
     } else {
        lcd_data('/');		// open state of switch
    52a8:	8f e2       	ldi	r24, 0x2F	; 47
    52aa:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     }
     lcd_data('-');
    52ae:	8d e2       	ldi	r24, 0x2D	; 45
    52b0:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     lcd_testpin(switchm);		// show the found pin number of the common pin
    52b4:	8f 2d       	mov	r24, r15
    52b6:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
     lcd_data('-');
    52ba:	8d e2       	ldi	r24, 0x2D	; 45
    52bc:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     if ((ii & 0x02) == 0) {
    52c0:	01 fd       	sbrc	r16, 1
    52c2:	02 c0       	rjmp	.+4      	; 0x52c8 <CheckRotaryEncoder+0x25c>
        lcd_data('-');		// close state of switch
    52c4:	8d e2       	ldi	r24, 0x2D	; 45
    52c6:	01 c0       	rjmp	.+2      	; 0x52ca <CheckRotaryEncoder+0x25e>
     } else {
        lcd_data('/');		// open state of switch
    52c8:	8f e2       	ldi	r24, 0x2F	; 47
    52ca:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     }
     lcd_data('-');
    52ce:	8d e2       	ldi	r24, 0x2D	; 45
    52d0:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
     lcd_testpin(switch2);
    52d4:	8e 2d       	mov	r24, r14
    52d6:	0e 94 47 01 	call	0x28e	; 0x28e <lcd_testpin>
     lcd_space();
    52da:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
     iim = (ii & 0x03);
    52de:	8a 2d       	mov	r24, r10
    52e0:	83 70       	andi	r24, 0x03	; 3
     if (((iim == 0) && (close_state != 0)) || ((iim  == 3) && (open_state != 0))) {
    52e2:	19 f4       	brne	.+6      	; 0x52ea <CheckRotaryEncoder+0x27e>
    52e4:	bb 20       	and	r11, r11
    52e6:	31 f4       	brne	.+12     	; 0x52f4 <CheckRotaryEncoder+0x288>
    52e8:	0d c0       	rjmp	.+26     	; 0x5304 <CheckRotaryEncoder+0x298>
    52ea:	83 30       	cpi	r24, 0x03	; 3
    52ec:	59 f4       	brne	.+22     	; 0x5304 <CheckRotaryEncoder+0x298>
    52ee:	cc 20       	and	r12, r12
    52f0:	19 f4       	brne	.+6      	; 0x52f8 <CheckRotaryEncoder+0x28c>
    52f2:	08 c0       	rjmp	.+16     	; 0x5304 <CheckRotaryEncoder+0x298>
        if (iim == 0) lcd_data('C');
    52f4:	83 e4       	ldi	r24, 0x43	; 67
    52f6:	01 c0       	rjmp	.+2      	; 0x52fa <CheckRotaryEncoder+0x28e>
        if (iim == 3) lcd_data('o');
    52f8:	8f e6       	ldi	r24, 0x6F	; 111
    52fa:	0e 94 48 01 	call	0x290	; 0x290 <lcd_data>
        taste = wait_for_key_ms(800);	// this state is monitored for a long time
    52fe:	80 e2       	ldi	r24, 0x20	; 32
    5300:	93 e0       	ldi	r25, 0x03	; 3
    5302:	04 c0       	rjmp	.+8      	; 0x530c <CheckRotaryEncoder+0x2a0>
     } else {
        lcd_space();
    5304:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
        taste = wait_for_key_ms(200);	// this state is monitored only for a short time
    5308:	88 ec       	ldi	r24, 0xC8	; 200
    530a:	90 e0       	ldi	r25, 0x00	; 0
    530c:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
     }
     if (taste != 0) break;
    5310:	88 23       	and	r24, r24
    5312:	31 f4       	brne	.+12     	; 0x5320 <CheckRotaryEncoder+0x2b4>
    5314:	0f 5f       	subi	r16, 0xFF	; 255
    5316:	1f 4f       	sbci	r17, 0xFF	; 255
  }
  if (switch1 == switch2) return;	// no rotary encoder found
  
  lcd_line2();
  lcd_clear_line();		// clear line 2 of LCD
  for (ii=0;ii<120;ii++) {
    5318:	08 37       	cpi	r16, 0x78	; 120
    531a:	11 05       	cpc	r17, r1
    531c:	09 f0       	breq	.+2      	; 0x5320 <CheckRotaryEncoder+0x2b4>
    531e:	b7 cf       	rjmp	.-146    	; 0x528e <CheckRotaryEncoder+0x222>
        taste = wait_for_key_ms(200);	// this state is monitored only for a short time
     }
     if (taste != 0) break;
  } /* end for ii */
end_rotary:
  R_PORT = 0; // all resistor ports  to GND
    5320:	15 b8       	out	0x05, r1	; 5
  R_DDR = 0;	// all resistor ports to input
    5322:	14 b8       	out	0x04, r1	; 4
  ADC_DDR = TXD_MSK;	// switch ADC port to input
    5324:	17 b8       	out	0x07, r1	; 7
}
    5326:	68 96       	adiw	r28, 0x18	; 24
    5328:	ea e0       	ldi	r30, 0x0A	; 10
    532a:	0c 94 a3 32 	jmp	0x6546	; 0x6546 <__epilogue_restores__+0x10>

0000532e <ShowData>:
#include "Transistortester.h"
/*  ShowData shows the Software version number and */
/*  the calibration data at the 2-line or 4-line LCD */
#ifdef WITH_MENU
void ShowData(void) {
    532e:	ef 92       	push	r14
    5330:	ff 92       	push	r15
    5332:	0f 93       	push	r16
#ifdef WITH_ROTARY_SWITCH
show_page_1:
#endif
  lcd_clear();
    5334:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
  lcd_MEM2_string(VERSION_str);	// "Version x.xxk"
    5338:	88 ed       	ldi	r24, 0xD8	; 216
    533a:	91 e0       	ldi	r25, 0x01	; 1
    533c:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  lcd_line2();
    5340:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_MEM2_string(R0_str);	// "R0="
    5344:	8e e1       	ldi	r24, 0x1E	; 30
    5346:	92 e0       	ldi	r25, 0x02	; 2
    5348:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  DisplayValue(eeprom_read_byte(&EE_ESR_ZEROtab[2]),-2,' ',3);
    534c:	95 ea       	ldi	r25, 0xA5	; 165
    534e:	e9 2e       	mov	r14, r25
    5350:	92 e0       	ldi	r25, 0x02	; 2
    5352:	f9 2e       	mov	r15, r25
    5354:	c7 01       	movw	r24, r14
    5356:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    535a:	90 e0       	ldi	r25, 0x00	; 0
    535c:	a0 e0       	ldi	r26, 0x00	; 0
    535e:	b0 e0       	ldi	r27, 0x00	; 0
    5360:	bc 01       	movw	r22, r24
    5362:	cd 01       	movw	r24, r26
    5364:	4e ef       	ldi	r20, 0xFE	; 254
    5366:	20 e2       	ldi	r18, 0x20	; 32
    5368:	03 e0       	ldi	r16, 0x03	; 3
    536a:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(eeprom_read_byte(&EE_ESR_ZEROtab[3]),-2,' ',3);
    536e:	c7 01       	movw	r24, r14
    5370:	01 96       	adiw	r24, 0x01	; 1
    5372:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    5376:	90 e0       	ldi	r25, 0x00	; 0
    5378:	a0 e0       	ldi	r26, 0x00	; 0
    537a:	b0 e0       	ldi	r27, 0x00	; 0
    537c:	bc 01       	movw	r22, r24
    537e:	cd 01       	movw	r24, r26
    5380:	4e ef       	ldi	r20, 0xFE	; 254
    5382:	20 e2       	ldi	r18, 0x20	; 32
    5384:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(eeprom_read_byte(&EE_ESR_ZEROtab[1]),-2,LCD_CHAR_OMEGA,3);
    5388:	c7 01       	movw	r24, r14
    538a:	01 97       	sbiw	r24, 0x01	; 1
    538c:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    5390:	90 e0       	ldi	r25, 0x00	; 0
    5392:	a0 e0       	ldi	r26, 0x00	; 0
    5394:	b0 e0       	ldi	r27, 0x00	; 0
    5396:	bc 01       	movw	r22, r24
    5398:	cd 01       	movw	r24, r26
    539a:	4e ef       	ldi	r20, 0xFE	; 254
    539c:	24 ef       	ldi	r18, 0xF4	; 244
    539e:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
#ifdef FOUR_LINE_LCD
  lcd_line3();
#else
  wait_for_key_ms(MIDDLE_WAIT_TIME);
    53a2:	88 e9       	ldi	r24, 0x98	; 152
    53a4:	9a e3       	ldi	r25, 0x3A	; 58
    53a6:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
 #ifdef WITH_ROTARY_SWITCH
  if (rotary.incre > FAST_ROTATION) return;	// fast rotation ends the function
  if (rotary.count < 0) goto show_page_1;
show_page_2:
 #endif
  lcd_clear();
    53aa:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
#endif
  /* output line 3 */
  lcd_MEM_string(RIHI); // "RiHi="
    53ae:	82 e2       	ldi	r24, 0x22	; 34
    53b0:	92 e0       	ldi	r25, 0x02	; 2
    53b2:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  DisplayValue(RRpinPL,-1,LCD_CHAR_OMEGA,3);
    53b6:	60 91 45 02 	lds	r22, 0x0245
    53ba:	70 91 46 02 	lds	r23, 0x0246
    53be:	80 e0       	ldi	r24, 0x00	; 0
    53c0:	90 e0       	ldi	r25, 0x00	; 0
    53c2:	4f ef       	ldi	r20, 0xFF	; 255
    53c4:	24 ef       	ldi	r18, 0xF4	; 244
    53c6:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
#ifdef FOUR_LINE_LCD
  lcd_line4();
#else
  lcd_line2();
    53ca:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
#endif
  /* output line 4 */
  lcd_MEM_string(RILO); // "RiLo="
    53ce:	89 e2       	ldi	r24, 0x29	; 41
    53d0:	92 e0       	ldi	r25, 0x02	; 2
    53d2:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  DisplayValue(RRpinMI,-1,LCD_CHAR_OMEGA,3);
    53d6:	60 91 55 02 	lds	r22, 0x0255
    53da:	70 91 56 02 	lds	r23, 0x0256
    53de:	80 e0       	ldi	r24, 0x00	; 0
    53e0:	90 e0       	ldi	r25, 0x00	; 0
    53e2:	4f ef       	ldi	r20, 0xFF	; 255
    53e4:	24 ef       	ldi	r18, 0xF4	; 244
    53e6:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>

  wait_for_key_ms(MIDDLE_WAIT_TIME);
    53ea:	88 e9       	ldi	r24, 0x98	; 152
    53ec:	9a e3       	ldi	r25, 0x3A	; 58
    53ee:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
  if (rotary.count < -1) goto show_page_1;
  if (rotary.count < 0) goto show_page_2;
 #endif
show_page_3:
#endif
  lcd_clear();
    53f2:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
  lcd_MEM_string(C0_str);                       //output "C0 "
    53f6:	80 e3       	ldi	r24, 0x30	; 48
    53f8:	92 e0       	ldi	r25, 0x02	; 2
    53fa:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  DisplayValue(eeprom_read_byte(&c_zero_tab[5]),0,' ',3);		//output cap0 1:3
    53fe:	81 ea       	ldi	r24, 0xA1	; 161
    5400:	e8 2e       	mov	r14, r24
    5402:	82 e0       	ldi	r24, 0x02	; 2
    5404:	f8 2e       	mov	r15, r24
    5406:	c7 01       	movw	r24, r14
    5408:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    540c:	90 e0       	ldi	r25, 0x00	; 0
    540e:	a0 e0       	ldi	r26, 0x00	; 0
    5410:	b0 e0       	ldi	r27, 0x00	; 0
    5412:	bc 01       	movw	r22, r24
    5414:	cd 01       	movw	r24, r26
    5416:	40 e0       	ldi	r20, 0x00	; 0
    5418:	20 e2       	ldi	r18, 0x20	; 32
    541a:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(eeprom_read_byte(&c_zero_tab[6]),0,' ',3);		//output cap0 2:3
    541e:	c7 01       	movw	r24, r14
    5420:	01 96       	adiw	r24, 0x01	; 1
    5422:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    5426:	90 e0       	ldi	r25, 0x00	; 0
    5428:	a0 e0       	ldi	r26, 0x00	; 0
    542a:	b0 e0       	ldi	r27, 0x00	; 0
    542c:	bc 01       	movw	r22, r24
    542e:	cd 01       	movw	r24, r26
    5430:	40 e0       	ldi	r20, 0x00	; 0
    5432:	20 e2       	ldi	r18, 0x20	; 32
    5434:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(eeprom_read_byte(&c_zero_tab[2]),-12,'F',3);		//output cap0 1:2
    5438:	c7 01       	movw	r24, r14
    543a:	03 97       	sbiw	r24, 0x03	; 3
    543c:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    5440:	90 e0       	ldi	r25, 0x00	; 0
    5442:	a0 e0       	ldi	r26, 0x00	; 0
    5444:	b0 e0       	ldi	r27, 0x00	; 0
    5446:	bc 01       	movw	r22, r24
    5448:	cd 01       	movw	r24, r26
    544a:	44 ef       	ldi	r20, 0xF4	; 244
    544c:	26 e4       	ldi	r18, 0x46	; 70
    544e:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  lcd_line2();
    5452:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
  lcd_space();
    5456:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
  lcd_space();
    545a:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
  lcd_space();
    545e:	0e 94 46 01 	call	0x28c	; 0x28c <lcd_space>
  DisplayValue(eeprom_read_byte(&c_zero_tab[1]),0,' ',3);		//output cap0 3:1
    5462:	c7 01       	movw	r24, r14
    5464:	04 97       	sbiw	r24, 0x04	; 4
    5466:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    546a:	90 e0       	ldi	r25, 0x00	; 0
    546c:	a0 e0       	ldi	r26, 0x00	; 0
    546e:	b0 e0       	ldi	r27, 0x00	; 0
    5470:	bc 01       	movw	r22, r24
    5472:	cd 01       	movw	r24, r26
    5474:	40 e0       	ldi	r20, 0x00	; 0
    5476:	20 e2       	ldi	r18, 0x20	; 32
    5478:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(eeprom_read_byte(&c_zero_tab[4]),0,' ',3);		//output cap0 3:2
    547c:	c7 01       	movw	r24, r14
    547e:	01 97       	sbiw	r24, 0x01	; 1
    5480:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    5484:	90 e0       	ldi	r25, 0x00	; 0
    5486:	a0 e0       	ldi	r26, 0x00	; 0
    5488:	b0 e0       	ldi	r27, 0x00	; 0
    548a:	bc 01       	movw	r22, r24
    548c:	cd 01       	movw	r24, r26
    548e:	40 e0       	ldi	r20, 0x00	; 0
    5490:	20 e2       	ldi	r18, 0x20	; 32
    5492:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
  DisplayValue(eeprom_read_byte(&c_zero_tab[0]),-12,'F',3);		//output cap0 2:1
    5496:	c7 01       	movw	r24, r14
    5498:	05 97       	sbiw	r24, 0x05	; 5
    549a:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    549e:	90 e0       	ldi	r25, 0x00	; 0
    54a0:	a0 e0       	ldi	r26, 0x00	; 0
    54a2:	b0 e0       	ldi	r27, 0x00	; 0
    54a4:	bc 01       	movw	r22, r24
    54a6:	cd 01       	movw	r24, r26
    54a8:	44 ef       	ldi	r20, 0xF4	; 244
    54aa:	26 e4       	ldi	r18, 0x46	; 70
    54ac:	0e 94 86 02 	call	0x50c	; 0x50c <DisplayValue>
#ifdef FOUR_LINE_LCD
  lcd_line3();
#else
  wait_for_key_ms(MIDDLE_WAIT_TIME);
    54b0:	88 e9       	ldi	r24, 0x98	; 152
    54b2:	9a e3       	ldi	r25, 0x3A	; 58
    54b4:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
  if (rotary.count < -2) goto show_page_1;
  if (rotary.count < -1) goto show_page_2;
  if (rotary.count < 0) goto show_page_3;
show_page_4:
 #endif
  lcd_clear();
    54b8:	0e 94 54 01 	call	0x2a8	; 0x2a8 <lcd_clear>
#endif
  /* output line 7 */
  lcd_MEM2_string(REF_C_str);	// "REF_C="
    54bc:	8b e8       	ldi	r24, 0x8B	; 139
    54be:	92 e0       	ldi	r25, 0x02	; 2
    54c0:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  i2lcd((int16_t)eeprom_read_word((uint16_t *)(&ref_offset)));
    54c4:	8a e9       	ldi	r24, 0x9A	; 154
    54c6:	92 e0       	ldi	r25, 0x02	; 2
    54c8:	0e 94 1a 33 	call	0x6634	; 0x6634 <__eerd_word_m328p>
    54cc:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
#ifdef FOUR_LINE_LCD
  lcd_line4();
#else
  lcd_line2();
    54d0:	0e 94 c4 01 	call	0x388	; 0x388 <lcd_line2>
#endif
  /* output line 8 */
  lcd_MEM2_string(REF_R_str);  // "REF_R="
    54d4:	82 e9       	ldi	r24, 0x92	; 146
    54d6:	92 e0       	ldi	r25, 0x02	; 2
    54d8:	0e 94 94 01 	call	0x328	; 0x328 <lcd_fix_string>
  i2lcd((int8_t)eeprom_read_byte((uint8_t *)(&RefDiff)));
    54dc:	89 e9       	ldi	r24, 0x99	; 153
    54de:	92 e0       	ldi	r25, 0x02	; 2
    54e0:	0e 94 12 33 	call	0x6624	; 0x6624 <__eerd_byte_m328p>
    54e4:	99 27       	eor	r25, r25
    54e6:	87 fd       	sbrc	r24, 7
    54e8:	90 95       	com	r25
    54ea:	0e 94 ce 01 	call	0x39c	; 0x39c <i2lcd>
  wait_for_key_ms(MIDDLE_WAIT_TIME);
    54ee:	88 e9       	ldi	r24, 0x98	; 152
    54f0:	9a e3       	ldi	r25, 0x3A	; 58
    54f2:	0e 94 0f 04 	call	0x81e	; 0x81e <wait_for_key_ms>
  if (rotary.count < -2) goto show_page_2;
  if (rotary.count < -1) goto show_page_3;
  if (rotary.count < 0) goto show_page_4;
 #endif
#endif
}
    54f6:	0f 91       	pop	r16
    54f8:	ff 90       	pop	r15
    54fa:	ef 90       	pop	r14
    54fc:	08 95       	ret

000054fe <EE_check_init>:
#ifdef WITH_ROTARY_SWITCH
// (void) eeprom_write_byte(&EE_RotarySwitch,0); 		// no switch is detected
#endif
 wait_about1s();
#endif
}
    54fe:	08 95       	ret

00005500 <__muldi3>:
    5500:	a0 e3       	ldi	r26, 0x30	; 48
    5502:	b0 e0       	ldi	r27, 0x00	; 0
    5504:	e6 e8       	ldi	r30, 0x86	; 134
    5506:	fa e2       	ldi	r31, 0x2A	; 42
    5508:	0c 94 7f 32 	jmp	0x64fe	; 0x64fe <__prologue_saves__>
    550c:	a8 e0       	ldi	r26, 0x08	; 8
    550e:	4e 01       	movw	r8, r28
    5510:	08 94       	sec
    5512:	81 1c       	adc	r8, r1
    5514:	91 1c       	adc	r9, r1
    5516:	f4 01       	movw	r30, r8
    5518:	ba 2f       	mov	r27, r26
    551a:	11 92       	st	Z+, r1
    551c:	ba 95       	dec	r27
    551e:	e9 f7       	brne	.-6      	; 0x551a <__muldi3+0x1a>
    5520:	29 83       	std	Y+1, r18	; 0x01
    5522:	3a 83       	std	Y+2, r19	; 0x02
    5524:	4b 83       	std	Y+3, r20	; 0x03
    5526:	5c 83       	std	Y+4, r21	; 0x04
    5528:	6d 83       	std	Y+5, r22	; 0x05
    552a:	7e 83       	std	Y+6, r23	; 0x06
    552c:	8f 83       	std	Y+7, r24	; 0x07
    552e:	98 87       	std	Y+8, r25	; 0x08
    5530:	ce 01       	movw	r24, r28
    5532:	09 96       	adiw	r24, 0x09	; 9
    5534:	fc 01       	movw	r30, r24
    5536:	11 92       	st	Z+, r1
    5538:	aa 95       	dec	r26
    553a:	e9 f7       	brne	.-6      	; 0x5536 <__muldi3+0x36>
    553c:	a9 86       	std	Y+9, r10	; 0x09
    553e:	ba 86       	std	Y+10, r11	; 0x0a
    5540:	cb 86       	std	Y+11, r12	; 0x0b
    5542:	dc 86       	std	Y+12, r13	; 0x0c
    5544:	ed 86       	std	Y+13, r14	; 0x0d
    5546:	fe 86       	std	Y+14, r15	; 0x0e
    5548:	0f 87       	std	Y+15, r16	; 0x0f
    554a:	18 8b       	std	Y+16, r17	; 0x10
    554c:	29 81       	ldd	r18, Y+1	; 0x01
    554e:	3a 81       	ldd	r19, Y+2	; 0x02
    5550:	4b 81       	ldd	r20, Y+3	; 0x03
    5552:	5c 81       	ldd	r21, Y+4	; 0x04
    5554:	2d a7       	std	Y+45, r18	; 0x2d
    5556:	3e a7       	std	Y+46, r19	; 0x2e
    5558:	4f a7       	std	Y+47, r20	; 0x2f
    555a:	58 ab       	std	Y+48, r21	; 0x30
    555c:	79 01       	movw	r14, r18
    555e:	8a 01       	movw	r16, r20
    5560:	8f ef       	ldi	r24, 0xFF	; 255
    5562:	9f ef       	ldi	r25, 0xFF	; 255
    5564:	a0 e0       	ldi	r26, 0x00	; 0
    5566:	b0 e0       	ldi	r27, 0x00	; 0
    5568:	e8 22       	and	r14, r24
    556a:	f9 22       	and	r15, r25
    556c:	0a 23       	and	r16, r26
    556e:	1b 23       	and	r17, r27
    5570:	1a 01       	movw	r2, r20
    5572:	44 24       	eor	r4, r4
    5574:	55 24       	eor	r5, r5
    5576:	29 85       	ldd	r18, Y+9	; 0x09
    5578:	3a 85       	ldd	r19, Y+10	; 0x0a
    557a:	4b 85       	ldd	r20, Y+11	; 0x0b
    557c:	5c 85       	ldd	r21, Y+12	; 0x0c
    557e:	29 a7       	std	Y+41, r18	; 0x29
    5580:	3a a7       	std	Y+42, r19	; 0x2a
    5582:	4b a7       	std	Y+43, r20	; 0x2b
    5584:	5c a7       	std	Y+44, r21	; 0x2c
    5586:	59 01       	movw	r10, r18
    5588:	6a 01       	movw	r12, r20
    558a:	a8 22       	and	r10, r24
    558c:	b9 22       	and	r11, r25
    558e:	ca 22       	and	r12, r26
    5590:	db 22       	and	r13, r27
    5592:	3a 01       	movw	r6, r20
    5594:	88 24       	eor	r8, r8
    5596:	99 24       	eor	r9, r9
    5598:	c6 01       	movw	r24, r12
    559a:	b5 01       	movw	r22, r10
    559c:	a8 01       	movw	r20, r16
    559e:	97 01       	movw	r18, r14
    55a0:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    55a4:	6d a3       	std	Y+37, r22	; 0x25
    55a6:	7e a3       	std	Y+38, r23	; 0x26
    55a8:	8f a3       	std	Y+39, r24	; 0x27
    55aa:	98 a7       	std	Y+40, r25	; 0x28
    55ac:	c4 01       	movw	r24, r8
    55ae:	b3 01       	movw	r22, r6
    55b0:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    55b4:	69 a3       	std	Y+33, r22	; 0x21
    55b6:	7a a3       	std	Y+34, r23	; 0x22
    55b8:	8b a3       	std	Y+35, r24	; 0x23
    55ba:	9c a3       	std	Y+36, r25	; 0x24
    55bc:	c6 01       	movw	r24, r12
    55be:	b5 01       	movw	r22, r10
    55c0:	a2 01       	movw	r20, r4
    55c2:	91 01       	movw	r18, r2
    55c4:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    55c8:	7b 01       	movw	r14, r22
    55ca:	8c 01       	movw	r16, r24
    55cc:	c4 01       	movw	r24, r8
    55ce:	b3 01       	movw	r22, r6
    55d0:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    55d4:	5b 01       	movw	r10, r22
    55d6:	6c 01       	movw	r12, r24
    55d8:	89 a1       	ldd	r24, Y+33	; 0x21
    55da:	9a a1       	ldd	r25, Y+34	; 0x22
    55dc:	ab a1       	ldd	r26, Y+35	; 0x23
    55de:	bc a1       	ldd	r27, Y+36	; 0x24
    55e0:	8e 0d       	add	r24, r14
    55e2:	9f 1d       	adc	r25, r15
    55e4:	a0 1f       	adc	r26, r16
    55e6:	b1 1f       	adc	r27, r17
    55e8:	89 a3       	std	Y+33, r24	; 0x21
    55ea:	9a a3       	std	Y+34, r25	; 0x22
    55ec:	ab a3       	std	Y+35, r26	; 0x23
    55ee:	bc a3       	std	Y+36, r27	; 0x24
    55f0:	2d a1       	ldd	r18, Y+37	; 0x25
    55f2:	3e a1       	ldd	r19, Y+38	; 0x26
    55f4:	4f a1       	ldd	r20, Y+39	; 0x27
    55f6:	58 a5       	ldd	r21, Y+40	; 0x28
    55f8:	ca 01       	movw	r24, r20
    55fa:	aa 27       	eor	r26, r26
    55fc:	bb 27       	eor	r27, r27
    55fe:	29 a1       	ldd	r18, Y+33	; 0x21
    5600:	3a a1       	ldd	r19, Y+34	; 0x22
    5602:	4b a1       	ldd	r20, Y+35	; 0x23
    5604:	5c a1       	ldd	r21, Y+36	; 0x24
    5606:	28 0f       	add	r18, r24
    5608:	39 1f       	adc	r19, r25
    560a:	4a 1f       	adc	r20, r26
    560c:	5b 1f       	adc	r21, r27
    560e:	29 a3       	std	Y+33, r18	; 0x21
    5610:	3a a3       	std	Y+34, r19	; 0x22
    5612:	4b a3       	std	Y+35, r20	; 0x23
    5614:	5c a3       	std	Y+36, r21	; 0x24
    5616:	2e 15       	cp	r18, r14
    5618:	3f 05       	cpc	r19, r15
    561a:	40 07       	cpc	r20, r16
    561c:	51 07       	cpc	r21, r17
    561e:	40 f4       	brcc	.+16     	; 0x5630 <__muldi3+0x130>
    5620:	80 e0       	ldi	r24, 0x00	; 0
    5622:	90 e0       	ldi	r25, 0x00	; 0
    5624:	a1 e0       	ldi	r26, 0x01	; 1
    5626:	b0 e0       	ldi	r27, 0x00	; 0
    5628:	a8 0e       	add	r10, r24
    562a:	b9 1e       	adc	r11, r25
    562c:	ca 1e       	adc	r12, r26
    562e:	db 1e       	adc	r13, r27
    5630:	89 a1       	ldd	r24, Y+33	; 0x21
    5632:	9a a1       	ldd	r25, Y+34	; 0x22
    5634:	ab a1       	ldd	r26, Y+35	; 0x23
    5636:	bc a1       	ldd	r27, Y+36	; 0x24
    5638:	9d 01       	movw	r18, r26
    563a:	44 27       	eor	r20, r20
    563c:	55 27       	eor	r21, r21
    563e:	2a 0d       	add	r18, r10
    5640:	3b 1d       	adc	r19, r11
    5642:	4c 1d       	adc	r20, r12
    5644:	5d 1d       	adc	r21, r13
    5646:	2d 8f       	std	Y+29, r18	; 0x1d
    5648:	3e 8f       	std	Y+30, r19	; 0x1e
    564a:	4f 8f       	std	Y+31, r20	; 0x1f
    564c:	58 a3       	std	Y+32, r21	; 0x20
    564e:	6c 01       	movw	r12, r24
    5650:	bb 24       	eor	r11, r11
    5652:	aa 24       	eor	r10, r10
    5654:	8d a1       	ldd	r24, Y+37	; 0x25
    5656:	9e a1       	ldd	r25, Y+38	; 0x26
    5658:	af a1       	ldd	r26, Y+39	; 0x27
    565a:	b8 a5       	ldd	r27, Y+40	; 0x28
    565c:	a0 70       	andi	r26, 0x00	; 0
    565e:	b0 70       	andi	r27, 0x00	; 0
    5660:	a8 0e       	add	r10, r24
    5662:	b9 1e       	adc	r11, r25
    5664:	ca 1e       	adc	r12, r26
    5666:	db 1e       	adc	r13, r27
    5668:	a9 8e       	std	Y+25, r10	; 0x19
    566a:	ba 8e       	std	Y+26, r11	; 0x1a
    566c:	cb 8e       	std	Y+27, r12	; 0x1b
    566e:	dc 8e       	std	Y+28, r13	; 0x1c
    5670:	9a 8c       	ldd	r9, Y+26	; 0x1a
    5672:	8b 8c       	ldd	r8, Y+27	; 0x1b
    5674:	7c 8c       	ldd	r7, Y+28	; 0x1c
    5676:	9e 8d       	ldd	r25, Y+30	; 0x1e
    5678:	6f 8d       	ldd	r22, Y+31	; 0x1f
    567a:	78 a1       	ldd	r23, Y+32	; 0x20
    567c:	fe 01       	movw	r30, r28
    567e:	71 96       	adiw	r30, 0x11	; 17
    5680:	88 e0       	ldi	r24, 0x08	; 8
    5682:	df 01       	movw	r26, r30
    5684:	1d 92       	st	X+, r1
    5686:	8a 95       	dec	r24
    5688:	e9 f7       	brne	.-6      	; 0x5684 <__muldi3+0x184>
    568a:	2d 8b       	std	Y+21, r18	; 0x15
    568c:	9e 8b       	std	Y+22, r25	; 0x16
    568e:	6f 8b       	std	Y+23, r22	; 0x17
    5690:	78 8f       	std	Y+24, r23	; 0x18
    5692:	2d 85       	ldd	r18, Y+13	; 0x0d
    5694:	3e 85       	ldd	r19, Y+14	; 0x0e
    5696:	4f 85       	ldd	r20, Y+15	; 0x0f
    5698:	58 89       	ldd	r21, Y+16	; 0x10
    569a:	6d a5       	ldd	r22, Y+45	; 0x2d
    569c:	7e a5       	ldd	r23, Y+46	; 0x2e
    569e:	8f a5       	ldd	r24, Y+47	; 0x2f
    56a0:	98 a9       	ldd	r25, Y+48	; 0x30
    56a2:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    56a6:	7b 01       	movw	r14, r22
    56a8:	8c 01       	movw	r16, r24
    56aa:	2d 81       	ldd	r18, Y+5	; 0x05
    56ac:	3e 81       	ldd	r19, Y+6	; 0x06
    56ae:	4f 81       	ldd	r20, Y+7	; 0x07
    56b0:	58 85       	ldd	r21, Y+8	; 0x08
    56b2:	69 a5       	ldd	r22, Y+41	; 0x29
    56b4:	7a a5       	ldd	r23, Y+42	; 0x2a
    56b6:	8b a5       	ldd	r24, Y+43	; 0x2b
    56b8:	9c a5       	ldd	r25, Y+44	; 0x2c
    56ba:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    56be:	e6 0e       	add	r14, r22
    56c0:	f7 1e       	adc	r15, r23
    56c2:	08 1f       	adc	r16, r24
    56c4:	19 1f       	adc	r17, r25
    56c6:	6d 89       	ldd	r22, Y+21	; 0x15
    56c8:	7e 89       	ldd	r23, Y+22	; 0x16
    56ca:	8f 89       	ldd	r24, Y+23	; 0x17
    56cc:	98 8d       	ldd	r25, Y+24	; 0x18
    56ce:	6e 0d       	add	r22, r14
    56d0:	7f 1d       	adc	r23, r15
    56d2:	80 1f       	adc	r24, r16
    56d4:	91 1f       	adc	r25, r17
    56d6:	6d 8b       	std	Y+21, r22	; 0x15
    56d8:	7e 8b       	std	Y+22, r23	; 0x16
    56da:	8f 8b       	std	Y+23, r24	; 0x17
    56dc:	98 8f       	std	Y+24, r25	; 0x18
    56de:	ee 89       	ldd	r30, Y+22	; 0x16
    56e0:	2a 2d       	mov	r18, r10
    56e2:	39 2d       	mov	r19, r9
    56e4:	48 2d       	mov	r20, r8
    56e6:	57 2d       	mov	r21, r7
    56e8:	7e 2f       	mov	r23, r30
    56ea:	8f 89       	ldd	r24, Y+23	; 0x17
    56ec:	98 8d       	ldd	r25, Y+24	; 0x18
    56ee:	e0 96       	adiw	r28, 0x30	; 48
    56f0:	e2 e1       	ldi	r30, 0x12	; 18
    56f2:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__epilogue_restores__>

000056f6 <__udivdi3>:
    56f6:	ae e5       	ldi	r26, 0x5E	; 94
    56f8:	b0 e0       	ldi	r27, 0x00	; 0
    56fa:	e1 e8       	ldi	r30, 0x81	; 129
    56fc:	fb e2       	ldi	r31, 0x2B	; 43
    56fe:	0c 94 7f 32 	jmp	0x64fe	; 0x64fe <__prologue_saves__>
    5702:	a8 e0       	ldi	r26, 0x08	; 8
    5704:	4e 01       	movw	r8, r28
    5706:	08 94       	sec
    5708:	81 1c       	adc	r8, r1
    570a:	91 1c       	adc	r9, r1
    570c:	f4 01       	movw	r30, r8
    570e:	6a 2e       	mov	r6, r26
    5710:	11 92       	st	Z+, r1
    5712:	6a 94       	dec	r6
    5714:	e9 f7       	brne	.-6      	; 0x5710 <__udivdi3+0x1a>
    5716:	29 83       	std	Y+1, r18	; 0x01
    5718:	3a 83       	std	Y+2, r19	; 0x02
    571a:	4b 83       	std	Y+3, r20	; 0x03
    571c:	5c 83       	std	Y+4, r21	; 0x04
    571e:	6d 83       	std	Y+5, r22	; 0x05
    5720:	7e 83       	std	Y+6, r23	; 0x06
    5722:	8f 83       	std	Y+7, r24	; 0x07
    5724:	98 87       	std	Y+8, r25	; 0x08
    5726:	ce 01       	movw	r24, r28
    5728:	09 96       	adiw	r24, 0x09	; 9
    572a:	fc 01       	movw	r30, r24
    572c:	11 92       	st	Z+, r1
    572e:	aa 95       	dec	r26
    5730:	e9 f7       	brne	.-6      	; 0x572c <__udivdi3+0x36>
    5732:	a9 86       	std	Y+9, r10	; 0x09
    5734:	ba 86       	std	Y+10, r11	; 0x0a
    5736:	cb 86       	std	Y+11, r12	; 0x0b
    5738:	dc 86       	std	Y+12, r13	; 0x0c
    573a:	ed 86       	std	Y+13, r14	; 0x0d
    573c:	fe 86       	std	Y+14, r15	; 0x0e
    573e:	0f 87       	std	Y+15, r16	; 0x0f
    5740:	18 8b       	std	Y+16, r17	; 0x10
    5742:	29 84       	ldd	r2, Y+9	; 0x09
    5744:	3a 84       	ldd	r3, Y+10	; 0x0a
    5746:	4b 84       	ldd	r4, Y+11	; 0x0b
    5748:	5c 84       	ldd	r5, Y+12	; 0x0c
    574a:	ed 84       	ldd	r14, Y+13	; 0x0d
    574c:	fe 84       	ldd	r15, Y+14	; 0x0e
    574e:	0f 85       	ldd	r16, Y+15	; 0x0f
    5750:	18 89       	ldd	r17, Y+16	; 0x10
    5752:	69 80       	ldd	r6, Y+1	; 0x01
    5754:	7a 80       	ldd	r7, Y+2	; 0x02
    5756:	8b 80       	ldd	r8, Y+3	; 0x03
    5758:	9c 80       	ldd	r9, Y+4	; 0x04
    575a:	6d a6       	std	Y+45, r6	; 0x2d
    575c:	7e a6       	std	Y+46, r7	; 0x2e
    575e:	8f a6       	std	Y+47, r8	; 0x2f
    5760:	98 aa       	std	Y+48, r9	; 0x30
    5762:	6d 80       	ldd	r6, Y+5	; 0x05
    5764:	7e 80       	ldd	r7, Y+6	; 0x06
    5766:	8f 80       	ldd	r8, Y+7	; 0x07
    5768:	98 84       	ldd	r9, Y+8	; 0x08
    576a:	e1 14       	cp	r14, r1
    576c:	f1 04       	cpc	r15, r1
    576e:	01 05       	cpc	r16, r1
    5770:	11 05       	cpc	r17, r1
    5772:	09 f0       	breq	.+2      	; 0x5776 <__udivdi3+0x80>
    5774:	b3 c3       	rjmp	.+1894   	; 0x5edc <__udivdi3+0x7e6>
    5776:	62 14       	cp	r6, r2
    5778:	73 04       	cpc	r7, r3
    577a:	84 04       	cpc	r8, r4
    577c:	95 04       	cpc	r9, r5
    577e:	08 f0       	brcs	.+2      	; 0x5782 <__udivdi3+0x8c>
    5780:	3d c1       	rjmp	.+634    	; 0x59fc <__udivdi3+0x306>
    5782:	00 e0       	ldi	r16, 0x00	; 0
    5784:	20 16       	cp	r2, r16
    5786:	00 e0       	ldi	r16, 0x00	; 0
    5788:	30 06       	cpc	r3, r16
    578a:	01 e0       	ldi	r16, 0x01	; 1
    578c:	40 06       	cpc	r4, r16
    578e:	00 e0       	ldi	r16, 0x00	; 0
    5790:	50 06       	cpc	r5, r16
    5792:	88 f4       	brcc	.+34     	; 0x57b6 <__udivdi3+0xc0>
    5794:	1f ef       	ldi	r17, 0xFF	; 255
    5796:	21 16       	cp	r2, r17
    5798:	31 04       	cpc	r3, r1
    579a:	41 04       	cpc	r4, r1
    579c:	51 04       	cpc	r5, r1
    579e:	39 f0       	breq	.+14     	; 0x57ae <__udivdi3+0xb8>
    57a0:	30 f0       	brcs	.+12     	; 0x57ae <__udivdi3+0xb8>
    57a2:	48 e0       	ldi	r20, 0x08	; 8
    57a4:	e4 2e       	mov	r14, r20
    57a6:	f1 2c       	mov	r15, r1
    57a8:	01 2d       	mov	r16, r1
    57aa:	11 2d       	mov	r17, r1
    57ac:	18 c0       	rjmp	.+48     	; 0x57de <__udivdi3+0xe8>
    57ae:	ee 24       	eor	r14, r14
    57b0:	ff 24       	eor	r15, r15
    57b2:	87 01       	movw	r16, r14
    57b4:	14 c0       	rjmp	.+40     	; 0x57de <__udivdi3+0xe8>
    57b6:	20 e0       	ldi	r18, 0x00	; 0
    57b8:	22 16       	cp	r2, r18
    57ba:	20 e0       	ldi	r18, 0x00	; 0
    57bc:	32 06       	cpc	r3, r18
    57be:	20 e0       	ldi	r18, 0x00	; 0
    57c0:	42 06       	cpc	r4, r18
    57c2:	21 e0       	ldi	r18, 0x01	; 1
    57c4:	52 06       	cpc	r5, r18
    57c6:	30 f0       	brcs	.+12     	; 0x57d4 <__udivdi3+0xde>
    57c8:	38 e1       	ldi	r19, 0x18	; 24
    57ca:	e3 2e       	mov	r14, r19
    57cc:	f1 2c       	mov	r15, r1
    57ce:	01 2d       	mov	r16, r1
    57d0:	11 2d       	mov	r17, r1
    57d2:	05 c0       	rjmp	.+10     	; 0x57de <__udivdi3+0xe8>
    57d4:	20 e1       	ldi	r18, 0x10	; 16
    57d6:	e2 2e       	mov	r14, r18
    57d8:	f1 2c       	mov	r15, r1
    57da:	01 2d       	mov	r16, r1
    57dc:	11 2d       	mov	r17, r1
    57de:	d2 01       	movw	r26, r4
    57e0:	c1 01       	movw	r24, r2
    57e2:	0e 2c       	mov	r0, r14
    57e4:	04 c0       	rjmp	.+8      	; 0x57ee <__udivdi3+0xf8>
    57e6:	b6 95       	lsr	r27
    57e8:	a7 95       	ror	r26
    57ea:	97 95       	ror	r25
    57ec:	87 95       	ror	r24
    57ee:	0a 94       	dec	r0
    57f0:	d2 f7       	brpl	.-12     	; 0x57e6 <__udivdi3+0xf0>
    57f2:	80 50       	subi	r24, 0x00	; 0
    57f4:	9f 4f       	sbci	r25, 0xFF	; 255
    57f6:	dc 01       	movw	r26, r24
    57f8:	2c 91       	ld	r18, X
    57fa:	80 e2       	ldi	r24, 0x20	; 32
    57fc:	90 e0       	ldi	r25, 0x00	; 0
    57fe:	a0 e0       	ldi	r26, 0x00	; 0
    5800:	b0 e0       	ldi	r27, 0x00	; 0
    5802:	8e 19       	sub	r24, r14
    5804:	9f 09       	sbc	r25, r15
    5806:	a0 0b       	sbc	r26, r16
    5808:	b1 0b       	sbc	r27, r17
    580a:	7c 01       	movw	r14, r24
    580c:	8d 01       	movw	r16, r26
    580e:	e2 1a       	sub	r14, r18
    5810:	f1 08       	sbc	r15, r1
    5812:	01 09       	sbc	r16, r1
    5814:	11 09       	sbc	r17, r1
    5816:	e1 14       	cp	r14, r1
    5818:	f1 04       	cpc	r15, r1
    581a:	01 05       	cpc	r16, r1
    581c:	11 05       	cpc	r17, r1
    581e:	a1 f1       	breq	.+104    	; 0x5888 <__udivdi3+0x192>
    5820:	0e 2c       	mov	r0, r14
    5822:	04 c0       	rjmp	.+8      	; 0x582c <__udivdi3+0x136>
    5824:	22 0c       	add	r2, r2
    5826:	33 1c       	adc	r3, r3
    5828:	44 1c       	adc	r4, r4
    582a:	55 1c       	adc	r5, r5
    582c:	0a 94       	dec	r0
    582e:	d2 f7       	brpl	.-12     	; 0x5824 <__udivdi3+0x12e>
    5830:	a4 01       	movw	r20, r8
    5832:	93 01       	movw	r18, r6
    5834:	0e 2c       	mov	r0, r14
    5836:	04 c0       	rjmp	.+8      	; 0x5840 <__udivdi3+0x14a>
    5838:	22 0f       	add	r18, r18
    583a:	33 1f       	adc	r19, r19
    583c:	44 1f       	adc	r20, r20
    583e:	55 1f       	adc	r21, r21
    5840:	0a 94       	dec	r0
    5842:	d2 f7       	brpl	.-12     	; 0x5838 <__udivdi3+0x142>
    5844:	80 e2       	ldi	r24, 0x20	; 32
    5846:	90 e0       	ldi	r25, 0x00	; 0
    5848:	8e 19       	sub	r24, r14
    584a:	9f 09       	sbc	r25, r15
    584c:	6d a4       	ldd	r6, Y+45	; 0x2d
    584e:	7e a4       	ldd	r7, Y+46	; 0x2e
    5850:	8f a4       	ldd	r8, Y+47	; 0x2f
    5852:	98 a8       	ldd	r9, Y+48	; 0x30
    5854:	04 c0       	rjmp	.+8      	; 0x585e <__udivdi3+0x168>
    5856:	96 94       	lsr	r9
    5858:	87 94       	ror	r8
    585a:	77 94       	ror	r7
    585c:	67 94       	ror	r6
    585e:	8a 95       	dec	r24
    5860:	d2 f7       	brpl	.-12     	; 0x5856 <__udivdi3+0x160>
    5862:	62 2a       	or	r6, r18
    5864:	73 2a       	or	r7, r19
    5866:	84 2a       	or	r8, r20
    5868:	95 2a       	or	r9, r21
    586a:	ad a4       	ldd	r10, Y+45	; 0x2d
    586c:	be a4       	ldd	r11, Y+46	; 0x2e
    586e:	cf a4       	ldd	r12, Y+47	; 0x2f
    5870:	d8 a8       	ldd	r13, Y+48	; 0x30
    5872:	04 c0       	rjmp	.+8      	; 0x587c <__udivdi3+0x186>
    5874:	aa 0c       	add	r10, r10
    5876:	bb 1c       	adc	r11, r11
    5878:	cc 1c       	adc	r12, r12
    587a:	dd 1c       	adc	r13, r13
    587c:	ea 94       	dec	r14
    587e:	d2 f7       	brpl	.-12     	; 0x5874 <__udivdi3+0x17e>
    5880:	ad a6       	std	Y+45, r10	; 0x2d
    5882:	be a6       	std	Y+46, r11	; 0x2e
    5884:	cf a6       	std	Y+47, r12	; 0x2f
    5886:	d8 aa       	std	Y+48, r13	; 0x30
    5888:	62 01       	movw	r12, r4
    588a:	ee 24       	eor	r14, r14
    588c:	ff 24       	eor	r15, r15
    588e:	cd aa       	std	Y+53, r12	; 0x35
    5890:	de aa       	std	Y+54, r13	; 0x36
    5892:	ef aa       	std	Y+55, r14	; 0x37
    5894:	f8 ae       	std	Y+56, r15	; 0x38
    5896:	92 01       	movw	r18, r4
    5898:	81 01       	movw	r16, r2
    589a:	20 70       	andi	r18, 0x00	; 0
    589c:	30 70       	andi	r19, 0x00	; 0
    589e:	09 af       	std	Y+57, r16	; 0x39
    58a0:	1a af       	std	Y+58, r17	; 0x3a
    58a2:	2b af       	std	Y+59, r18	; 0x3b
    58a4:	3c af       	std	Y+60, r19	; 0x3c
    58a6:	c4 01       	movw	r24, r8
    58a8:	b3 01       	movw	r22, r6
    58aa:	a7 01       	movw	r20, r14
    58ac:	96 01       	movw	r18, r12
    58ae:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    58b2:	7b 01       	movw	r14, r22
    58b4:	8c 01       	movw	r16, r24
    58b6:	c4 01       	movw	r24, r8
    58b8:	b3 01       	movw	r22, r6
    58ba:	2d a9       	ldd	r18, Y+53	; 0x35
    58bc:	3e a9       	ldd	r19, Y+54	; 0x36
    58be:	4f a9       	ldd	r20, Y+55	; 0x37
    58c0:	58 ad       	ldd	r21, Y+56	; 0x38
    58c2:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    58c6:	c9 01       	movw	r24, r18
    58c8:	da 01       	movw	r26, r20
    58ca:	3c 01       	movw	r6, r24
    58cc:	4d 01       	movw	r8, r26
    58ce:	c4 01       	movw	r24, r8
    58d0:	b3 01       	movw	r22, r6
    58d2:	29 ad       	ldd	r18, Y+57	; 0x39
    58d4:	3a ad       	ldd	r19, Y+58	; 0x3a
    58d6:	4b ad       	ldd	r20, Y+59	; 0x3b
    58d8:	5c ad       	ldd	r21, Y+60	; 0x3c
    58da:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    58de:	9b 01       	movw	r18, r22
    58e0:	ac 01       	movw	r20, r24
    58e2:	87 01       	movw	r16, r14
    58e4:	ff 24       	eor	r15, r15
    58e6:	ee 24       	eor	r14, r14
    58e8:	ad a4       	ldd	r10, Y+45	; 0x2d
    58ea:	be a4       	ldd	r11, Y+46	; 0x2e
    58ec:	cf a4       	ldd	r12, Y+47	; 0x2f
    58ee:	d8 a8       	ldd	r13, Y+48	; 0x30
    58f0:	c6 01       	movw	r24, r12
    58f2:	aa 27       	eor	r26, r26
    58f4:	bb 27       	eor	r27, r27
    58f6:	57 01       	movw	r10, r14
    58f8:	68 01       	movw	r12, r16
    58fa:	a8 2a       	or	r10, r24
    58fc:	b9 2a       	or	r11, r25
    58fe:	ca 2a       	or	r12, r26
    5900:	db 2a       	or	r13, r27
    5902:	a2 16       	cp	r10, r18
    5904:	b3 06       	cpc	r11, r19
    5906:	c4 06       	cpc	r12, r20
    5908:	d5 06       	cpc	r13, r21
    590a:	e0 f4       	brcc	.+56     	; 0x5944 <__udivdi3+0x24e>
    590c:	08 94       	sec
    590e:	61 08       	sbc	r6, r1
    5910:	71 08       	sbc	r7, r1
    5912:	81 08       	sbc	r8, r1
    5914:	91 08       	sbc	r9, r1
    5916:	a2 0c       	add	r10, r2
    5918:	b3 1c       	adc	r11, r3
    591a:	c4 1c       	adc	r12, r4
    591c:	d5 1c       	adc	r13, r5
    591e:	a2 14       	cp	r10, r2
    5920:	b3 04       	cpc	r11, r3
    5922:	c4 04       	cpc	r12, r4
    5924:	d5 04       	cpc	r13, r5
    5926:	70 f0       	brcs	.+28     	; 0x5944 <__udivdi3+0x24e>
    5928:	a2 16       	cp	r10, r18
    592a:	b3 06       	cpc	r11, r19
    592c:	c4 06       	cpc	r12, r20
    592e:	d5 06       	cpc	r13, r21
    5930:	48 f4       	brcc	.+18     	; 0x5944 <__udivdi3+0x24e>
    5932:	08 94       	sec
    5934:	61 08       	sbc	r6, r1
    5936:	71 08       	sbc	r7, r1
    5938:	81 08       	sbc	r8, r1
    593a:	91 08       	sbc	r9, r1
    593c:	a2 0c       	add	r10, r2
    593e:	b3 1c       	adc	r11, r3
    5940:	c4 1c       	adc	r12, r4
    5942:	d5 1c       	adc	r13, r5
    5944:	a2 1a       	sub	r10, r18
    5946:	b3 0a       	sbc	r11, r19
    5948:	c4 0a       	sbc	r12, r20
    594a:	d5 0a       	sbc	r13, r21
    594c:	c6 01       	movw	r24, r12
    594e:	b5 01       	movw	r22, r10
    5950:	2d a9       	ldd	r18, Y+53	; 0x35
    5952:	3e a9       	ldd	r19, Y+54	; 0x36
    5954:	4f a9       	ldd	r20, Y+55	; 0x37
    5956:	58 ad       	ldd	r21, Y+56	; 0x38
    5958:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    595c:	7b 01       	movw	r14, r22
    595e:	8c 01       	movw	r16, r24
    5960:	c6 01       	movw	r24, r12
    5962:	b5 01       	movw	r22, r10
    5964:	2d a9       	ldd	r18, Y+53	; 0x35
    5966:	3e a9       	ldd	r19, Y+54	; 0x36
    5968:	4f a9       	ldd	r20, Y+55	; 0x37
    596a:	58 ad       	ldd	r21, Y+56	; 0x38
    596c:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5970:	c9 01       	movw	r24, r18
    5972:	da 01       	movw	r26, r20
    5974:	5c 01       	movw	r10, r24
    5976:	6d 01       	movw	r12, r26
    5978:	c6 01       	movw	r24, r12
    597a:	b5 01       	movw	r22, r10
    597c:	29 ad       	ldd	r18, Y+57	; 0x39
    597e:	3a ad       	ldd	r19, Y+58	; 0x3a
    5980:	4b ad       	ldd	r20, Y+59	; 0x3b
    5982:	5c ad       	ldd	r21, Y+60	; 0x3c
    5984:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    5988:	9b 01       	movw	r18, r22
    598a:	ac 01       	movw	r20, r24
    598c:	87 01       	movw	r16, r14
    598e:	ff 24       	eor	r15, r15
    5990:	ee 24       	eor	r14, r14
    5992:	8d a5       	ldd	r24, Y+45	; 0x2d
    5994:	9e a5       	ldd	r25, Y+46	; 0x2e
    5996:	af a5       	ldd	r26, Y+47	; 0x2f
    5998:	b8 a9       	ldd	r27, Y+48	; 0x30
    599a:	a0 70       	andi	r26, 0x00	; 0
    599c:	b0 70       	andi	r27, 0x00	; 0
    599e:	e8 2a       	or	r14, r24
    59a0:	f9 2a       	or	r15, r25
    59a2:	0a 2b       	or	r16, r26
    59a4:	1b 2b       	or	r17, r27
    59a6:	e2 16       	cp	r14, r18
    59a8:	f3 06       	cpc	r15, r19
    59aa:	04 07       	cpc	r16, r20
    59ac:	15 07       	cpc	r17, r21
    59ae:	c0 f4       	brcc	.+48     	; 0x59e0 <__udivdi3+0x2ea>
    59b0:	08 94       	sec
    59b2:	a1 08       	sbc	r10, r1
    59b4:	b1 08       	sbc	r11, r1
    59b6:	c1 08       	sbc	r12, r1
    59b8:	d1 08       	sbc	r13, r1
    59ba:	e2 0c       	add	r14, r2
    59bc:	f3 1c       	adc	r15, r3
    59be:	04 1d       	adc	r16, r4
    59c0:	15 1d       	adc	r17, r5
    59c2:	e2 14       	cp	r14, r2
    59c4:	f3 04       	cpc	r15, r3
    59c6:	04 05       	cpc	r16, r4
    59c8:	15 05       	cpc	r17, r5
    59ca:	50 f0       	brcs	.+20     	; 0x59e0 <__udivdi3+0x2ea>
    59cc:	e2 16       	cp	r14, r18
    59ce:	f3 06       	cpc	r15, r19
    59d0:	04 07       	cpc	r16, r20
    59d2:	15 07       	cpc	r17, r21
    59d4:	28 f4       	brcc	.+10     	; 0x59e0 <__udivdi3+0x2ea>
    59d6:	08 94       	sec
    59d8:	a1 08       	sbc	r10, r1
    59da:	b1 08       	sbc	r11, r1
    59dc:	c1 08       	sbc	r12, r1
    59de:	d1 08       	sbc	r13, r1
    59e0:	d3 01       	movw	r26, r6
    59e2:	99 27       	eor	r25, r25
    59e4:	88 27       	eor	r24, r24
    59e6:	86 01       	movw	r16, r12
    59e8:	75 01       	movw	r14, r10
    59ea:	e8 2a       	or	r14, r24
    59ec:	f9 2a       	or	r15, r25
    59ee:	0a 2b       	or	r16, r26
    59f0:	1b 2b       	or	r17, r27
    59f2:	e9 aa       	std	Y+49, r14	; 0x31
    59f4:	fa aa       	std	Y+50, r15	; 0x32
    59f6:	0b ab       	std	Y+51, r16	; 0x33
    59f8:	1c ab       	std	Y+52, r17	; 0x34
    59fa:	cf c4       	rjmp	.+2462   	; 0x639a <__udivdi3+0xca4>
    59fc:	21 14       	cp	r2, r1
    59fe:	31 04       	cpc	r3, r1
    5a00:	41 04       	cpc	r4, r1
    5a02:	51 04       	cpc	r5, r1
    5a04:	71 f4       	brne	.+28     	; 0x5a22 <__udivdi3+0x32c>
    5a06:	61 e0       	ldi	r22, 0x01	; 1
    5a08:	70 e0       	ldi	r23, 0x00	; 0
    5a0a:	80 e0       	ldi	r24, 0x00	; 0
    5a0c:	90 e0       	ldi	r25, 0x00	; 0
    5a0e:	20 e0       	ldi	r18, 0x00	; 0
    5a10:	30 e0       	ldi	r19, 0x00	; 0
    5a12:	40 e0       	ldi	r20, 0x00	; 0
    5a14:	50 e0       	ldi	r21, 0x00	; 0
    5a16:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5a1a:	c9 01       	movw	r24, r18
    5a1c:	da 01       	movw	r26, r20
    5a1e:	1c 01       	movw	r2, r24
    5a20:	2d 01       	movw	r4, r26
    5a22:	00 e0       	ldi	r16, 0x00	; 0
    5a24:	20 16       	cp	r2, r16
    5a26:	00 e0       	ldi	r16, 0x00	; 0
    5a28:	30 06       	cpc	r3, r16
    5a2a:	01 e0       	ldi	r16, 0x01	; 1
    5a2c:	40 06       	cpc	r4, r16
    5a2e:	00 e0       	ldi	r16, 0x00	; 0
    5a30:	50 06       	cpc	r5, r16
    5a32:	88 f4       	brcc	.+34     	; 0x5a56 <__udivdi3+0x360>
    5a34:	1f ef       	ldi	r17, 0xFF	; 255
    5a36:	21 16       	cp	r2, r17
    5a38:	31 04       	cpc	r3, r1
    5a3a:	41 04       	cpc	r4, r1
    5a3c:	51 04       	cpc	r5, r1
    5a3e:	31 f0       	breq	.+12     	; 0x5a4c <__udivdi3+0x356>
    5a40:	28 f0       	brcs	.+10     	; 0x5a4c <__udivdi3+0x356>
    5a42:	48 e0       	ldi	r20, 0x08	; 8
    5a44:	50 e0       	ldi	r21, 0x00	; 0
    5a46:	60 e0       	ldi	r22, 0x00	; 0
    5a48:	70 e0       	ldi	r23, 0x00	; 0
    5a4a:	17 c0       	rjmp	.+46     	; 0x5a7a <__udivdi3+0x384>
    5a4c:	40 e0       	ldi	r20, 0x00	; 0
    5a4e:	50 e0       	ldi	r21, 0x00	; 0
    5a50:	60 e0       	ldi	r22, 0x00	; 0
    5a52:	70 e0       	ldi	r23, 0x00	; 0
    5a54:	12 c0       	rjmp	.+36     	; 0x5a7a <__udivdi3+0x384>
    5a56:	20 e0       	ldi	r18, 0x00	; 0
    5a58:	22 16       	cp	r2, r18
    5a5a:	20 e0       	ldi	r18, 0x00	; 0
    5a5c:	32 06       	cpc	r3, r18
    5a5e:	20 e0       	ldi	r18, 0x00	; 0
    5a60:	42 06       	cpc	r4, r18
    5a62:	21 e0       	ldi	r18, 0x01	; 1
    5a64:	52 06       	cpc	r5, r18
    5a66:	28 f0       	brcs	.+10     	; 0x5a72 <__udivdi3+0x37c>
    5a68:	48 e1       	ldi	r20, 0x18	; 24
    5a6a:	50 e0       	ldi	r21, 0x00	; 0
    5a6c:	60 e0       	ldi	r22, 0x00	; 0
    5a6e:	70 e0       	ldi	r23, 0x00	; 0
    5a70:	04 c0       	rjmp	.+8      	; 0x5a7a <__udivdi3+0x384>
    5a72:	40 e1       	ldi	r20, 0x10	; 16
    5a74:	50 e0       	ldi	r21, 0x00	; 0
    5a76:	60 e0       	ldi	r22, 0x00	; 0
    5a78:	70 e0       	ldi	r23, 0x00	; 0
    5a7a:	d2 01       	movw	r26, r4
    5a7c:	c1 01       	movw	r24, r2
    5a7e:	04 2e       	mov	r0, r20
    5a80:	04 c0       	rjmp	.+8      	; 0x5a8a <__udivdi3+0x394>
    5a82:	b6 95       	lsr	r27
    5a84:	a7 95       	ror	r26
    5a86:	97 95       	ror	r25
    5a88:	87 95       	ror	r24
    5a8a:	0a 94       	dec	r0
    5a8c:	d2 f7       	brpl	.-12     	; 0x5a82 <__udivdi3+0x38c>
    5a8e:	80 50       	subi	r24, 0x00	; 0
    5a90:	9f 4f       	sbci	r25, 0xFF	; 255
    5a92:	dc 01       	movw	r26, r24
    5a94:	2c 91       	ld	r18, X
    5a96:	e0 e2       	ldi	r30, 0x20	; 32
    5a98:	ee 2e       	mov	r14, r30
    5a9a:	f1 2c       	mov	r15, r1
    5a9c:	01 2d       	mov	r16, r1
    5a9e:	11 2d       	mov	r17, r1
    5aa0:	d8 01       	movw	r26, r16
    5aa2:	c7 01       	movw	r24, r14
    5aa4:	84 1b       	sub	r24, r20
    5aa6:	95 0b       	sbc	r25, r21
    5aa8:	a6 0b       	sbc	r26, r22
    5aaa:	b7 0b       	sbc	r27, r23
    5aac:	82 1b       	sub	r24, r18
    5aae:	91 09       	sbc	r25, r1
    5ab0:	a1 09       	sbc	r26, r1
    5ab2:	b1 09       	sbc	r27, r1
    5ab4:	00 97       	sbiw	r24, 0x00	; 0
    5ab6:	a1 05       	cpc	r26, r1
    5ab8:	b1 05       	cpc	r27, r1
    5aba:	61 f4       	brne	.+24     	; 0x5ad4 <__udivdi3+0x3de>
    5abc:	64 01       	movw	r12, r8
    5abe:	53 01       	movw	r10, r6
    5ac0:	a2 18       	sub	r10, r2
    5ac2:	b3 08       	sbc	r11, r3
    5ac4:	c4 08       	sbc	r12, r4
    5ac6:	d5 08       	sbc	r13, r5
    5ac8:	31 e0       	ldi	r19, 0x01	; 1
    5aca:	63 2e       	mov	r6, r19
    5acc:	71 2c       	mov	r7, r1
    5ace:	81 2c       	mov	r8, r1
    5ad0:	91 2c       	mov	r9, r1
    5ad2:	1e c1       	rjmp	.+572    	; 0x5d10 <__udivdi3+0x61a>
    5ad4:	6f 96       	adiw	r28, 0x1f	; 31
    5ad6:	8f af       	std	Y+63, r24	; 0x3f
    5ad8:	6f 97       	sbiw	r28, 0x1f	; 31
    5ada:	08 2e       	mov	r0, r24
    5adc:	04 c0       	rjmp	.+8      	; 0x5ae6 <__udivdi3+0x3f0>
    5ade:	22 0c       	add	r2, r2
    5ae0:	33 1c       	adc	r3, r3
    5ae2:	44 1c       	adc	r4, r4
    5ae4:	55 1c       	adc	r5, r5
    5ae6:	0a 94       	dec	r0
    5ae8:	d2 f7       	brpl	.-12     	; 0x5ade <__udivdi3+0x3e8>
    5aea:	ee 2d       	mov	r30, r14
    5aec:	e8 1b       	sub	r30, r24
    5aee:	64 01       	movw	r12, r8
    5af0:	53 01       	movw	r10, r6
    5af2:	0e 2e       	mov	r0, r30
    5af4:	04 c0       	rjmp	.+8      	; 0x5afe <__udivdi3+0x408>
    5af6:	d6 94       	lsr	r13
    5af8:	c7 94       	ror	r12
    5afa:	b7 94       	ror	r11
    5afc:	a7 94       	ror	r10
    5afe:	0a 94       	dec	r0
    5b00:	d2 f7       	brpl	.-12     	; 0x5af6 <__udivdi3+0x400>
    5b02:	a4 01       	movw	r20, r8
    5b04:	93 01       	movw	r18, r6
    5b06:	6f 96       	adiw	r28, 0x1f	; 31
    5b08:	0f ac       	ldd	r0, Y+63	; 0x3f
    5b0a:	6f 97       	sbiw	r28, 0x1f	; 31
    5b0c:	04 c0       	rjmp	.+8      	; 0x5b16 <__udivdi3+0x420>
    5b0e:	22 0f       	add	r18, r18
    5b10:	33 1f       	adc	r19, r19
    5b12:	44 1f       	adc	r20, r20
    5b14:	55 1f       	adc	r21, r21
    5b16:	0a 94       	dec	r0
    5b18:	d2 f7       	brpl	.-12     	; 0x5b0e <__udivdi3+0x418>
    5b1a:	6d a4       	ldd	r6, Y+45	; 0x2d
    5b1c:	7e a4       	ldd	r7, Y+46	; 0x2e
    5b1e:	8f a4       	ldd	r8, Y+47	; 0x2f
    5b20:	98 a8       	ldd	r9, Y+48	; 0x30
    5b22:	0e 2e       	mov	r0, r30
    5b24:	04 c0       	rjmp	.+8      	; 0x5b2e <__udivdi3+0x438>
    5b26:	96 94       	lsr	r9
    5b28:	87 94       	ror	r8
    5b2a:	77 94       	ror	r7
    5b2c:	67 94       	ror	r6
    5b2e:	0a 94       	dec	r0
    5b30:	d2 f7       	brpl	.-12     	; 0x5b26 <__udivdi3+0x430>
    5b32:	84 01       	movw	r16, r8
    5b34:	73 01       	movw	r14, r6
    5b36:	e2 2a       	or	r14, r18
    5b38:	f3 2a       	or	r15, r19
    5b3a:	04 2b       	or	r16, r20
    5b3c:	15 2b       	or	r17, r21
    5b3e:	e9 a6       	std	Y+41, r14	; 0x29
    5b40:	fa a6       	std	Y+42, r15	; 0x2a
    5b42:	0b a7       	std	Y+43, r16	; 0x2b
    5b44:	1c a7       	std	Y+44, r17	; 0x2c
    5b46:	32 01       	movw	r6, r4
    5b48:	88 24       	eor	r8, r8
    5b4a:	99 24       	eor	r9, r9
    5b4c:	92 01       	movw	r18, r4
    5b4e:	81 01       	movw	r16, r2
    5b50:	20 70       	andi	r18, 0x00	; 0
    5b52:	30 70       	andi	r19, 0x00	; 0
    5b54:	21 96       	adiw	r28, 0x01	; 1
    5b56:	0c af       	std	Y+60, r16	; 0x3c
    5b58:	1d af       	std	Y+61, r17	; 0x3d
    5b5a:	2e af       	std	Y+62, r18	; 0x3e
    5b5c:	3f af       	std	Y+63, r19	; 0x3f
    5b5e:	21 97       	sbiw	r28, 0x01	; 1
    5b60:	c6 01       	movw	r24, r12
    5b62:	b5 01       	movw	r22, r10
    5b64:	a4 01       	movw	r20, r8
    5b66:	93 01       	movw	r18, r6
    5b68:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5b6c:	7b 01       	movw	r14, r22
    5b6e:	8c 01       	movw	r16, r24
    5b70:	c6 01       	movw	r24, r12
    5b72:	b5 01       	movw	r22, r10
    5b74:	a4 01       	movw	r20, r8
    5b76:	93 01       	movw	r18, r6
    5b78:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5b7c:	c9 01       	movw	r24, r18
    5b7e:	da 01       	movw	r26, r20
    5b80:	25 96       	adiw	r28, 0x05	; 5
    5b82:	8c af       	std	Y+60, r24	; 0x3c
    5b84:	9d af       	std	Y+61, r25	; 0x3d
    5b86:	ae af       	std	Y+62, r26	; 0x3e
    5b88:	bf af       	std	Y+63, r27	; 0x3f
    5b8a:	25 97       	sbiw	r28, 0x05	; 5
    5b8c:	bc 01       	movw	r22, r24
    5b8e:	cd 01       	movw	r24, r26
    5b90:	21 96       	adiw	r28, 0x01	; 1
    5b92:	2c ad       	ldd	r18, Y+60	; 0x3c
    5b94:	3d ad       	ldd	r19, Y+61	; 0x3d
    5b96:	4e ad       	ldd	r20, Y+62	; 0x3e
    5b98:	5f ad       	ldd	r21, Y+63	; 0x3f
    5b9a:	21 97       	sbiw	r28, 0x01	; 1
    5b9c:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    5ba0:	9b 01       	movw	r18, r22
    5ba2:	ac 01       	movw	r20, r24
    5ba4:	87 01       	movw	r16, r14
    5ba6:	ff 24       	eor	r15, r15
    5ba8:	ee 24       	eor	r14, r14
    5baa:	a9 a4       	ldd	r10, Y+41	; 0x29
    5bac:	ba a4       	ldd	r11, Y+42	; 0x2a
    5bae:	cb a4       	ldd	r12, Y+43	; 0x2b
    5bb0:	dc a4       	ldd	r13, Y+44	; 0x2c
    5bb2:	c6 01       	movw	r24, r12
    5bb4:	aa 27       	eor	r26, r26
    5bb6:	bb 27       	eor	r27, r27
    5bb8:	5c 01       	movw	r10, r24
    5bba:	6d 01       	movw	r12, r26
    5bbc:	ae 28       	or	r10, r14
    5bbe:	bf 28       	or	r11, r15
    5bc0:	c0 2a       	or	r12, r16
    5bc2:	d1 2a       	or	r13, r17
    5bc4:	a2 16       	cp	r10, r18
    5bc6:	b3 06       	cpc	r11, r19
    5bc8:	c4 06       	cpc	r12, r20
    5bca:	d5 06       	cpc	r13, r21
    5bcc:	60 f5       	brcc	.+88     	; 0x5c26 <__udivdi3+0x530>
    5bce:	25 96       	adiw	r28, 0x05	; 5
    5bd0:	6c ad       	ldd	r22, Y+60	; 0x3c
    5bd2:	7d ad       	ldd	r23, Y+61	; 0x3d
    5bd4:	8e ad       	ldd	r24, Y+62	; 0x3e
    5bd6:	9f ad       	ldd	r25, Y+63	; 0x3f
    5bd8:	25 97       	sbiw	r28, 0x05	; 5
    5bda:	61 50       	subi	r22, 0x01	; 1
    5bdc:	70 40       	sbci	r23, 0x00	; 0
    5bde:	80 40       	sbci	r24, 0x00	; 0
    5be0:	90 40       	sbci	r25, 0x00	; 0
    5be2:	25 96       	adiw	r28, 0x05	; 5
    5be4:	6c af       	std	Y+60, r22	; 0x3c
    5be6:	7d af       	std	Y+61, r23	; 0x3d
    5be8:	8e af       	std	Y+62, r24	; 0x3e
    5bea:	9f af       	std	Y+63, r25	; 0x3f
    5bec:	25 97       	sbiw	r28, 0x05	; 5
    5bee:	a2 0c       	add	r10, r2
    5bf0:	b3 1c       	adc	r11, r3
    5bf2:	c4 1c       	adc	r12, r4
    5bf4:	d5 1c       	adc	r13, r5
    5bf6:	a2 14       	cp	r10, r2
    5bf8:	b3 04       	cpc	r11, r3
    5bfa:	c4 04       	cpc	r12, r4
    5bfc:	d5 04       	cpc	r13, r5
    5bfe:	98 f0       	brcs	.+38     	; 0x5c26 <__udivdi3+0x530>
    5c00:	a2 16       	cp	r10, r18
    5c02:	b3 06       	cpc	r11, r19
    5c04:	c4 06       	cpc	r12, r20
    5c06:	d5 06       	cpc	r13, r21
    5c08:	70 f4       	brcc	.+28     	; 0x5c26 <__udivdi3+0x530>
    5c0a:	61 50       	subi	r22, 0x01	; 1
    5c0c:	70 40       	sbci	r23, 0x00	; 0
    5c0e:	80 40       	sbci	r24, 0x00	; 0
    5c10:	90 40       	sbci	r25, 0x00	; 0
    5c12:	25 96       	adiw	r28, 0x05	; 5
    5c14:	6c af       	std	Y+60, r22	; 0x3c
    5c16:	7d af       	std	Y+61, r23	; 0x3d
    5c18:	8e af       	std	Y+62, r24	; 0x3e
    5c1a:	9f af       	std	Y+63, r25	; 0x3f
    5c1c:	25 97       	sbiw	r28, 0x05	; 5
    5c1e:	a2 0c       	add	r10, r2
    5c20:	b3 1c       	adc	r11, r3
    5c22:	c4 1c       	adc	r12, r4
    5c24:	d5 1c       	adc	r13, r5
    5c26:	a2 1a       	sub	r10, r18
    5c28:	b3 0a       	sbc	r11, r19
    5c2a:	c4 0a       	sbc	r12, r20
    5c2c:	d5 0a       	sbc	r13, r21
    5c2e:	c6 01       	movw	r24, r12
    5c30:	b5 01       	movw	r22, r10
    5c32:	a4 01       	movw	r20, r8
    5c34:	93 01       	movw	r18, r6
    5c36:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5c3a:	7b 01       	movw	r14, r22
    5c3c:	8c 01       	movw	r16, r24
    5c3e:	c6 01       	movw	r24, r12
    5c40:	b5 01       	movw	r22, r10
    5c42:	a4 01       	movw	r20, r8
    5c44:	93 01       	movw	r18, r6
    5c46:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5c4a:	c9 01       	movw	r24, r18
    5c4c:	da 01       	movw	r26, r20
    5c4e:	3c 01       	movw	r6, r24
    5c50:	4d 01       	movw	r8, r26
    5c52:	c4 01       	movw	r24, r8
    5c54:	b3 01       	movw	r22, r6
    5c56:	21 96       	adiw	r28, 0x01	; 1
    5c58:	2c ad       	ldd	r18, Y+60	; 0x3c
    5c5a:	3d ad       	ldd	r19, Y+61	; 0x3d
    5c5c:	4e ad       	ldd	r20, Y+62	; 0x3e
    5c5e:	5f ad       	ldd	r21, Y+63	; 0x3f
    5c60:	21 97       	sbiw	r28, 0x01	; 1
    5c62:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    5c66:	9b 01       	movw	r18, r22
    5c68:	ac 01       	movw	r20, r24
    5c6a:	87 01       	movw	r16, r14
    5c6c:	ff 24       	eor	r15, r15
    5c6e:	ee 24       	eor	r14, r14
    5c70:	89 a5       	ldd	r24, Y+41	; 0x29
    5c72:	9a a5       	ldd	r25, Y+42	; 0x2a
    5c74:	ab a5       	ldd	r26, Y+43	; 0x2b
    5c76:	bc a5       	ldd	r27, Y+44	; 0x2c
    5c78:	a0 70       	andi	r26, 0x00	; 0
    5c7a:	b0 70       	andi	r27, 0x00	; 0
    5c7c:	57 01       	movw	r10, r14
    5c7e:	68 01       	movw	r12, r16
    5c80:	a8 2a       	or	r10, r24
    5c82:	b9 2a       	or	r11, r25
    5c84:	ca 2a       	or	r12, r26
    5c86:	db 2a       	or	r13, r27
    5c88:	a2 16       	cp	r10, r18
    5c8a:	b3 06       	cpc	r11, r19
    5c8c:	c4 06       	cpc	r12, r20
    5c8e:	d5 06       	cpc	r13, r21
    5c90:	e0 f4       	brcc	.+56     	; 0x5cca <__udivdi3+0x5d4>
    5c92:	08 94       	sec
    5c94:	61 08       	sbc	r6, r1
    5c96:	71 08       	sbc	r7, r1
    5c98:	81 08       	sbc	r8, r1
    5c9a:	91 08       	sbc	r9, r1
    5c9c:	a2 0c       	add	r10, r2
    5c9e:	b3 1c       	adc	r11, r3
    5ca0:	c4 1c       	adc	r12, r4
    5ca2:	d5 1c       	adc	r13, r5
    5ca4:	a2 14       	cp	r10, r2
    5ca6:	b3 04       	cpc	r11, r3
    5ca8:	c4 04       	cpc	r12, r4
    5caa:	d5 04       	cpc	r13, r5
    5cac:	70 f0       	brcs	.+28     	; 0x5cca <__udivdi3+0x5d4>
    5cae:	a2 16       	cp	r10, r18
    5cb0:	b3 06       	cpc	r11, r19
    5cb2:	c4 06       	cpc	r12, r20
    5cb4:	d5 06       	cpc	r13, r21
    5cb6:	48 f4       	brcc	.+18     	; 0x5cca <__udivdi3+0x5d4>
    5cb8:	08 94       	sec
    5cba:	61 08       	sbc	r6, r1
    5cbc:	71 08       	sbc	r7, r1
    5cbe:	81 08       	sbc	r8, r1
    5cc0:	91 08       	sbc	r9, r1
    5cc2:	a2 0c       	add	r10, r2
    5cc4:	b3 1c       	adc	r11, r3
    5cc6:	c4 1c       	adc	r12, r4
    5cc8:	d5 1c       	adc	r13, r5
    5cca:	8d a5       	ldd	r24, Y+45	; 0x2d
    5ccc:	9e a5       	ldd	r25, Y+46	; 0x2e
    5cce:	af a5       	ldd	r26, Y+47	; 0x2f
    5cd0:	b8 a9       	ldd	r27, Y+48	; 0x30
    5cd2:	6f 96       	adiw	r28, 0x1f	; 31
    5cd4:	0f ac       	ldd	r0, Y+63	; 0x3f
    5cd6:	6f 97       	sbiw	r28, 0x1f	; 31
    5cd8:	04 c0       	rjmp	.+8      	; 0x5ce2 <__udivdi3+0x5ec>
    5cda:	88 0f       	add	r24, r24
    5cdc:	99 1f       	adc	r25, r25
    5cde:	aa 1f       	adc	r26, r26
    5ce0:	bb 1f       	adc	r27, r27
    5ce2:	0a 94       	dec	r0
    5ce4:	d2 f7       	brpl	.-12     	; 0x5cda <__udivdi3+0x5e4>
    5ce6:	8d a7       	std	Y+45, r24	; 0x2d
    5ce8:	9e a7       	std	Y+46, r25	; 0x2e
    5cea:	af a7       	std	Y+47, r26	; 0x2f
    5cec:	b8 ab       	std	Y+48, r27	; 0x30
    5cee:	a2 1a       	sub	r10, r18
    5cf0:	b3 0a       	sbc	r11, r19
    5cf2:	c4 0a       	sbc	r12, r20
    5cf4:	d5 0a       	sbc	r13, r21
    5cf6:	25 96       	adiw	r28, 0x05	; 5
    5cf8:	ec ac       	ldd	r14, Y+60	; 0x3c
    5cfa:	fd ac       	ldd	r15, Y+61	; 0x3d
    5cfc:	0e ad       	ldd	r16, Y+62	; 0x3e
    5cfe:	1f ad       	ldd	r17, Y+63	; 0x3f
    5d00:	25 97       	sbiw	r28, 0x05	; 5
    5d02:	d7 01       	movw	r26, r14
    5d04:	99 27       	eor	r25, r25
    5d06:	88 27       	eor	r24, r24
    5d08:	68 2a       	or	r6, r24
    5d0a:	79 2a       	or	r7, r25
    5d0c:	8a 2a       	or	r8, r26
    5d0e:	9b 2a       	or	r9, r27
    5d10:	82 01       	movw	r16, r4
    5d12:	22 27       	eor	r18, r18
    5d14:	33 27       	eor	r19, r19
    5d16:	29 96       	adiw	r28, 0x09	; 9
    5d18:	0c af       	std	Y+60, r16	; 0x3c
    5d1a:	1d af       	std	Y+61, r17	; 0x3d
    5d1c:	2e af       	std	Y+62, r18	; 0x3e
    5d1e:	3f af       	std	Y+63, r19	; 0x3f
    5d20:	29 97       	sbiw	r28, 0x09	; 9
    5d22:	a2 01       	movw	r20, r4
    5d24:	91 01       	movw	r18, r2
    5d26:	40 70       	andi	r20, 0x00	; 0
    5d28:	50 70       	andi	r21, 0x00	; 0
    5d2a:	2d 96       	adiw	r28, 0x0d	; 13
    5d2c:	2c af       	std	Y+60, r18	; 0x3c
    5d2e:	3d af       	std	Y+61, r19	; 0x3d
    5d30:	4e af       	std	Y+62, r20	; 0x3e
    5d32:	5f af       	std	Y+63, r21	; 0x3f
    5d34:	2d 97       	sbiw	r28, 0x0d	; 13
    5d36:	c6 01       	movw	r24, r12
    5d38:	b5 01       	movw	r22, r10
    5d3a:	29 96       	adiw	r28, 0x09	; 9
    5d3c:	2c ad       	ldd	r18, Y+60	; 0x3c
    5d3e:	3d ad       	ldd	r19, Y+61	; 0x3d
    5d40:	4e ad       	ldd	r20, Y+62	; 0x3e
    5d42:	5f ad       	ldd	r21, Y+63	; 0x3f
    5d44:	29 97       	sbiw	r28, 0x09	; 9
    5d46:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5d4a:	7b 01       	movw	r14, r22
    5d4c:	8c 01       	movw	r16, r24
    5d4e:	c6 01       	movw	r24, r12
    5d50:	b5 01       	movw	r22, r10
    5d52:	29 96       	adiw	r28, 0x09	; 9
    5d54:	2c ad       	ldd	r18, Y+60	; 0x3c
    5d56:	3d ad       	ldd	r19, Y+61	; 0x3d
    5d58:	4e ad       	ldd	r20, Y+62	; 0x3e
    5d5a:	5f ad       	ldd	r21, Y+63	; 0x3f
    5d5c:	29 97       	sbiw	r28, 0x09	; 9
    5d5e:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5d62:	c9 01       	movw	r24, r18
    5d64:	da 01       	movw	r26, r20
    5d66:	61 96       	adiw	r28, 0x11	; 17
    5d68:	8c af       	std	Y+60, r24	; 0x3c
    5d6a:	9d af       	std	Y+61, r25	; 0x3d
    5d6c:	ae af       	std	Y+62, r26	; 0x3e
    5d6e:	bf af       	std	Y+63, r27	; 0x3f
    5d70:	61 97       	sbiw	r28, 0x11	; 17
    5d72:	bc 01       	movw	r22, r24
    5d74:	cd 01       	movw	r24, r26
    5d76:	2d 96       	adiw	r28, 0x0d	; 13
    5d78:	2c ad       	ldd	r18, Y+60	; 0x3c
    5d7a:	3d ad       	ldd	r19, Y+61	; 0x3d
    5d7c:	4e ad       	ldd	r20, Y+62	; 0x3e
    5d7e:	5f ad       	ldd	r21, Y+63	; 0x3f
    5d80:	2d 97       	sbiw	r28, 0x0d	; 13
    5d82:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    5d86:	9b 01       	movw	r18, r22
    5d88:	ac 01       	movw	r20, r24
    5d8a:	87 01       	movw	r16, r14
    5d8c:	ff 24       	eor	r15, r15
    5d8e:	ee 24       	eor	r14, r14
    5d90:	ad a4       	ldd	r10, Y+45	; 0x2d
    5d92:	be a4       	ldd	r11, Y+46	; 0x2e
    5d94:	cf a4       	ldd	r12, Y+47	; 0x2f
    5d96:	d8 a8       	ldd	r13, Y+48	; 0x30
    5d98:	c6 01       	movw	r24, r12
    5d9a:	aa 27       	eor	r26, r26
    5d9c:	bb 27       	eor	r27, r27
    5d9e:	57 01       	movw	r10, r14
    5da0:	68 01       	movw	r12, r16
    5da2:	a8 2a       	or	r10, r24
    5da4:	b9 2a       	or	r11, r25
    5da6:	ca 2a       	or	r12, r26
    5da8:	db 2a       	or	r13, r27
    5daa:	a2 16       	cp	r10, r18
    5dac:	b3 06       	cpc	r11, r19
    5dae:	c4 06       	cpc	r12, r20
    5db0:	d5 06       	cpc	r13, r21
    5db2:	60 f5       	brcc	.+88     	; 0x5e0c <__udivdi3+0x716>
    5db4:	61 96       	adiw	r28, 0x11	; 17
    5db6:	6c ad       	ldd	r22, Y+60	; 0x3c
    5db8:	7d ad       	ldd	r23, Y+61	; 0x3d
    5dba:	8e ad       	ldd	r24, Y+62	; 0x3e
    5dbc:	9f ad       	ldd	r25, Y+63	; 0x3f
    5dbe:	61 97       	sbiw	r28, 0x11	; 17
    5dc0:	61 50       	subi	r22, 0x01	; 1
    5dc2:	70 40       	sbci	r23, 0x00	; 0
    5dc4:	80 40       	sbci	r24, 0x00	; 0
    5dc6:	90 40       	sbci	r25, 0x00	; 0
    5dc8:	61 96       	adiw	r28, 0x11	; 17
    5dca:	6c af       	std	Y+60, r22	; 0x3c
    5dcc:	7d af       	std	Y+61, r23	; 0x3d
    5dce:	8e af       	std	Y+62, r24	; 0x3e
    5dd0:	9f af       	std	Y+63, r25	; 0x3f
    5dd2:	61 97       	sbiw	r28, 0x11	; 17
    5dd4:	a2 0c       	add	r10, r2
    5dd6:	b3 1c       	adc	r11, r3
    5dd8:	c4 1c       	adc	r12, r4
    5dda:	d5 1c       	adc	r13, r5
    5ddc:	a2 14       	cp	r10, r2
    5dde:	b3 04       	cpc	r11, r3
    5de0:	c4 04       	cpc	r12, r4
    5de2:	d5 04       	cpc	r13, r5
    5de4:	98 f0       	brcs	.+38     	; 0x5e0c <__udivdi3+0x716>
    5de6:	a2 16       	cp	r10, r18
    5de8:	b3 06       	cpc	r11, r19
    5dea:	c4 06       	cpc	r12, r20
    5dec:	d5 06       	cpc	r13, r21
    5dee:	70 f4       	brcc	.+28     	; 0x5e0c <__udivdi3+0x716>
    5df0:	61 50       	subi	r22, 0x01	; 1
    5df2:	70 40       	sbci	r23, 0x00	; 0
    5df4:	80 40       	sbci	r24, 0x00	; 0
    5df6:	90 40       	sbci	r25, 0x00	; 0
    5df8:	61 96       	adiw	r28, 0x11	; 17
    5dfa:	6c af       	std	Y+60, r22	; 0x3c
    5dfc:	7d af       	std	Y+61, r23	; 0x3d
    5dfe:	8e af       	std	Y+62, r24	; 0x3e
    5e00:	9f af       	std	Y+63, r25	; 0x3f
    5e02:	61 97       	sbiw	r28, 0x11	; 17
    5e04:	a2 0c       	add	r10, r2
    5e06:	b3 1c       	adc	r11, r3
    5e08:	c4 1c       	adc	r12, r4
    5e0a:	d5 1c       	adc	r13, r5
    5e0c:	a2 1a       	sub	r10, r18
    5e0e:	b3 0a       	sbc	r11, r19
    5e10:	c4 0a       	sbc	r12, r20
    5e12:	d5 0a       	sbc	r13, r21
    5e14:	c6 01       	movw	r24, r12
    5e16:	b5 01       	movw	r22, r10
    5e18:	29 96       	adiw	r28, 0x09	; 9
    5e1a:	2c ad       	ldd	r18, Y+60	; 0x3c
    5e1c:	3d ad       	ldd	r19, Y+61	; 0x3d
    5e1e:	4e ad       	ldd	r20, Y+62	; 0x3e
    5e20:	5f ad       	ldd	r21, Y+63	; 0x3f
    5e22:	29 97       	sbiw	r28, 0x09	; 9
    5e24:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5e28:	7b 01       	movw	r14, r22
    5e2a:	8c 01       	movw	r16, r24
    5e2c:	c6 01       	movw	r24, r12
    5e2e:	b5 01       	movw	r22, r10
    5e30:	29 96       	adiw	r28, 0x09	; 9
    5e32:	2c ad       	ldd	r18, Y+60	; 0x3c
    5e34:	3d ad       	ldd	r19, Y+61	; 0x3d
    5e36:	4e ad       	ldd	r20, Y+62	; 0x3e
    5e38:	5f ad       	ldd	r21, Y+63	; 0x3f
    5e3a:	29 97       	sbiw	r28, 0x09	; 9
    5e3c:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    5e40:	c9 01       	movw	r24, r18
    5e42:	da 01       	movw	r26, r20
    5e44:	5c 01       	movw	r10, r24
    5e46:	6d 01       	movw	r12, r26
    5e48:	c6 01       	movw	r24, r12
    5e4a:	b5 01       	movw	r22, r10
    5e4c:	2d 96       	adiw	r28, 0x0d	; 13
    5e4e:	2c ad       	ldd	r18, Y+60	; 0x3c
    5e50:	3d ad       	ldd	r19, Y+61	; 0x3d
    5e52:	4e ad       	ldd	r20, Y+62	; 0x3e
    5e54:	5f ad       	ldd	r21, Y+63	; 0x3f
    5e56:	2d 97       	sbiw	r28, 0x0d	; 13
    5e58:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    5e5c:	9b 01       	movw	r18, r22
    5e5e:	ac 01       	movw	r20, r24
    5e60:	87 01       	movw	r16, r14
    5e62:	ff 24       	eor	r15, r15
    5e64:	ee 24       	eor	r14, r14
    5e66:	8d a5       	ldd	r24, Y+45	; 0x2d
    5e68:	9e a5       	ldd	r25, Y+46	; 0x2e
    5e6a:	af a5       	ldd	r26, Y+47	; 0x2f
    5e6c:	b8 a9       	ldd	r27, Y+48	; 0x30
    5e6e:	a0 70       	andi	r26, 0x00	; 0
    5e70:	b0 70       	andi	r27, 0x00	; 0
    5e72:	e8 2a       	or	r14, r24
    5e74:	f9 2a       	or	r15, r25
    5e76:	0a 2b       	or	r16, r26
    5e78:	1b 2b       	or	r17, r27
    5e7a:	e2 16       	cp	r14, r18
    5e7c:	f3 06       	cpc	r15, r19
    5e7e:	04 07       	cpc	r16, r20
    5e80:	15 07       	cpc	r17, r21
    5e82:	c0 f4       	brcc	.+48     	; 0x5eb4 <__udivdi3+0x7be>
    5e84:	08 94       	sec
    5e86:	a1 08       	sbc	r10, r1
    5e88:	b1 08       	sbc	r11, r1
    5e8a:	c1 08       	sbc	r12, r1
    5e8c:	d1 08       	sbc	r13, r1
    5e8e:	e2 0c       	add	r14, r2
    5e90:	f3 1c       	adc	r15, r3
    5e92:	04 1d       	adc	r16, r4
    5e94:	15 1d       	adc	r17, r5
    5e96:	e2 14       	cp	r14, r2
    5e98:	f3 04       	cpc	r15, r3
    5e9a:	04 05       	cpc	r16, r4
    5e9c:	15 05       	cpc	r17, r5
    5e9e:	50 f0       	brcs	.+20     	; 0x5eb4 <__udivdi3+0x7be>
    5ea0:	e2 16       	cp	r14, r18
    5ea2:	f3 06       	cpc	r15, r19
    5ea4:	04 07       	cpc	r16, r20
    5ea6:	15 07       	cpc	r17, r21
    5ea8:	28 f4       	brcc	.+10     	; 0x5eb4 <__udivdi3+0x7be>
    5eaa:	08 94       	sec
    5eac:	a1 08       	sbc	r10, r1
    5eae:	b1 08       	sbc	r11, r1
    5eb0:	c1 08       	sbc	r12, r1
    5eb2:	d1 08       	sbc	r13, r1
    5eb4:	61 96       	adiw	r28, 0x11	; 17
    5eb6:	ec ac       	ldd	r14, Y+60	; 0x3c
    5eb8:	fd ac       	ldd	r15, Y+61	; 0x3d
    5eba:	0e ad       	ldd	r16, Y+62	; 0x3e
    5ebc:	1f ad       	ldd	r17, Y+63	; 0x3f
    5ebe:	61 97       	sbiw	r28, 0x11	; 17
    5ec0:	d7 01       	movw	r26, r14
    5ec2:	99 27       	eor	r25, r25
    5ec4:	88 27       	eor	r24, r24
    5ec6:	96 01       	movw	r18, r12
    5ec8:	85 01       	movw	r16, r10
    5eca:	08 2b       	or	r16, r24
    5ecc:	19 2b       	or	r17, r25
    5ece:	2a 2b       	or	r18, r26
    5ed0:	3b 2b       	or	r19, r27
    5ed2:	09 ab       	std	Y+49, r16	; 0x31
    5ed4:	1a ab       	std	Y+50, r17	; 0x32
    5ed6:	2b ab       	std	Y+51, r18	; 0x33
    5ed8:	3c ab       	std	Y+52, r19	; 0x34
    5eda:	62 c2       	rjmp	.+1220   	; 0x63a0 <__udivdi3+0xcaa>
    5edc:	6e 14       	cp	r6, r14
    5ede:	7f 04       	cpc	r7, r15
    5ee0:	80 06       	cpc	r8, r16
    5ee2:	91 06       	cpc	r9, r17
    5ee4:	08 f4       	brcc	.+2      	; 0x5ee8 <__udivdi3+0x7f2>
    5ee6:	51 c2       	rjmp	.+1186   	; 0x638a <__udivdi3+0xc94>
    5ee8:	20 e0       	ldi	r18, 0x00	; 0
    5eea:	e2 16       	cp	r14, r18
    5eec:	20 e0       	ldi	r18, 0x00	; 0
    5eee:	f2 06       	cpc	r15, r18
    5ef0:	21 e0       	ldi	r18, 0x01	; 1
    5ef2:	02 07       	cpc	r16, r18
    5ef4:	20 e0       	ldi	r18, 0x00	; 0
    5ef6:	12 07       	cpc	r17, r18
    5ef8:	88 f4       	brcc	.+34     	; 0x5f1c <__udivdi3+0x826>
    5efa:	3f ef       	ldi	r19, 0xFF	; 255
    5efc:	e3 16       	cp	r14, r19
    5efe:	f1 04       	cpc	r15, r1
    5f00:	01 05       	cpc	r16, r1
    5f02:	11 05       	cpc	r17, r1
    5f04:	31 f0       	breq	.+12     	; 0x5f12 <__udivdi3+0x81c>
    5f06:	28 f0       	brcs	.+10     	; 0x5f12 <__udivdi3+0x81c>
    5f08:	48 e0       	ldi	r20, 0x08	; 8
    5f0a:	50 e0       	ldi	r21, 0x00	; 0
    5f0c:	60 e0       	ldi	r22, 0x00	; 0
    5f0e:	70 e0       	ldi	r23, 0x00	; 0
    5f10:	17 c0       	rjmp	.+46     	; 0x5f40 <__udivdi3+0x84a>
    5f12:	40 e0       	ldi	r20, 0x00	; 0
    5f14:	50 e0       	ldi	r21, 0x00	; 0
    5f16:	60 e0       	ldi	r22, 0x00	; 0
    5f18:	70 e0       	ldi	r23, 0x00	; 0
    5f1a:	12 c0       	rjmp	.+36     	; 0x5f40 <__udivdi3+0x84a>
    5f1c:	40 e0       	ldi	r20, 0x00	; 0
    5f1e:	e4 16       	cp	r14, r20
    5f20:	40 e0       	ldi	r20, 0x00	; 0
    5f22:	f4 06       	cpc	r15, r20
    5f24:	40 e0       	ldi	r20, 0x00	; 0
    5f26:	04 07       	cpc	r16, r20
    5f28:	41 e0       	ldi	r20, 0x01	; 1
    5f2a:	14 07       	cpc	r17, r20
    5f2c:	28 f0       	brcs	.+10     	; 0x5f38 <__udivdi3+0x842>
    5f2e:	48 e1       	ldi	r20, 0x18	; 24
    5f30:	50 e0       	ldi	r21, 0x00	; 0
    5f32:	60 e0       	ldi	r22, 0x00	; 0
    5f34:	70 e0       	ldi	r23, 0x00	; 0
    5f36:	04 c0       	rjmp	.+8      	; 0x5f40 <__udivdi3+0x84a>
    5f38:	40 e1       	ldi	r20, 0x10	; 16
    5f3a:	50 e0       	ldi	r21, 0x00	; 0
    5f3c:	60 e0       	ldi	r22, 0x00	; 0
    5f3e:	70 e0       	ldi	r23, 0x00	; 0
    5f40:	d8 01       	movw	r26, r16
    5f42:	c7 01       	movw	r24, r14
    5f44:	04 2e       	mov	r0, r20
    5f46:	04 c0       	rjmp	.+8      	; 0x5f50 <__udivdi3+0x85a>
    5f48:	b6 95       	lsr	r27
    5f4a:	a7 95       	ror	r26
    5f4c:	97 95       	ror	r25
    5f4e:	87 95       	ror	r24
    5f50:	0a 94       	dec	r0
    5f52:	d2 f7       	brpl	.-12     	; 0x5f48 <__udivdi3+0x852>
    5f54:	80 50       	subi	r24, 0x00	; 0
    5f56:	9f 4f       	sbci	r25, 0xFF	; 255
    5f58:	dc 01       	movw	r26, r24
    5f5a:	2c 91       	ld	r18, X
    5f5c:	30 e2       	ldi	r19, 0x20	; 32
    5f5e:	a3 2e       	mov	r10, r19
    5f60:	b1 2c       	mov	r11, r1
    5f62:	c1 2c       	mov	r12, r1
    5f64:	d1 2c       	mov	r13, r1
    5f66:	d6 01       	movw	r26, r12
    5f68:	c5 01       	movw	r24, r10
    5f6a:	84 1b       	sub	r24, r20
    5f6c:	95 0b       	sbc	r25, r21
    5f6e:	a6 0b       	sbc	r26, r22
    5f70:	b7 0b       	sbc	r27, r23
    5f72:	82 1b       	sub	r24, r18
    5f74:	91 09       	sbc	r25, r1
    5f76:	a1 09       	sbc	r26, r1
    5f78:	b1 09       	sbc	r27, r1
    5f7a:	00 97       	sbiw	r24, 0x00	; 0
    5f7c:	a1 05       	cpc	r26, r1
    5f7e:	b1 05       	cpc	r27, r1
    5f80:	89 f4       	brne	.+34     	; 0x5fa4 <__udivdi3+0x8ae>
    5f82:	e6 14       	cp	r14, r6
    5f84:	f7 04       	cpc	r15, r7
    5f86:	08 05       	cpc	r16, r8
    5f88:	19 05       	cpc	r17, r9
    5f8a:	08 f4       	brcc	.+2      	; 0x5f8e <__udivdi3+0x898>
    5f8c:	f2 c1       	rjmp	.+996    	; 0x6372 <__udivdi3+0xc7c>
    5f8e:	6d a4       	ldd	r6, Y+45	; 0x2d
    5f90:	7e a4       	ldd	r7, Y+46	; 0x2e
    5f92:	8f a4       	ldd	r8, Y+47	; 0x2f
    5f94:	98 a8       	ldd	r9, Y+48	; 0x30
    5f96:	62 14       	cp	r6, r2
    5f98:	73 04       	cpc	r7, r3
    5f9a:	84 04       	cpc	r8, r4
    5f9c:	95 04       	cpc	r9, r5
    5f9e:	08 f0       	brcs	.+2      	; 0x5fa2 <__udivdi3+0x8ac>
    5fa0:	e8 c1       	rjmp	.+976    	; 0x6372 <__udivdi3+0xc7c>
    5fa2:	f3 c1       	rjmp	.+998    	; 0x638a <__udivdi3+0xc94>
    5fa4:	6e 96       	adiw	r28, 0x1e	; 30
    5fa6:	8f af       	std	Y+63, r24	; 0x3f
    5fa8:	6e 97       	sbiw	r28, 0x1e	; 30
    5faa:	08 2e       	mov	r0, r24
    5fac:	04 c0       	rjmp	.+8      	; 0x5fb6 <__udivdi3+0x8c0>
    5fae:	ee 0c       	add	r14, r14
    5fb0:	ff 1c       	adc	r15, r15
    5fb2:	00 1f       	adc	r16, r16
    5fb4:	11 1f       	adc	r17, r17
    5fb6:	0a 94       	dec	r0
    5fb8:	d2 f7       	brpl	.-12     	; 0x5fae <__udivdi3+0x8b8>
    5fba:	6a 2d       	mov	r22, r10
    5fbc:	68 1b       	sub	r22, r24
    5fbe:	d2 01       	movw	r26, r4
    5fc0:	c1 01       	movw	r24, r2
    5fc2:	06 2e       	mov	r0, r22
    5fc4:	04 c0       	rjmp	.+8      	; 0x5fce <__udivdi3+0x8d8>
    5fc6:	b6 95       	lsr	r27
    5fc8:	a7 95       	ror	r26
    5fca:	97 95       	ror	r25
    5fcc:	87 95       	ror	r24
    5fce:	0a 94       	dec	r0
    5fd0:	d2 f7       	brpl	.-12     	; 0x5fc6 <__udivdi3+0x8d0>
    5fd2:	5c 01       	movw	r10, r24
    5fd4:	6d 01       	movw	r12, r26
    5fd6:	ae 28       	or	r10, r14
    5fd8:	bf 28       	or	r11, r15
    5fda:	c0 2a       	or	r12, r16
    5fdc:	d1 2a       	or	r13, r17
    5fde:	ad a2       	std	Y+37, r10	; 0x25
    5fe0:	be a2       	std	Y+38, r11	; 0x26
    5fe2:	cf a2       	std	Y+39, r12	; 0x27
    5fe4:	d8 a6       	std	Y+40, r13	; 0x28
    5fe6:	72 01       	movw	r14, r4
    5fe8:	61 01       	movw	r12, r2
    5fea:	6e 96       	adiw	r28, 0x1e	; 30
    5fec:	0f ac       	ldd	r0, Y+63	; 0x3f
    5fee:	6e 97       	sbiw	r28, 0x1e	; 30
    5ff0:	04 c0       	rjmp	.+8      	; 0x5ffa <__udivdi3+0x904>
    5ff2:	cc 0c       	add	r12, r12
    5ff4:	dd 1c       	adc	r13, r13
    5ff6:	ee 1c       	adc	r14, r14
    5ff8:	ff 1c       	adc	r15, r15
    5ffa:	0a 94       	dec	r0
    5ffc:	d2 f7       	brpl	.-12     	; 0x5ff2 <__udivdi3+0x8fc>
    5ffe:	c9 a2       	std	Y+33, r12	; 0x21
    6000:	da a2       	std	Y+34, r13	; 0x22
    6002:	eb a2       	std	Y+35, r14	; 0x23
    6004:	fc a2       	std	Y+36, r15	; 0x24
    6006:	64 01       	movw	r12, r8
    6008:	53 01       	movw	r10, r6
    600a:	06 2e       	mov	r0, r22
    600c:	04 c0       	rjmp	.+8      	; 0x6016 <__udivdi3+0x920>
    600e:	d6 94       	lsr	r13
    6010:	c7 94       	ror	r12
    6012:	b7 94       	ror	r11
    6014:	a7 94       	ror	r10
    6016:	0a 94       	dec	r0
    6018:	d2 f7       	brpl	.-12     	; 0x600e <__udivdi3+0x918>
    601a:	d4 01       	movw	r26, r8
    601c:	c3 01       	movw	r24, r6
    601e:	6e 96       	adiw	r28, 0x1e	; 30
    6020:	0f ac       	ldd	r0, Y+63	; 0x3f
    6022:	6e 97       	sbiw	r28, 0x1e	; 30
    6024:	04 c0       	rjmp	.+8      	; 0x602e <__udivdi3+0x938>
    6026:	88 0f       	add	r24, r24
    6028:	99 1f       	adc	r25, r25
    602a:	aa 1f       	adc	r26, r26
    602c:	bb 1f       	adc	r27, r27
    602e:	0a 94       	dec	r0
    6030:	d2 f7       	brpl	.-12     	; 0x6026 <__udivdi3+0x930>
    6032:	ed a4       	ldd	r14, Y+45	; 0x2d
    6034:	fe a4       	ldd	r15, Y+46	; 0x2e
    6036:	0f a5       	ldd	r16, Y+47	; 0x2f
    6038:	18 a9       	ldd	r17, Y+48	; 0x30
    603a:	04 c0       	rjmp	.+8      	; 0x6044 <__udivdi3+0x94e>
    603c:	16 95       	lsr	r17
    603e:	07 95       	ror	r16
    6040:	f7 94       	ror	r15
    6042:	e7 94       	ror	r14
    6044:	6a 95       	dec	r22
    6046:	d2 f7       	brpl	.-12     	; 0x603c <__udivdi3+0x946>
    6048:	37 01       	movw	r6, r14
    604a:	48 01       	movw	r8, r16
    604c:	68 2a       	or	r6, r24
    604e:	79 2a       	or	r7, r25
    6050:	8a 2a       	or	r8, r26
    6052:	9b 2a       	or	r9, r27
    6054:	6d 8e       	std	Y+29, r6	; 0x1d
    6056:	7e 8e       	std	Y+30, r7	; 0x1e
    6058:	8f 8e       	std	Y+31, r8	; 0x1f
    605a:	98 a2       	std	Y+32, r9	; 0x20
    605c:	ed a0       	ldd	r14, Y+37	; 0x25
    605e:	fe a0       	ldd	r15, Y+38	; 0x26
    6060:	0f a1       	ldd	r16, Y+39	; 0x27
    6062:	18 a5       	ldd	r17, Y+40	; 0x28
    6064:	38 01       	movw	r6, r16
    6066:	88 24       	eor	r8, r8
    6068:	99 24       	eor	r9, r9
    606a:	98 01       	movw	r18, r16
    606c:	87 01       	movw	r16, r14
    606e:	20 70       	andi	r18, 0x00	; 0
    6070:	30 70       	andi	r19, 0x00	; 0
    6072:	65 96       	adiw	r28, 0x15	; 21
    6074:	0c af       	std	Y+60, r16	; 0x3c
    6076:	1d af       	std	Y+61, r17	; 0x3d
    6078:	2e af       	std	Y+62, r18	; 0x3e
    607a:	3f af       	std	Y+63, r19	; 0x3f
    607c:	65 97       	sbiw	r28, 0x15	; 21
    607e:	c6 01       	movw	r24, r12
    6080:	b5 01       	movw	r22, r10
    6082:	a4 01       	movw	r20, r8
    6084:	93 01       	movw	r18, r6
    6086:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    608a:	7b 01       	movw	r14, r22
    608c:	8c 01       	movw	r16, r24
    608e:	c6 01       	movw	r24, r12
    6090:	b5 01       	movw	r22, r10
    6092:	a4 01       	movw	r20, r8
    6094:	93 01       	movw	r18, r6
    6096:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    609a:	c9 01       	movw	r24, r18
    609c:	da 01       	movw	r26, r20
    609e:	1c 01       	movw	r2, r24
    60a0:	2d 01       	movw	r4, r26
    60a2:	c2 01       	movw	r24, r4
    60a4:	b1 01       	movw	r22, r2
    60a6:	65 96       	adiw	r28, 0x15	; 21
    60a8:	2c ad       	ldd	r18, Y+60	; 0x3c
    60aa:	3d ad       	ldd	r19, Y+61	; 0x3d
    60ac:	4e ad       	ldd	r20, Y+62	; 0x3e
    60ae:	5f ad       	ldd	r21, Y+63	; 0x3f
    60b0:	65 97       	sbiw	r28, 0x15	; 21
    60b2:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    60b6:	9b 01       	movw	r18, r22
    60b8:	ac 01       	movw	r20, r24
    60ba:	87 01       	movw	r16, r14
    60bc:	ff 24       	eor	r15, r15
    60be:	ee 24       	eor	r14, r14
    60c0:	ad 8c       	ldd	r10, Y+29	; 0x1d
    60c2:	be 8c       	ldd	r11, Y+30	; 0x1e
    60c4:	cf 8c       	ldd	r12, Y+31	; 0x1f
    60c6:	d8 a0       	ldd	r13, Y+32	; 0x20
    60c8:	c6 01       	movw	r24, r12
    60ca:	aa 27       	eor	r26, r26
    60cc:	bb 27       	eor	r27, r27
    60ce:	57 01       	movw	r10, r14
    60d0:	68 01       	movw	r12, r16
    60d2:	a8 2a       	or	r10, r24
    60d4:	b9 2a       	or	r11, r25
    60d6:	ca 2a       	or	r12, r26
    60d8:	db 2a       	or	r13, r27
    60da:	a2 16       	cp	r10, r18
    60dc:	b3 06       	cpc	r11, r19
    60de:	c4 06       	cpc	r12, r20
    60e0:	d5 06       	cpc	r13, r21
    60e2:	00 f5       	brcc	.+64     	; 0x6124 <__udivdi3+0xa2e>
    60e4:	08 94       	sec
    60e6:	21 08       	sbc	r2, r1
    60e8:	31 08       	sbc	r3, r1
    60ea:	41 08       	sbc	r4, r1
    60ec:	51 08       	sbc	r5, r1
    60ee:	ed a0       	ldd	r14, Y+37	; 0x25
    60f0:	fe a0       	ldd	r15, Y+38	; 0x26
    60f2:	0f a1       	ldd	r16, Y+39	; 0x27
    60f4:	18 a5       	ldd	r17, Y+40	; 0x28
    60f6:	ae 0c       	add	r10, r14
    60f8:	bf 1c       	adc	r11, r15
    60fa:	c0 1e       	adc	r12, r16
    60fc:	d1 1e       	adc	r13, r17
    60fe:	ae 14       	cp	r10, r14
    6100:	bf 04       	cpc	r11, r15
    6102:	c0 06       	cpc	r12, r16
    6104:	d1 06       	cpc	r13, r17
    6106:	70 f0       	brcs	.+28     	; 0x6124 <__udivdi3+0xa2e>
    6108:	a2 16       	cp	r10, r18
    610a:	b3 06       	cpc	r11, r19
    610c:	c4 06       	cpc	r12, r20
    610e:	d5 06       	cpc	r13, r21
    6110:	48 f4       	brcc	.+18     	; 0x6124 <__udivdi3+0xa2e>
    6112:	08 94       	sec
    6114:	21 08       	sbc	r2, r1
    6116:	31 08       	sbc	r3, r1
    6118:	41 08       	sbc	r4, r1
    611a:	51 08       	sbc	r5, r1
    611c:	ae 0c       	add	r10, r14
    611e:	bf 1c       	adc	r11, r15
    6120:	c0 1e       	adc	r12, r16
    6122:	d1 1e       	adc	r13, r17
    6124:	a2 1a       	sub	r10, r18
    6126:	b3 0a       	sbc	r11, r19
    6128:	c4 0a       	sbc	r12, r20
    612a:	d5 0a       	sbc	r13, r21
    612c:	c6 01       	movw	r24, r12
    612e:	b5 01       	movw	r22, r10
    6130:	a4 01       	movw	r20, r8
    6132:	93 01       	movw	r18, r6
    6134:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    6138:	7b 01       	movw	r14, r22
    613a:	8c 01       	movw	r16, r24
    613c:	c6 01       	movw	r24, r12
    613e:	b5 01       	movw	r22, r10
    6140:	a4 01       	movw	r20, r8
    6142:	93 01       	movw	r18, r6
    6144:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    6148:	c9 01       	movw	r24, r18
    614a:	da 01       	movw	r26, r20
    614c:	3c 01       	movw	r6, r24
    614e:	4d 01       	movw	r8, r26
    6150:	c4 01       	movw	r24, r8
    6152:	b3 01       	movw	r22, r6
    6154:	65 96       	adiw	r28, 0x15	; 21
    6156:	2c ad       	ldd	r18, Y+60	; 0x3c
    6158:	3d ad       	ldd	r19, Y+61	; 0x3d
    615a:	4e ad       	ldd	r20, Y+62	; 0x3e
    615c:	5f ad       	ldd	r21, Y+63	; 0x3f
    615e:	65 97       	sbiw	r28, 0x15	; 21
    6160:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    6164:	9b 01       	movw	r18, r22
    6166:	ac 01       	movw	r20, r24
    6168:	87 01       	movw	r16, r14
    616a:	ff 24       	eor	r15, r15
    616c:	ee 24       	eor	r14, r14
    616e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6170:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6172:	af 8d       	ldd	r26, Y+31	; 0x1f
    6174:	b8 a1       	ldd	r27, Y+32	; 0x20
    6176:	a0 70       	andi	r26, 0x00	; 0
    6178:	b0 70       	andi	r27, 0x00	; 0
    617a:	57 01       	movw	r10, r14
    617c:	68 01       	movw	r12, r16
    617e:	a8 2a       	or	r10, r24
    6180:	b9 2a       	or	r11, r25
    6182:	ca 2a       	or	r12, r26
    6184:	db 2a       	or	r13, r27
    6186:	a2 16       	cp	r10, r18
    6188:	b3 06       	cpc	r11, r19
    618a:	c4 06       	cpc	r12, r20
    618c:	d5 06       	cpc	r13, r21
    618e:	00 f5       	brcc	.+64     	; 0x61d0 <__udivdi3+0xada>
    6190:	08 94       	sec
    6192:	61 08       	sbc	r6, r1
    6194:	71 08       	sbc	r7, r1
    6196:	81 08       	sbc	r8, r1
    6198:	91 08       	sbc	r9, r1
    619a:	6d a1       	ldd	r22, Y+37	; 0x25
    619c:	7e a1       	ldd	r23, Y+38	; 0x26
    619e:	8f a1       	ldd	r24, Y+39	; 0x27
    61a0:	98 a5       	ldd	r25, Y+40	; 0x28
    61a2:	a6 0e       	add	r10, r22
    61a4:	b7 1e       	adc	r11, r23
    61a6:	c8 1e       	adc	r12, r24
    61a8:	d9 1e       	adc	r13, r25
    61aa:	a6 16       	cp	r10, r22
    61ac:	b7 06       	cpc	r11, r23
    61ae:	c8 06       	cpc	r12, r24
    61b0:	d9 06       	cpc	r13, r25
    61b2:	70 f0       	brcs	.+28     	; 0x61d0 <__udivdi3+0xada>
    61b4:	a2 16       	cp	r10, r18
    61b6:	b3 06       	cpc	r11, r19
    61b8:	c4 06       	cpc	r12, r20
    61ba:	d5 06       	cpc	r13, r21
    61bc:	48 f4       	brcc	.+18     	; 0x61d0 <__udivdi3+0xada>
    61be:	08 94       	sec
    61c0:	61 08       	sbc	r6, r1
    61c2:	71 08       	sbc	r7, r1
    61c4:	81 08       	sbc	r8, r1
    61c6:	91 08       	sbc	r9, r1
    61c8:	a6 0e       	add	r10, r22
    61ca:	b7 1e       	adc	r11, r23
    61cc:	c8 1e       	adc	r12, r24
    61ce:	d9 1e       	adc	r13, r25
    61d0:	d6 01       	movw	r26, r12
    61d2:	c5 01       	movw	r24, r10
    61d4:	82 1b       	sub	r24, r18
    61d6:	93 0b       	sbc	r25, r19
    61d8:	a4 0b       	sbc	r26, r20
    61da:	b5 0b       	sbc	r27, r21
    61dc:	89 8f       	std	Y+25, r24	; 0x19
    61de:	9a 8f       	std	Y+26, r25	; 0x1a
    61e0:	ab 8f       	std	Y+27, r26	; 0x1b
    61e2:	bc 8f       	std	Y+28, r27	; 0x1c
    61e4:	d1 01       	movw	r26, r2
    61e6:	99 27       	eor	r25, r25
    61e8:	88 27       	eor	r24, r24
    61ea:	64 01       	movw	r12, r8
    61ec:	53 01       	movw	r10, r6
    61ee:	a8 2a       	or	r10, r24
    61f0:	b9 2a       	or	r11, r25
    61f2:	ca 2a       	or	r12, r26
    61f4:	db 2a       	or	r13, r27
    61f6:	a9 aa       	std	Y+49, r10	; 0x31
    61f8:	ba aa       	std	Y+50, r11	; 0x32
    61fa:	cb aa       	std	Y+51, r12	; 0x33
    61fc:	dc aa       	std	Y+52, r13	; 0x34
    61fe:	86 01       	movw	r16, r12
    6200:	75 01       	movw	r14, r10
    6202:	2f ef       	ldi	r18, 0xFF	; 255
    6204:	3f ef       	ldi	r19, 0xFF	; 255
    6206:	40 e0       	ldi	r20, 0x00	; 0
    6208:	50 e0       	ldi	r21, 0x00	; 0
    620a:	e2 22       	and	r14, r18
    620c:	f3 22       	and	r15, r19
    620e:	04 23       	and	r16, r20
    6210:	15 23       	and	r17, r21
    6212:	a6 01       	movw	r20, r12
    6214:	66 27       	eor	r22, r22
    6216:	77 27       	eor	r23, r23
    6218:	6d 96       	adiw	r28, 0x1d	; 29
    621a:	4c af       	std	Y+60, r20	; 0x3c
    621c:	5d af       	std	Y+61, r21	; 0x3d
    621e:	6e af       	std	Y+62, r22	; 0x3e
    6220:	7f af       	std	Y+63, r23	; 0x3f
    6222:	6d 97       	sbiw	r28, 0x1d	; 29
    6224:	a9 a0       	ldd	r10, Y+33	; 0x21
    6226:	ba a0       	ldd	r11, Y+34	; 0x22
    6228:	cb a0       	ldd	r12, Y+35	; 0x23
    622a:	dc a0       	ldd	r13, Y+36	; 0x24
    622c:	6f ef       	ldi	r22, 0xFF	; 255
    622e:	7f ef       	ldi	r23, 0xFF	; 255
    6230:	80 e0       	ldi	r24, 0x00	; 0
    6232:	90 e0       	ldi	r25, 0x00	; 0
    6234:	a6 22       	and	r10, r22
    6236:	b7 22       	and	r11, r23
    6238:	c8 22       	and	r12, r24
    623a:	d9 22       	and	r13, r25
    623c:	89 a1       	ldd	r24, Y+33	; 0x21
    623e:	9a a1       	ldd	r25, Y+34	; 0x22
    6240:	ab a1       	ldd	r26, Y+35	; 0x23
    6242:	bc a1       	ldd	r27, Y+36	; 0x24
    6244:	1d 01       	movw	r2, r26
    6246:	44 24       	eor	r4, r4
    6248:	55 24       	eor	r5, r5
    624a:	c8 01       	movw	r24, r16
    624c:	b7 01       	movw	r22, r14
    624e:	a6 01       	movw	r20, r12
    6250:	95 01       	movw	r18, r10
    6252:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    6256:	69 96       	adiw	r28, 0x19	; 25
    6258:	6c af       	std	Y+60, r22	; 0x3c
    625a:	7d af       	std	Y+61, r23	; 0x3d
    625c:	8e af       	std	Y+62, r24	; 0x3e
    625e:	9f af       	std	Y+63, r25	; 0x3f
    6260:	69 97       	sbiw	r28, 0x19	; 25
    6262:	c8 01       	movw	r24, r16
    6264:	b7 01       	movw	r22, r14
    6266:	a2 01       	movw	r20, r4
    6268:	91 01       	movw	r18, r2
    626a:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    626e:	3b 01       	movw	r6, r22
    6270:	4c 01       	movw	r8, r24
    6272:	6d 96       	adiw	r28, 0x1d	; 29
    6274:	6c ad       	ldd	r22, Y+60	; 0x3c
    6276:	7d ad       	ldd	r23, Y+61	; 0x3d
    6278:	8e ad       	ldd	r24, Y+62	; 0x3e
    627a:	9f ad       	ldd	r25, Y+63	; 0x3f
    627c:	6d 97       	sbiw	r28, 0x1d	; 29
    627e:	a6 01       	movw	r20, r12
    6280:	95 01       	movw	r18, r10
    6282:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    6286:	7b 01       	movw	r14, r22
    6288:	8c 01       	movw	r16, r24
    628a:	6d 96       	adiw	r28, 0x1d	; 29
    628c:	6c ad       	ldd	r22, Y+60	; 0x3c
    628e:	7d ad       	ldd	r23, Y+61	; 0x3d
    6290:	8e ad       	ldd	r24, Y+62	; 0x3e
    6292:	9f ad       	ldd	r25, Y+63	; 0x3f
    6294:	6d 97       	sbiw	r28, 0x1d	; 29
    6296:	a2 01       	movw	r20, r4
    6298:	91 01       	movw	r18, r2
    629a:	0e 94 f0 31 	call	0x63e0	; 0x63e0 <__mulsi3>
    629e:	5b 01       	movw	r10, r22
    62a0:	6c 01       	movw	r12, r24
    62a2:	a8 01       	movw	r20, r16
    62a4:	97 01       	movw	r18, r14
    62a6:	26 0d       	add	r18, r6
    62a8:	37 1d       	adc	r19, r7
    62aa:	48 1d       	adc	r20, r8
    62ac:	59 1d       	adc	r21, r9
    62ae:	69 96       	adiw	r28, 0x19	; 25
    62b0:	6c ac       	ldd	r6, Y+60	; 0x3c
    62b2:	7d ac       	ldd	r7, Y+61	; 0x3d
    62b4:	8e ac       	ldd	r8, Y+62	; 0x3e
    62b6:	9f ac       	ldd	r9, Y+63	; 0x3f
    62b8:	69 97       	sbiw	r28, 0x19	; 25
    62ba:	c4 01       	movw	r24, r8
    62bc:	aa 27       	eor	r26, r26
    62be:	bb 27       	eor	r27, r27
    62c0:	28 0f       	add	r18, r24
    62c2:	39 1f       	adc	r19, r25
    62c4:	4a 1f       	adc	r20, r26
    62c6:	5b 1f       	adc	r21, r27
    62c8:	2e 15       	cp	r18, r14
    62ca:	3f 05       	cpc	r19, r15
    62cc:	40 07       	cpc	r20, r16
    62ce:	51 07       	cpc	r21, r17
    62d0:	48 f4       	brcc	.+18     	; 0x62e4 <__udivdi3+0xbee>
    62d2:	e1 2c       	mov	r14, r1
    62d4:	f1 2c       	mov	r15, r1
    62d6:	61 e0       	ldi	r22, 0x01	; 1
    62d8:	06 2f       	mov	r16, r22
    62da:	11 2d       	mov	r17, r1
    62dc:	ae 0c       	add	r10, r14
    62de:	bf 1c       	adc	r11, r15
    62e0:	c0 1e       	adc	r12, r16
    62e2:	d1 1e       	adc	r13, r17
    62e4:	ca 01       	movw	r24, r20
    62e6:	aa 27       	eor	r26, r26
    62e8:	bb 27       	eor	r27, r27
    62ea:	bc 01       	movw	r22, r24
    62ec:	cd 01       	movw	r24, r26
    62ee:	6a 0d       	add	r22, r10
    62f0:	7b 1d       	adc	r23, r11
    62f2:	8c 1d       	adc	r24, r12
    62f4:	9d 1d       	adc	r25, r13
    62f6:	69 8c       	ldd	r6, Y+25	; 0x19
    62f8:	7a 8c       	ldd	r7, Y+26	; 0x1a
    62fa:	8b 8c       	ldd	r8, Y+27	; 0x1b
    62fc:	9c 8c       	ldd	r9, Y+28	; 0x1c
    62fe:	66 16       	cp	r6, r22
    6300:	77 06       	cpc	r7, r23
    6302:	88 06       	cpc	r8, r24
    6304:	99 06       	cpc	r9, r25
    6306:	40 f1       	brcs	.+80     	; 0x6358 <__udivdi3+0xc62>
    6308:	66 15       	cp	r22, r6
    630a:	77 05       	cpc	r23, r7
    630c:	88 05       	cpc	r24, r8
    630e:	99 05       	cpc	r25, r9
    6310:	09 f0       	breq	.+2      	; 0x6314 <__udivdi3+0xc1e>
    6312:	43 c0       	rjmp	.+134    	; 0x639a <__udivdi3+0xca4>
    6314:	d9 01       	movw	r26, r18
    6316:	99 27       	eor	r25, r25
    6318:	88 27       	eor	r24, r24
    631a:	69 96       	adiw	r28, 0x19	; 25
    631c:	2c ad       	ldd	r18, Y+60	; 0x3c
    631e:	3d ad       	ldd	r19, Y+61	; 0x3d
    6320:	4e ad       	ldd	r20, Y+62	; 0x3e
    6322:	5f ad       	ldd	r21, Y+63	; 0x3f
    6324:	69 97       	sbiw	r28, 0x19	; 25
    6326:	40 70       	andi	r20, 0x00	; 0
    6328:	50 70       	andi	r21, 0x00	; 0
    632a:	82 0f       	add	r24, r18
    632c:	93 1f       	adc	r25, r19
    632e:	a4 1f       	adc	r26, r20
    6330:	b5 1f       	adc	r27, r21
    6332:	2d a5       	ldd	r18, Y+45	; 0x2d
    6334:	3e a5       	ldd	r19, Y+46	; 0x2e
    6336:	4f a5       	ldd	r20, Y+47	; 0x2f
    6338:	58 a9       	ldd	r21, Y+48	; 0x30
    633a:	6e 96       	adiw	r28, 0x1e	; 30
    633c:	0f ac       	ldd	r0, Y+63	; 0x3f
    633e:	6e 97       	sbiw	r28, 0x1e	; 30
    6340:	04 c0       	rjmp	.+8      	; 0x634a <__udivdi3+0xc54>
    6342:	22 0f       	add	r18, r18
    6344:	33 1f       	adc	r19, r19
    6346:	44 1f       	adc	r20, r20
    6348:	55 1f       	adc	r21, r21
    634a:	0a 94       	dec	r0
    634c:	d2 f7       	brpl	.-12     	; 0x6342 <__udivdi3+0xc4c>
    634e:	28 17       	cp	r18, r24
    6350:	39 07       	cpc	r19, r25
    6352:	4a 07       	cpc	r20, r26
    6354:	5b 07       	cpc	r21, r27
    6356:	08 f5       	brcc	.+66     	; 0x639a <__udivdi3+0xca4>
    6358:	09 a9       	ldd	r16, Y+49	; 0x31
    635a:	1a a9       	ldd	r17, Y+50	; 0x32
    635c:	2b a9       	ldd	r18, Y+51	; 0x33
    635e:	3c a9       	ldd	r19, Y+52	; 0x34
    6360:	01 50       	subi	r16, 0x01	; 1
    6362:	10 40       	sbci	r17, 0x00	; 0
    6364:	20 40       	sbci	r18, 0x00	; 0
    6366:	30 40       	sbci	r19, 0x00	; 0
    6368:	09 ab       	std	Y+49, r16	; 0x31
    636a:	1a ab       	std	Y+50, r17	; 0x32
    636c:	2b ab       	std	Y+51, r18	; 0x33
    636e:	3c ab       	std	Y+52, r19	; 0x34
    6370:	14 c0       	rjmp	.+40     	; 0x639a <__udivdi3+0xca4>
    6372:	66 24       	eor	r6, r6
    6374:	77 24       	eor	r7, r7
    6376:	43 01       	movw	r8, r6
    6378:	21 e0       	ldi	r18, 0x01	; 1
    637a:	30 e0       	ldi	r19, 0x00	; 0
    637c:	40 e0       	ldi	r20, 0x00	; 0
    637e:	50 e0       	ldi	r21, 0x00	; 0
    6380:	29 ab       	std	Y+49, r18	; 0x31
    6382:	3a ab       	std	Y+50, r19	; 0x32
    6384:	4b ab       	std	Y+51, r20	; 0x33
    6386:	5c ab       	std	Y+52, r21	; 0x34
    6388:	0b c0       	rjmp	.+22     	; 0x63a0 <__udivdi3+0xcaa>
    638a:	66 24       	eor	r6, r6
    638c:	77 24       	eor	r7, r7
    638e:	43 01       	movw	r8, r6
    6390:	19 aa       	std	Y+49, r1	; 0x31
    6392:	1a aa       	std	Y+50, r1	; 0x32
    6394:	1b aa       	std	Y+51, r1	; 0x33
    6396:	1c aa       	std	Y+52, r1	; 0x34
    6398:	03 c0       	rjmp	.+6      	; 0x63a0 <__udivdi3+0xcaa>
    639a:	66 24       	eor	r6, r6
    639c:	77 24       	eor	r7, r7
    639e:	43 01       	movw	r8, r6
    63a0:	fe 01       	movw	r30, r28
    63a2:	71 96       	adiw	r30, 0x11	; 17
    63a4:	88 e0       	ldi	r24, 0x08	; 8
    63a6:	df 01       	movw	r26, r30
    63a8:	1d 92       	st	X+, r1
    63aa:	8a 95       	dec	r24
    63ac:	e9 f7       	brne	.-6      	; 0x63a8 <__udivdi3+0xcb2>
    63ae:	a9 a8       	ldd	r10, Y+49	; 0x31
    63b0:	ba a8       	ldd	r11, Y+50	; 0x32
    63b2:	cb a8       	ldd	r12, Y+51	; 0x33
    63b4:	dc a8       	ldd	r13, Y+52	; 0x34
    63b6:	a9 8a       	std	Y+17, r10	; 0x11
    63b8:	ba 8a       	std	Y+18, r11	; 0x12
    63ba:	cb 8a       	std	Y+19, r12	; 0x13
    63bc:	dc 8a       	std	Y+20, r13	; 0x14
    63be:	6d 8a       	std	Y+21, r6	; 0x15
    63c0:	7e 8a       	std	Y+22, r7	; 0x16
    63c2:	8f 8a       	std	Y+23, r8	; 0x17
    63c4:	98 8e       	std	Y+24, r9	; 0x18
    63c6:	29 a9       	ldd	r18, Y+49	; 0x31
    63c8:	3a 89       	ldd	r19, Y+18	; 0x12
    63ca:	4b 89       	ldd	r20, Y+19	; 0x13
    63cc:	5c 89       	ldd	r21, Y+20	; 0x14
    63ce:	66 2d       	mov	r22, r6
    63d0:	7e 89       	ldd	r23, Y+22	; 0x16
    63d2:	8f 89       	ldd	r24, Y+23	; 0x17
    63d4:	98 8d       	ldd	r25, Y+24	; 0x18
    63d6:	c2 5a       	subi	r28, 0xA2	; 162
    63d8:	df 4f       	sbci	r29, 0xFF	; 255
    63da:	e2 e1       	ldi	r30, 0x12	; 18
    63dc:	0c 94 9b 32 	jmp	0x6536	; 0x6536 <__epilogue_restores__>

000063e0 <__mulsi3>:
    63e0:	62 9f       	mul	r22, r18
    63e2:	d0 01       	movw	r26, r0
    63e4:	73 9f       	mul	r23, r19
    63e6:	f0 01       	movw	r30, r0
    63e8:	82 9f       	mul	r24, r18
    63ea:	e0 0d       	add	r30, r0
    63ec:	f1 1d       	adc	r31, r1
    63ee:	64 9f       	mul	r22, r20
    63f0:	e0 0d       	add	r30, r0
    63f2:	f1 1d       	adc	r31, r1
    63f4:	92 9f       	mul	r25, r18
    63f6:	f0 0d       	add	r31, r0
    63f8:	83 9f       	mul	r24, r19
    63fa:	f0 0d       	add	r31, r0
    63fc:	74 9f       	mul	r23, r20
    63fe:	f0 0d       	add	r31, r0
    6400:	65 9f       	mul	r22, r21
    6402:	f0 0d       	add	r31, r0
    6404:	99 27       	eor	r25, r25
    6406:	72 9f       	mul	r23, r18
    6408:	b0 0d       	add	r27, r0
    640a:	e1 1d       	adc	r30, r1
    640c:	f9 1f       	adc	r31, r25
    640e:	63 9f       	mul	r22, r19
    6410:	b0 0d       	add	r27, r0
    6412:	e1 1d       	adc	r30, r1
    6414:	f9 1f       	adc	r31, r25
    6416:	bd 01       	movw	r22, r26
    6418:	cf 01       	movw	r24, r30
    641a:	11 24       	eor	r1, r1
    641c:	08 95       	ret

0000641e <__udivmodqi4>:
    641e:	99 1b       	sub	r25, r25
    6420:	79 e0       	ldi	r23, 0x09	; 9
    6422:	04 c0       	rjmp	.+8      	; 0x642c <__udivmodqi4_ep>

00006424 <__udivmodqi4_loop>:
    6424:	99 1f       	adc	r25, r25
    6426:	96 17       	cp	r25, r22
    6428:	08 f0       	brcs	.+2      	; 0x642c <__udivmodqi4_ep>
    642a:	96 1b       	sub	r25, r22

0000642c <__udivmodqi4_ep>:
    642c:	88 1f       	adc	r24, r24
    642e:	7a 95       	dec	r23
    6430:	c9 f7       	brne	.-14     	; 0x6424 <__udivmodqi4_loop>
    6432:	80 95       	com	r24
    6434:	08 95       	ret

00006436 <__udivmodhi4>:
    6436:	aa 1b       	sub	r26, r26
    6438:	bb 1b       	sub	r27, r27
    643a:	51 e1       	ldi	r21, 0x11	; 17
    643c:	07 c0       	rjmp	.+14     	; 0x644c <__udivmodhi4_ep>

0000643e <__udivmodhi4_loop>:
    643e:	aa 1f       	adc	r26, r26
    6440:	bb 1f       	adc	r27, r27
    6442:	a6 17       	cp	r26, r22
    6444:	b7 07       	cpc	r27, r23
    6446:	10 f0       	brcs	.+4      	; 0x644c <__udivmodhi4_ep>
    6448:	a6 1b       	sub	r26, r22
    644a:	b7 0b       	sbc	r27, r23

0000644c <__udivmodhi4_ep>:
    644c:	88 1f       	adc	r24, r24
    644e:	99 1f       	adc	r25, r25
    6450:	5a 95       	dec	r21
    6452:	a9 f7       	brne	.-22     	; 0x643e <__udivmodhi4_loop>
    6454:	80 95       	com	r24
    6456:	90 95       	com	r25
    6458:	bc 01       	movw	r22, r24
    645a:	cd 01       	movw	r24, r26
    645c:	08 95       	ret

0000645e <__divmodhi4>:
    645e:	97 fb       	bst	r25, 7
    6460:	09 2e       	mov	r0, r25
    6462:	07 26       	eor	r0, r23
    6464:	0a d0       	rcall	.+20     	; 0x647a <__divmodhi4_neg1>
    6466:	77 fd       	sbrc	r23, 7
    6468:	04 d0       	rcall	.+8      	; 0x6472 <__divmodhi4_neg2>
    646a:	e5 df       	rcall	.-54     	; 0x6436 <__udivmodhi4>
    646c:	06 d0       	rcall	.+12     	; 0x647a <__divmodhi4_neg1>
    646e:	00 20       	and	r0, r0
    6470:	1a f4       	brpl	.+6      	; 0x6478 <__divmodhi4_exit>

00006472 <__divmodhi4_neg2>:
    6472:	70 95       	com	r23
    6474:	61 95       	neg	r22
    6476:	7f 4f       	sbci	r23, 0xFF	; 255

00006478 <__divmodhi4_exit>:
    6478:	08 95       	ret

0000647a <__divmodhi4_neg1>:
    647a:	f6 f7       	brtc	.-4      	; 0x6478 <__divmodhi4_exit>
    647c:	90 95       	com	r25
    647e:	81 95       	neg	r24
    6480:	9f 4f       	sbci	r25, 0xFF	; 255
    6482:	08 95       	ret

00006484 <__udivmodsi4>:
    6484:	a1 e2       	ldi	r26, 0x21	; 33
    6486:	1a 2e       	mov	r1, r26
    6488:	aa 1b       	sub	r26, r26
    648a:	bb 1b       	sub	r27, r27
    648c:	fd 01       	movw	r30, r26
    648e:	0d c0       	rjmp	.+26     	; 0x64aa <__udivmodsi4_ep>

00006490 <__udivmodsi4_loop>:
    6490:	aa 1f       	adc	r26, r26
    6492:	bb 1f       	adc	r27, r27
    6494:	ee 1f       	adc	r30, r30
    6496:	ff 1f       	adc	r31, r31
    6498:	a2 17       	cp	r26, r18
    649a:	b3 07       	cpc	r27, r19
    649c:	e4 07       	cpc	r30, r20
    649e:	f5 07       	cpc	r31, r21
    64a0:	20 f0       	brcs	.+8      	; 0x64aa <__udivmodsi4_ep>
    64a2:	a2 1b       	sub	r26, r18
    64a4:	b3 0b       	sbc	r27, r19
    64a6:	e4 0b       	sbc	r30, r20
    64a8:	f5 0b       	sbc	r31, r21

000064aa <__udivmodsi4_ep>:
    64aa:	66 1f       	adc	r22, r22
    64ac:	77 1f       	adc	r23, r23
    64ae:	88 1f       	adc	r24, r24
    64b0:	99 1f       	adc	r25, r25
    64b2:	1a 94       	dec	r1
    64b4:	69 f7       	brne	.-38     	; 0x6490 <__udivmodsi4_loop>
    64b6:	60 95       	com	r22
    64b8:	70 95       	com	r23
    64ba:	80 95       	com	r24
    64bc:	90 95       	com	r25
    64be:	9b 01       	movw	r18, r22
    64c0:	ac 01       	movw	r20, r24
    64c2:	bd 01       	movw	r22, r26
    64c4:	cf 01       	movw	r24, r30
    64c6:	08 95       	ret

000064c8 <__divmodsi4>:
    64c8:	97 fb       	bst	r25, 7
    64ca:	09 2e       	mov	r0, r25
    64cc:	05 26       	eor	r0, r21
    64ce:	0e d0       	rcall	.+28     	; 0x64ec <__divmodsi4_neg1>
    64d0:	57 fd       	sbrc	r21, 7
    64d2:	04 d0       	rcall	.+8      	; 0x64dc <__divmodsi4_neg2>
    64d4:	d7 df       	rcall	.-82     	; 0x6484 <__udivmodsi4>
    64d6:	0a d0       	rcall	.+20     	; 0x64ec <__divmodsi4_neg1>
    64d8:	00 1c       	adc	r0, r0
    64da:	38 f4       	brcc	.+14     	; 0x64ea <__divmodsi4_exit>

000064dc <__divmodsi4_neg2>:
    64dc:	50 95       	com	r21
    64de:	40 95       	com	r20
    64e0:	30 95       	com	r19
    64e2:	21 95       	neg	r18
    64e4:	3f 4f       	sbci	r19, 0xFF	; 255
    64e6:	4f 4f       	sbci	r20, 0xFF	; 255
    64e8:	5f 4f       	sbci	r21, 0xFF	; 255

000064ea <__divmodsi4_exit>:
    64ea:	08 95       	ret

000064ec <__divmodsi4_neg1>:
    64ec:	f6 f7       	brtc	.-4      	; 0x64ea <__divmodsi4_exit>
    64ee:	90 95       	com	r25
    64f0:	80 95       	com	r24
    64f2:	70 95       	com	r23
    64f4:	61 95       	neg	r22
    64f6:	7f 4f       	sbci	r23, 0xFF	; 255
    64f8:	8f 4f       	sbci	r24, 0xFF	; 255
    64fa:	9f 4f       	sbci	r25, 0xFF	; 255
    64fc:	08 95       	ret

000064fe <__prologue_saves__>:
    64fe:	2f 92       	push	r2
    6500:	3f 92       	push	r3
    6502:	4f 92       	push	r4
    6504:	5f 92       	push	r5
    6506:	6f 92       	push	r6
    6508:	7f 92       	push	r7
    650a:	8f 92       	push	r8
    650c:	9f 92       	push	r9
    650e:	af 92       	push	r10
    6510:	bf 92       	push	r11
    6512:	cf 92       	push	r12
    6514:	df 92       	push	r13
    6516:	ef 92       	push	r14
    6518:	ff 92       	push	r15
    651a:	0f 93       	push	r16
    651c:	1f 93       	push	r17
    651e:	cf 93       	push	r28
    6520:	df 93       	push	r29
    6522:	cd b7       	in	r28, 0x3d	; 61
    6524:	de b7       	in	r29, 0x3e	; 62
    6526:	ca 1b       	sub	r28, r26
    6528:	db 0b       	sbc	r29, r27
    652a:	0f b6       	in	r0, 0x3f	; 63
    652c:	f8 94       	cli
    652e:	de bf       	out	0x3e, r29	; 62
    6530:	0f be       	out	0x3f, r0	; 63
    6532:	cd bf       	out	0x3d, r28	; 61
    6534:	09 94       	ijmp

00006536 <__epilogue_restores__>:
    6536:	2a 88       	ldd	r2, Y+18	; 0x12
    6538:	39 88       	ldd	r3, Y+17	; 0x11
    653a:	48 88       	ldd	r4, Y+16	; 0x10
    653c:	5f 84       	ldd	r5, Y+15	; 0x0f
    653e:	6e 84       	ldd	r6, Y+14	; 0x0e
    6540:	7d 84       	ldd	r7, Y+13	; 0x0d
    6542:	8c 84       	ldd	r8, Y+12	; 0x0c
    6544:	9b 84       	ldd	r9, Y+11	; 0x0b
    6546:	aa 84       	ldd	r10, Y+10	; 0x0a
    6548:	b9 84       	ldd	r11, Y+9	; 0x09
    654a:	c8 84       	ldd	r12, Y+8	; 0x08
    654c:	df 80       	ldd	r13, Y+7	; 0x07
    654e:	ee 80       	ldd	r14, Y+6	; 0x06
    6550:	fd 80       	ldd	r15, Y+5	; 0x05
    6552:	0c 81       	ldd	r16, Y+4	; 0x04
    6554:	1b 81       	ldd	r17, Y+3	; 0x03
    6556:	aa 81       	ldd	r26, Y+2	; 0x02
    6558:	b9 81       	ldd	r27, Y+1	; 0x01
    655a:	ce 0f       	add	r28, r30
    655c:	d1 1d       	adc	r29, r1
    655e:	0f b6       	in	r0, 0x3f	; 63
    6560:	f8 94       	cli
    6562:	de bf       	out	0x3e, r29	; 62
    6564:	0f be       	out	0x3f, r0	; 63
    6566:	cd bf       	out	0x3d, r28	; 61
    6568:	ed 01       	movw	r28, r26
    656a:	08 95       	ret

0000656c <itoa>:
    656c:	fb 01       	movw	r30, r22
    656e:	9f 01       	movw	r18, r30
    6570:	e8 94       	clt
    6572:	42 30       	cpi	r20, 0x02	; 2
    6574:	c4 f0       	brlt	.+48     	; 0x65a6 <itoa+0x3a>
    6576:	45 32       	cpi	r20, 0x25	; 37
    6578:	b4 f4       	brge	.+44     	; 0x65a6 <itoa+0x3a>
    657a:	4a 30       	cpi	r20, 0x0A	; 10
    657c:	29 f4       	brne	.+10     	; 0x6588 <itoa+0x1c>
    657e:	97 fb       	bst	r25, 7
    6580:	1e f4       	brtc	.+6      	; 0x6588 <itoa+0x1c>
    6582:	90 95       	com	r25
    6584:	81 95       	neg	r24
    6586:	9f 4f       	sbci	r25, 0xFF	; 255
    6588:	64 2f       	mov	r22, r20
    658a:	77 27       	eor	r23, r23
    658c:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    6590:	80 5d       	subi	r24, 0xD0	; 208
    6592:	8a 33       	cpi	r24, 0x3A	; 58
    6594:	0c f0       	brlt	.+2      	; 0x6598 <itoa+0x2c>
    6596:	89 5d       	subi	r24, 0xD9	; 217
    6598:	81 93       	st	Z+, r24
    659a:	cb 01       	movw	r24, r22
    659c:	00 97       	sbiw	r24, 0x00	; 0
    659e:	a1 f7       	brne	.-24     	; 0x6588 <itoa+0x1c>
    65a0:	16 f4       	brtc	.+4      	; 0x65a6 <itoa+0x3a>
    65a2:	5d e2       	ldi	r21, 0x2D	; 45
    65a4:	51 93       	st	Z+, r21
    65a6:	10 82       	st	Z, r1
    65a8:	c9 01       	movw	r24, r18
    65aa:	0c 94 33 33 	jmp	0x6666	; 0x6666 <strrev>

000065ae <ultoa>:
    65ae:	fa 01       	movw	r30, r20
    65b0:	cf 93       	push	r28
    65b2:	ff 93       	push	r31
    65b4:	ef 93       	push	r30
    65b6:	22 30       	cpi	r18, 0x02	; 2
    65b8:	cc f0       	brlt	.+50     	; 0x65ec <ultoa+0x3e>
    65ba:	25 32       	cpi	r18, 0x25	; 37
    65bc:	bc f4       	brge	.+46     	; 0x65ec <ultoa+0x3e>
    65be:	c2 2f       	mov	r28, r18
    65c0:	2c 2f       	mov	r18, r28
    65c2:	33 27       	eor	r19, r19
    65c4:	44 27       	eor	r20, r20
    65c6:	55 27       	eor	r21, r21
    65c8:	ff 93       	push	r31
    65ca:	ef 93       	push	r30
    65cc:	0e 94 42 32 	call	0x6484	; 0x6484 <__udivmodsi4>
    65d0:	ef 91       	pop	r30
    65d2:	ff 91       	pop	r31
    65d4:	60 5d       	subi	r22, 0xD0	; 208
    65d6:	6a 33       	cpi	r22, 0x3A	; 58
    65d8:	0c f0       	brlt	.+2      	; 0x65dc <ultoa+0x2e>
    65da:	69 5d       	subi	r22, 0xD9	; 217
    65dc:	61 93       	st	Z+, r22
    65de:	b9 01       	movw	r22, r18
    65e0:	ca 01       	movw	r24, r20
    65e2:	60 50       	subi	r22, 0x00	; 0
    65e4:	70 40       	sbci	r23, 0x00	; 0
    65e6:	80 40       	sbci	r24, 0x00	; 0
    65e8:	90 40       	sbci	r25, 0x00	; 0
    65ea:	51 f7       	brne	.-44     	; 0x65c0 <ultoa+0x12>
    65ec:	10 82       	st	Z, r1
    65ee:	8f 91       	pop	r24
    65f0:	9f 91       	pop	r25
    65f2:	cf 91       	pop	r28
    65f4:	0c 94 33 33 	jmp	0x6666	; 0x6666 <strrev>

000065f8 <utoa>:
    65f8:	fb 01       	movw	r30, r22
    65fa:	9f 01       	movw	r18, r30
    65fc:	42 30       	cpi	r20, 0x02	; 2
    65fe:	74 f0       	brlt	.+28     	; 0x661c <utoa+0x24>
    6600:	45 32       	cpi	r20, 0x25	; 37
    6602:	64 f4       	brge	.+24     	; 0x661c <utoa+0x24>
    6604:	64 2f       	mov	r22, r20
    6606:	77 27       	eor	r23, r23
    6608:	0e 94 1b 32 	call	0x6436	; 0x6436 <__udivmodhi4>
    660c:	80 5d       	subi	r24, 0xD0	; 208
    660e:	8a 33       	cpi	r24, 0x3A	; 58
    6610:	0c f0       	brlt	.+2      	; 0x6614 <utoa+0x1c>
    6612:	89 5d       	subi	r24, 0xD9	; 217
    6614:	81 93       	st	Z+, r24
    6616:	cb 01       	movw	r24, r22
    6618:	00 97       	sbiw	r24, 0x00	; 0
    661a:	a1 f7       	brne	.-24     	; 0x6604 <utoa+0xc>
    661c:	10 82       	st	Z, r1
    661e:	c9 01       	movw	r24, r18
    6620:	0c 94 33 33 	jmp	0x6666	; 0x6666 <strrev>

00006624 <__eerd_byte_m328p>:
    6624:	f9 99       	sbic	0x1f, 1	; 31
    6626:	fe cf       	rjmp	.-4      	; 0x6624 <__eerd_byte_m328p>
    6628:	92 bd       	out	0x22, r25	; 34
    662a:	81 bd       	out	0x21, r24	; 33
    662c:	f8 9a       	sbi	0x1f, 0	; 31
    662e:	99 27       	eor	r25, r25
    6630:	80 b5       	in	r24, 0x20	; 32
    6632:	08 95       	ret

00006634 <__eerd_word_m328p>:
    6634:	a8 e1       	ldi	r26, 0x18	; 24
    6636:	b0 e0       	ldi	r27, 0x00	; 0
    6638:	42 e0       	ldi	r20, 0x02	; 2
    663a:	50 e0       	ldi	r21, 0x00	; 0
    663c:	0c 94 45 33 	jmp	0x668a	; 0x668a <__eerd_blraw_m328p>

00006640 <__eewr_byte_m328p>:
    6640:	26 2f       	mov	r18, r22

00006642 <__eewr_r18_m328p>:
    6642:	f9 99       	sbic	0x1f, 1	; 31
    6644:	fe cf       	rjmp	.-4      	; 0x6642 <__eewr_r18_m328p>
    6646:	1f ba       	out	0x1f, r1	; 31
    6648:	92 bd       	out	0x22, r25	; 34
    664a:	81 bd       	out	0x21, r24	; 33
    664c:	20 bd       	out	0x20, r18	; 32
    664e:	0f b6       	in	r0, 0x3f	; 63
    6650:	f8 94       	cli
    6652:	fa 9a       	sbi	0x1f, 2	; 31
    6654:	f9 9a       	sbi	0x1f, 1	; 31
    6656:	0f be       	out	0x3f, r0	; 63
    6658:	01 96       	adiw	r24, 0x01	; 1
    665a:	08 95       	ret

0000665c <__eewr_word_m328p>:
    665c:	0e 94 20 33 	call	0x6640	; 0x6640 <__eewr_byte_m328p>
    6660:	27 2f       	mov	r18, r23
    6662:	0c 94 21 33 	jmp	0x6642	; 0x6642 <__eewr_r18_m328p>

00006666 <strrev>:
    6666:	dc 01       	movw	r26, r24
    6668:	fc 01       	movw	r30, r24
    666a:	67 2f       	mov	r22, r23
    666c:	71 91       	ld	r23, Z+
    666e:	77 23       	and	r23, r23
    6670:	e1 f7       	brne	.-8      	; 0x666a <strrev+0x4>
    6672:	32 97       	sbiw	r30, 0x02	; 2
    6674:	04 c0       	rjmp	.+8      	; 0x667e <strrev+0x18>
    6676:	7c 91       	ld	r23, X
    6678:	6d 93       	st	X+, r22
    667a:	70 83       	st	Z, r23
    667c:	62 91       	ld	r22, -Z
    667e:	ae 17       	cp	r26, r30
    6680:	bf 07       	cpc	r27, r31
    6682:	c8 f3       	brcs	.-14     	; 0x6676 <strrev+0x10>
    6684:	08 95       	ret

00006686 <__eerd_block_m328p>:
    6686:	dc 01       	movw	r26, r24
    6688:	cb 01       	movw	r24, r22

0000668a <__eerd_blraw_m328p>:
    668a:	fc 01       	movw	r30, r24
    668c:	f9 99       	sbic	0x1f, 1	; 31
    668e:	fe cf       	rjmp	.-4      	; 0x668c <__eerd_blraw_m328p+0x2>
    6690:	06 c0       	rjmp	.+12     	; 0x669e <__eerd_blraw_m328p+0x14>
    6692:	f2 bd       	out	0x22, r31	; 34
    6694:	e1 bd       	out	0x21, r30	; 33
    6696:	f8 9a       	sbi	0x1f, 0	; 31
    6698:	31 96       	adiw	r30, 0x01	; 1
    669a:	00 b4       	in	r0, 0x20	; 32
    669c:	0d 92       	st	X+, r0
    669e:	41 50       	subi	r20, 0x01	; 1
    66a0:	50 40       	sbci	r21, 0x00	; 0
    66a2:	b8 f7       	brcc	.-18     	; 0x6692 <__eerd_blraw_m328p+0x8>
    66a4:	08 95       	ret

000066a6 <_exit>:
    66a6:	f8 94       	cli

000066a8 <__stop_program>:
    66a8:	ff cf       	rjmp	.-2      	; 0x66a8 <__stop_program>
