

================================================================
== Vivado HLS Report for 'hls_xfft2real'
================================================================
* Date:           Wed Mar 30 12:58:58 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |     1037|     1038| 4.148 us | 4.152 us |  526|  526| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Loop_realfft_be_desc_U0  |Loop_realfft_be_desc  |      525|      525| 2.100 us | 2.100 us |  525|  525|   none  |
        |Loop_realfft_be_buff_U0  |Loop_realfft_be_buff  |      511|      512| 2.044 us | 2.048 us |  511|  512|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     22|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      4|    1621|   1044|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      4|    1625|   1102|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      1|       1|      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  | LUT | URAM|
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |Loop_realfft_be_buff_U0  |Loop_realfft_be_buff  |        0|      0|    12|   74|    0|
    |Loop_realfft_be_desc_U0  |Loop_realfft_be_desc  |        2|      4|  1609|  970|    0|
    +-------------------------+----------------------+---------+-------+------+-----+-----+
    |Total                    |                      |        2|      4|  1621| 1044|    0|
    +-------------------------+----------------------+---------+-------+------+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |descramble_buf_0_M_U    |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_1_M_U    |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_0_M_1_U  |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    |descramble_buf_1_M_1_U  |hls_xfft2real_desg8j  |        1|  0|   0|    0|   256|   16|     2|         8192|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|  1024|   64|     8|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_realfft_be_buff_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |Loop_realfft_be_desc_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_0_M_1        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M          |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_descramble_buf_1_M_1        |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_0_M_1  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M    |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_descramble_buf_1_M_1  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                       |          |      0|  0|  22|          11|          11|
    +--------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_descramble_buf_0_M    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_0_M_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_descramble_buf_1_M_1  |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  36|          8|    4|          8|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_descramble_buf_0_M    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_0_M_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_descramble_buf_1_M_1  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  4|   0|    4|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_rst_n       |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_start       |  in |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_done        | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_ready       | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|ap_idle        | out |    1| ap_ctrl_hs | hls_xfft2real | return value |
|din_TDATA      |  in |   32|    axis    |   din_V_data  |    pointer   |
|din_TLAST      |  in |    1|    axis    |  din_V_last_V |    pointer   |
|din_TVALID     |  in |    1|    axis    |  din_V_last_V |    pointer   |
|din_TREADY     | out |    1|    axis    |  din_V_last_V |    pointer   |
|dout_V_TDATA   | out |   32|    axis    |     dout_V    |    pointer   |
|dout_V_TVALID  | out |    1|    axis    |     dout_V    |    pointer   |
|dout_V_TREADY  |  in |    1|    axis    |     dout_V    |    pointer   |
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%descramble_buf_0_M = alloca [256 x i16], align 2"   --->   Operation 7 'alloca' 'descramble_buf_0_M' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%descramble_buf_1_M = alloca [256 x i16], align 2"   --->   Operation 8 'alloca' 'descramble_buf_1_M' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%descramble_buf_0_M_1 = alloca [256 x i16], align 2"   --->   Operation 9 'alloca' 'descramble_buf_0_M_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (3.25ns)   --->   "%descramble_buf_1_M_1 = alloca [256 x i16], align 2"   --->   Operation 10 'alloca' 'descramble_buf_1_M_1' <Predicate = true> <Delay = 3.25>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_buff([256 x i16]* %descramble_buf_0_M_1, [256 x i16]* %descramble_buf_1_M_1, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_1_M)"   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_buff([256 x i16]* %descramble_buf_0_M_1, [256 x i16]* %descramble_buf_1_M_1, i32* %din_V_data, i1* %din_V_last_V, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_1_M)"   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_desc(i32* %dout_V, [256 x i16]* %descramble_buf_0_M_1, [256 x i16]* %descramble_buf_1_M_1, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_1_M)"   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [1/2] (0.00ns)   --->   "call fastcc void @Loop_realfft_be_desc(i32* %dout_V, [256 x i16]* %descramble_buf_0_M_1, [256 x i16]* %descramble_buf_1_M_1, [256 x i16]* %descramble_buf_0_M, [256 x i16]* %descramble_buf_1_M)"   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [xfft2real.cpp:57]   --->   Operation 15 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dout_V), !map !132"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %din_V_data), !map !141"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %din_V_last_V), !map !148"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @hls_xfft2real_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [xfft2real.cpp:54]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %din_V_data, i1* %din_V_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [xfft2real.cpp:55]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [xfft2real.cpp:61]   --->   Operation 22 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ din_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ din_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ twid_rom_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ twid_rom_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
descramble_buf_0_M        (alloca              ) [ 0011110]
descramble_buf_1_M        (alloca              ) [ 0011110]
descramble_buf_0_M_1      (alloca              ) [ 0011110]
descramble_buf_1_M_1      (alloca              ) [ 0011110]
call_ln0                  (call                ) [ 0000000]
call_ln0                  (call                ) [ 0000000]
specdataflowpipeline_ln57 (specdataflowpipeline) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000]
spectopmodule_ln0         (spectopmodule       ) [ 0000000]
specinterface_ln54        (specinterface       ) [ 0000000]
specinterface_ln55        (specinterface       ) [ 0000000]
ret_ln61                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="din_V_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="twid_rom_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twid_rom_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_buff"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_desc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_xfft2real_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="descramble_buf_0_M_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_0_M/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="descramble_buf_1_M_alloca_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_1_M/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="descramble_buf_0_M_1_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_0_M_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="descramble_buf_1_M_1_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="descramble_buf_1_M_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_Loop_realfft_be_desc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="58" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="59" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="60" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="61" dir="0" index="6" bw="16" slack="0"/>
<pin id="62" dir="0" index="7" bw="16" slack="0"/>
<pin id="63" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_Loop_realfft_be_buff_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="72" dir="0" index="3" bw="32" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="76" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="54" pin=6"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="54" pin=7"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="68" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V | {4 5 }
 - Input state : 
	Port: hls_xfft2real : din_V_data | {2 3 }
	Port: hls_xfft2real : din_V_last_V | {2 3 }
	Port: hls_xfft2real : twid_rom_0 | {4 5 }
	Port: hls_xfft2real : twid_rom_1 | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_Loop_realfft_be_desc_fu_54 |    4    |  35.38  |   975   |   765   |
|          | grp_Loop_realfft_be_buff_fu_68 |    0    |    0    |    19   |    28   |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    4    |  35.38  |   994   |   793   |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
| descramble_buf_0_M |    1   |    0   |    0   |    0   |
|descramble_buf_0_M_1|    1   |    0   |    0   |    0   |
| descramble_buf_1_M |    1   |    0   |    0   |    0   |
|descramble_buf_1_M_1|    1   |    0   |    0   |    0   |
|     twid_rom_0     |    1   |    0   |    0   |    -   |
|     twid_rom_1     |    1   |    0   |    0   |    -   |
+--------------------+--------+--------+--------+--------+
|        Total       |    6   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   35   |   994  |   793  |    -   |
|   Memory  |    6   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   35   |   994  |   793  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
