THEORY ProofList IS
  _f(1) & _f(2) & _f(13) & _f(137) & _f(622) & io_write.2,(_f(143) => _f(624));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(622) & io_write.1,(_f(143) => _f(623));
  _f(1) & _f(2) & _f(13) & _f(137) & ext_RESET.6,(_f(477) => _f(10));
  _f(1) & _f(2) & _f(13) & _f(137) & ext_RESET.5,(_f(521) => _f(621));
  _f(1) & _f(2) & _f(13) & _f(137) & ext_RESET.4,(_f(419) => _f(620));
  _f(1) & _f(2) & _f(13) & _f(137) & ext_RESET.3,(_f(307) => _f(8));
  _f(1) & _f(2) & _f(13) & _f(137) & ext_RESET.2,(_f(143) => _f(619));
  _f(1) & _f(2) & _f(13) & _f(137) & ext_RESET.1,(_f(143) => _f(618));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.20,(_f(616) & _f(307) => _f(617));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.19,(_f(615) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.18,(_f(613) & _f(307) => _f(614));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.17,(_f(612) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.16,(_f(611) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.15,(_f(610) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.14,(_f(609) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.13,(_f(608) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.12,(_f(607) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.11,(_f(606) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.10,(_f(605) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.9,(_f(604) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.8,(_f(603) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.7,(_f(602) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.6,(_f(601) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.5,(_f(600) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.4,(_f(599) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.3,(_f(598) & _f(139) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.2,(_f(596) & _f(307) => _f(597));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(593) & ext_INT.1,(_f(594) & _f(194) => _f(595));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(588) & ext_NMI.3,(_f(591) & _f(477) => _f(10));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(588) & ext_NMI.2,(_f(591) & _f(307) => _f(592));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(588) & ext_NMI.1,(_f(589) & _f(194) => _f(590));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(585) & LDDR.4,(_f(587) & _f(143) => _f(581));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(585) & LDDR.3,(_f(587) & _f(143) => _f(580));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(585) & LDDR.2,(_f(586) & _f(143) => _f(581));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(585) & LDDR.1,(_f(586) & _f(143) => _f(580));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(583) & LDD.2,(_f(584) & _f(143) => _f(577));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(583) & LDD.1,(_f(584) & _f(143) => _f(576));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(578) & LDIR.4,(_f(582) & _f(143) => _f(581));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(578) & LDIR.3,(_f(582) & _f(143) => _f(580));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(578) & LDIR.2,(_f(579) & _f(143) => _f(581));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(578) & LDIR.1,(_f(579) & _f(143) => _f(580));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(574) & LDI.2,(_f(575) & _f(143) => _f(577));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(574) & LDI.1,(_f(575) & _f(143) => _f(576));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(571) & EX_9SP0_IY.2,(_f(573) & _f(416) => _f(570));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(571) & EX_9SP0_IY.1,(_f(572) & _f(194) => _f(568));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(566) & EX_9SP0_IX.2,(_f(569) & _f(413) => _f(570));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(566) & EX_9SP0_IX.1,(_f(567) & _f(194) => _f(568));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(561) & EX_9SP0_HL.3,(_f(563) & _f(143) => _f(565));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(561) & EX_9SP0_HL.2,(_f(563) & _f(143) => _f(564));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(561) & EX_9SP0_HL.1,(_f(194) => _f(562));
  _f(1) & _f(2) & _f(13) & _f(137) & EXX.2,(_f(143) => _f(560));
  _f(1) & _f(2) & _f(13) & _f(137) & EXX.1,(_f(143) => _f(559));
  _f(1) & _f(2) & _f(13) & _f(137) & EX_AF_AF_.2,(_f(143) => _f(558));
  _f(1) & _f(2) & _f(13) & _f(137) & EX_AF_AF_.1,(_f(143) => _f(557));
  _f(1) & _f(2) & _f(13) & _f(137) & EX_DE_HL.2,(_f(143) => _f(556));
  _f(1) & _f(2) & _f(13) & _f(137) & EX_DE_HL.1,(_f(143) => _f(555));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(551) & POP_qq.2,(_f(552) & _f(143) => _f(554));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(551) & POP_qq.1,(_f(552) & _f(143) => _f(553));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(548) & LD_9nn0_IY.1,(_f(549) & _f(194) => _f(550));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(545) & LD_9nn0_IX.1,(_f(546) & _f(194) => _f(547));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(540) & LD_9nn0_dd.2,(_f(543) & _f(139) => _f(544));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(540) & LD_9nn0_dd.1,(_f(541) & _f(194) => _f(542));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(538) & LD_9nn0_HL.1,(_f(194) => _f(539));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(537) & LD_IY_9nn0.1,(_f(416) => _f(534));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(536) & LD_IX_9nn0.1,(_f(413) => _f(534));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(533) & LD_dd_9nn0.3,(_f(535) & _f(143) => _f(527));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(533) & LD_dd_9nn0.2,(_f(535) & _f(143) => _f(526));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(533) & LD_dd_9nn0.1,(_f(524) & _f(419) => _f(534));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(530) & LD_HL_9nn0.2,(_f(143) => _f(532));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(530) & LD_HL_9nn0.1,(_f(143) => _f(531));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(529) & LD_IY_nn.1,(_f(416) => _f(516));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(528) & LD_IX_nn.1,(_f(413) => _f(516));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(523) & LD_dd_nn.3,(_f(525) & _f(143) => _f(527));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(523) & LD_dd_nn.2,(_f(525) & _f(143) => _f(526));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(523) & LD_dd_nn.1,(_f(524) & _f(419) => _f(516));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_R_A.1,(_f(522) => _f(513));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_I_A.1,(_f(521) => _f(513));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_R.2,(_f(143) => _f(520));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_R.1,(_f(143) => _f(519));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_I.2,(_f(143) => _f(518));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_I.1,(_f(143) => _f(517));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(515) & LD_9nn0_A.2,(_f(194) => _f(513));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(515) & LD_9nn0_A.1,(_f(194) => _f(516));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(514) & LD_9DE0_A.1,(_f(194) => _f(513));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(512) & LD_9BC0_A.1,(_f(194) => _f(513));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(509) & LD_A_9nn0.2,(_f(143) => _f(511));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(509) & LD_A_9nn0.1,(_f(143) => _f(510));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_9DE0.2,(_f(143) => _f(508));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_9DE0.1,(_f(143) => _f(507));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_9BC0.2,(_f(143) => _f(506));
  _f(1) & _f(2) & _f(13) & _f(137) & LD_A_9BC0.1,(_f(143) => _f(505));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(504) & LD_9IY_d0_n.2,(_f(194) => _f(502));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(504) & LD_9IY_d0_n.1,(_f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(503) & LD_9IX_d0_n.2,(_f(194) => _f(502));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(503) & LD_9IX_d0_n.1,(_f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(501) & LD_9HL0_n.1,(_f(194) => _f(502));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(500) & LD_9IY_d0_r.2,(_f(194) => _f(498));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(500) & LD_9IY_d0_r.1,(_f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(499) & LD_9IX_d0_r.2,(_f(194) => _f(498));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(499) & LD_9IX_d0_r.1,(_f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(497) & LD_9HL0_r.1,(_f(194) => _f(498));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(494) & LD_r_9IY_d0.2,(_f(143) => _f(496));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(494) & LD_r_9IY_d0.1,(_f(143) => _f(495));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(491) & LD_r_9IX_d0.2,(_f(143) => _f(493));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(491) & LD_r_9IX_d0.1,(_f(143) => _f(492));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(487) & LD_r_9HL0.2,(_f(488) & _f(143) => _f(490));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(487) & LD_r_9HL0.1,(_f(488) & _f(143) => _f(489));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(484) & LD_r_n_.2,(_f(143) => _f(486));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(484) & LD_r_n_.1,(_f(143) => _f(485));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(481) & LD_r_r_.2,(_f(143) => _f(483));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(481) & LD_r_r_.1,(_f(143) => _f(482));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(480) & set_pc.1,(_f(307) => _f(8));
  _f(1) & _f(2) & _f(13) & _f(137) & IM2.1,(_f(479) => _f(478));
  _f(1) & _f(2) & _f(13) & _f(137) & IM1.2,(_f(479) => _f(478));
  _f(1) & _f(2) & _f(13) & _f(137) & IM1.1,(_f(479) => _f(10));
  _f(1) & _f(2) & _f(13) & _f(137) & IM0.1,(_f(479) => _f(10));
  _f(1) & _f(2) & _f(13) & _f(137) & EI.1,(_f(477) => _f(478));
  _f(1) & _f(2) & _f(13) & _f(137) & DI.1,(_f(477) => _f(10));
  _f(1) & _f(2) & _f(13) & _f(137) & SCF.2,(_f(143) => _f(476));
  _f(1) & _f(2) & _f(13) & _f(137) & SCF.1,(_f(143) => _f(475));
  _f(1) & _f(2) & _f(13) & _f(137) & CCF.2,(_f(143) => _f(474));
  _f(1) & _f(2) & _f(13) & _f(137) & CCF.1,(_f(143) => _f(473));
  _f(1) & _f(2) & _f(13) & _f(137) & NEG.2,(_f(472) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & NEG.1,(_f(472) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & CPL.2,(_f(469) & _f(143) => _f(471));
  _f(1) & _f(2) & _f(13) & _f(137) & CPL.1,(_f(469) & _f(143) => _f(470));
  _f(1) & _f(2) & _f(13) & _f(137) & CPDR.4,(_f(467) & _f(143) => _f(465));
  _f(1) & _f(2) & _f(13) & _f(137) & CPDR.3,(_f(467) & _f(143) => _f(464));
  _f(1) & _f(2) & _f(13) & _f(137) & CPDR.2,(_f(468) & _f(143) => _f(465));
  _f(1) & _f(2) & _f(13) & _f(137) & CPDR.1,(_f(468) & _f(143) => _f(464));
  _f(1) & _f(2) & _f(13) & _f(137) & CPD.2,(_f(467) & _f(143) => _f(465));
  _f(1) & _f(2) & _f(13) & _f(137) & CPD.1,(_f(467) & _f(143) => _f(464));
  _f(1) & _f(2) & _f(13) & _f(137) & CPIR.4,(_f(463) & _f(143) => _f(465));
  _f(1) & _f(2) & _f(13) & _f(137) & CPIR.3,(_f(463) & _f(143) => _f(464));
  _f(1) & _f(2) & _f(13) & _f(137) & CPIR.2,(_f(466) & _f(143) => _f(465));
  _f(1) & _f(2) & _f(13) & _f(137) & CPIR.1,(_f(466) & _f(143) => _f(464));
  _f(1) & _f(2) & _f(13) & _f(137) & CPI.2,(_f(463) & _f(143) => _f(465));
  _f(1) & _f(2) & _f(13) & _f(137) & CPI.1,(_f(463) & _f(143) => _f(464));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(462) & SBC_A_9IY_d0.2,(_f(461) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(462) & SBC_A_9IY_d0.1,(_f(461) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(460) & SBC_A_9IX_d0.2,(_f(461) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(460) & SBC_A_9IX_d0.1,(_f(461) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & SBC_A_9HL0.2,(_f(459) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & SBC_A_9HL0.1,(_f(459) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(457) & SBC_A_n.2,(_f(458) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(457) & SBC_A_n.1,(_f(458) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(455) & SBC_A_r.2,(_f(456) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(455) & SBC_A_r.1,(_f(456) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(454) & SUB_A_9IY_d0.2,(_f(368) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(454) & SUB_A_9IY_d0.1,(_f(368) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(453) & SUB_A_9IX_d0.2,(_f(366) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(453) & SUB_A_9IX_d0.1,(_f(366) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & SUB_A_9HL0.2,(_f(364) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & SUB_A_9HL0.1,(_f(364) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(452) & SUB_A_n.2,(_f(363) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(452) & SUB_A_n.1,(_f(363) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(449) & SUB_A_r.2,(_f(359) & _f(143) => _f(451));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(449) & SUB_A_r.1,(_f(359) & _f(143) => _f(450));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(447) & ADC_A_9IY_d0.2,(_f(448) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(447) & ADC_A_9IY_d0.1,(_f(448) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(445) & ADC_A_9IX_d0.2,(_f(446) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(445) & ADC_A_9IX_d0.1,(_f(446) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & ADC_A_9HL0.2,(_f(444) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & ADC_A_9HL0.1,(_f(444) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(442) & ADC_A_n.2,(_f(443) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(442) & ADC_A_n.1,(_f(443) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(440) & ADC_A_r.2,(_f(441) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(440) & ADC_A_r.1,(_f(441) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(438) & ADD_A_9IY_d0.2,(_f(439) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(438) & ADD_A_9IY_d0.1,(_f(439) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(436) & ADD_A_9IX_d0.2,(_f(437) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(436) & ADD_A_9IX_d0.1,(_f(437) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & ADD_A_9HL0.2,(_f(435) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & ADD_A_9HL0.1,(_f(435) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(433) & ADD_A_n.2,(_f(434) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(433) & ADD_A_n.1,(_f(434) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(429) & ADD_A_r.2,(_f(430) & _f(143) => _f(432));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(429) & ADD_A_r.1,(_f(430) & _f(143) => _f(431));
  _f(1) & _f(2) & _f(13) & _f(137) & DEC_IY.1,(_f(413) => _f(428));
  _f(1) & _f(2) & _f(13) & _f(137) & DEC_IX.1,(_f(413) => _f(428));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(426) & DEC_ss.3,(_f(427) & _f(143) => _f(423));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(426) & DEC_ss.2,(_f(427) & _f(143) => _f(422));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(426) & DEC_ss.1,(_f(418) & _f(419) => _f(420));
  _f(1) & _f(2) & _f(13) & _f(137) & INC_IY.1,(_f(416) => _f(425));
  _f(1) & _f(2) & _f(13) & _f(137) & INC_IX.1,(_f(413) => _f(424));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(417) & INC_ss.3,(_f(421) & _f(143) => _f(423));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(417) & INC_ss.2,(_f(421) & _f(143) => _f(422));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(417) & INC_ss.1,(_f(418) & _f(419) => _f(420));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(415) & ADD_IY_ss.3,(_f(401) & _f(416) => _f(414));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(415) & ADD_IY_ss.2,(_f(401) & _f(143) => _f(412));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(415) & ADD_IY_ss.1,(_f(401) & _f(143) => _f(411));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(410) & ADD_IX_ss.3,(_f(401) & _f(413) => _f(414));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(410) & ADD_IX_ss.2,(_f(401) & _f(143) => _f(412));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(410) & ADD_IX_ss.1,(_f(401) & _f(143) => _f(411));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(408) & SBC_HL_ss.2,(_f(409) & _f(143) => _f(407));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(408) & SBC_HL_ss.1,(_f(409) & _f(143) => _f(406));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(404) & ADC_HL_ss.2,(_f(405) & _f(143) => _f(407));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(404) & ADC_HL_ss.1,(_f(405) & _f(143) => _f(406));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(400) & ADD_HL_ss.2,(_f(401) & _f(143) => _f(403));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(400) & ADD_HL_ss.1,(_f(401) & _f(143) => _f(402));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(397) & DEC_9IY_d0.4,(_f(399) & _f(143) => _f(393));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(397) & DEC_9IY_d0.3,(_f(399) & _f(143) => _f(392));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(397) & DEC_9IY_d0.2,(_f(398) & _f(194) => _f(375));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(397) & DEC_9IY_d0.1,(_f(398) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(394) & DEC_9IX_d0.4,(_f(396) & _f(143) => _f(393));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(394) & DEC_9IX_d0.3,(_f(396) & _f(143) => _f(392));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(394) & DEC_9IX_d0.2,(_f(395) & _f(194) => _f(375));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(394) & DEC_9IX_d0.1,(_f(395) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(389) & DEC_9HL0.3,(_f(391) & _f(143) => _f(393));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(389) & DEC_9HL0.2,(_f(391) & _f(143) => _f(392));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(389) & DEC_9HL0.1,(_f(390) & _f(194) => _f(375));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(385) & DEC_r.2,(_f(386) & _f(143) => _f(388));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(385) & DEC_r.1,(_f(386) & _f(143) => _f(387));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(382) & INC_9IY_d0.4,(_f(384) & _f(143) => _f(378));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(382) & INC_9IY_d0.3,(_f(384) & _f(143) => _f(377));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(382) & INC_9IY_d0.2,(_f(383) & _f(194) => _f(375));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(382) & INC_9IY_d0.1,(_f(383) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(379) & INC_9IX_d0.4,(_f(381) & _f(143) => _f(378));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(379) & INC_9IX_d0.3,(_f(381) & _f(143) => _f(377));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(379) & INC_9IX_d0.2,(_f(380) & _f(194) => _f(375));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(379) & INC_9IX_d0.1,(_f(380) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(373) & INC_9HL0.3,(_f(376) & _f(143) => _f(378));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(373) & INC_9HL0.2,(_f(376) & _f(143) => _f(377));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(373) & INC_9HL0.1,(_f(374) & _f(194) => _f(375));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(369) & INC_r.2,(_f(370) & _f(143) => _f(372));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(369) & INC_r.1,(_f(370) & _f(143) => _f(371));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(367) & CP_A_9IY_d0.2,(_f(368) & _f(143) => _f(361));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(367) & CP_A_9IY_d0.1,(_f(368) & _f(143) => _f(360));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(365) & CP_A_9IX_d0.2,(_f(366) & _f(143) => _f(361));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(365) & CP_A_9IX_d0.1,(_f(366) & _f(143) => _f(360));
  _f(1) & _f(2) & _f(13) & _f(137) & CP_A_9HL0.2,(_f(364) & _f(143) => _f(361));
  _f(1) & _f(2) & _f(13) & _f(137) & CP_A_9HL0.1,(_f(364) & _f(143) => _f(360));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(362) & CP_A_n.2,(_f(363) & _f(143) => _f(361));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(362) & CP_A_n.1,(_f(363) & _f(143) => _f(360));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(358) & CP_A_r.2,(_f(359) & _f(143) => _f(361));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(358) & CP_A_r.1,(_f(359) & _f(143) => _f(360));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(356) & XOR_A_9IY_d0.2,(_f(357) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(356) & XOR_A_9IY_d0.1,(_f(357) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(354) & XOR_A_9IX_d0.2,(_f(355) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(354) & XOR_A_9IX_d0.1,(_f(355) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & XOR_A_9HL0.2,(_f(353) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & XOR_A_9HL0.1,(_f(353) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(351) & XOR_A_n.2,(_f(352) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(351) & XOR_A_n.1,(_f(352) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(349) & XOR_A_r.2,(_f(350) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(349) & XOR_A_r.1,(_f(350) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(347) & OR_A_9IY_d0.2,(_f(348) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(347) & OR_A_9IY_d0.1,(_f(348) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(345) & OR_A_9IX_d0.2,(_f(346) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(345) & OR_A_9IX_d0.1,(_f(346) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & OR_A_9HL0.2,(_f(344) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & OR_A_9HL0.1,(_f(344) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(342) & OR_A_n.2,(_f(343) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(342) & OR_A_n.1,(_f(343) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(340) & OR_A_r.2,(_f(341) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(340) & OR_A_r.1,(_f(341) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(338) & AND_A_9IY_d0.2,(_f(339) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(338) & AND_A_9IY_d0.1,(_f(339) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(336) & AND_A_9IX_d0.2,(_f(337) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(336) & AND_A_9IX_d0.1,(_f(337) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & AND_A_9HL0.2,(_f(335) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & AND_A_9HL0.1,(_f(335) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(333) & AND_A_n.2,(_f(334) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(333) & AND_A_n.1,(_f(334) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(329) & AND_A_r.2,(_f(330) & _f(143) => _f(332));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(329) & AND_A_r.1,(_f(330) & _f(143) => _f(331));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(324) & RST_p.2,(_f(327) & _f(307) => _f(328));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(324) & RST_p.1,(_f(325) & _f(194) => _f(326));
  _f(1) & _f(2) & _f(13) & _f(137) & RETN.1,(_f(307) => _f(321));
  _f(1) & _f(2) & _f(13) & _f(137) & RETI.1,(_f(307) => _f(321));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(322) & RET_cc.1,(_f(323) & _f(307) => _f(321));
  _f(1) & _f(2) & _f(13) & _f(137) & RET.1,(_f(307) => _f(321));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(319) & CALL_cc_nn.1,(_f(320) & _f(194) => _f(318));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(316) & CALL_nn.1,(_f(317) & _f(194) => _f(318));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(311) & DJNZ_e.4,(_f(315) & _f(143) => _f(314));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(311) & DJNZ_e.3,(_f(315) & _f(143) => _f(313));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(311) & DJNZ_e.2,(_f(312) & _f(143) => _f(314));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(311) & DJNZ_e.1,(_f(312) & _f(143) => _f(313));
  _f(1) & _f(2) & _f(13) & _f(137) & JP_IY.1,(_f(307) => _f(310));
  _f(1) & _f(2) & _f(13) & _f(137) & JP_IX.1,(_f(307) => _f(309));
  _f(1) & _f(2) & _f(13) & _f(137) & JP_HL.1,(_f(307) => _f(308));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(305) & RES_b_9IY_d0.2,(_f(194) => _f(306));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(305) & RES_b_9IY_d0.1,(_f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(303) & RES_b_9IX_d0.2,(_f(194) => _f(304));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(303) & RES_b_9IX_d0.1,(_f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(301) & RES_b_9HL0.1,(_f(194) => _f(302));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(298) & RES_b_r.2,(_f(143) => _f(300));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(298) & RES_b_r.1,(_f(143) => _f(299));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(296) & SET_b_9IY_d0.2,(_f(194) => _f(297));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(296) & SET_b_9IY_d0.1,(_f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(294) & SET_b_9IX_d0.2,(_f(194) => _f(295));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(294) & SET_b_9IX_d0.1,(_f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(292) & SET_b_9HL0.1,(_f(194) => _f(293));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(289) & SET_b_r.2,(_f(143) => _f(291));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(289) & SET_b_r.1,(_f(143) => _f(290));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(286) & BIT_b_9IY_d0.2,(_f(143) => _f(288));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(286) & BIT_b_9IY_d0.1,(_f(143) => _f(287));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(283) & BIT_b_9IX_d0.2,(_f(143) => _f(285));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(283) & BIT_b_9IX_d0.1,(_f(143) => _f(284));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(280) & BIT_b_9HL0.2,(_f(143) => _f(282));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(280) & BIT_b_9HL0.1,(_f(143) => _f(281));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(277) & BIT_b_rr.2,(_f(143) => _f(279));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(277) & BIT_b_rr.1,(_f(143) => _f(278));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(275) & RRD.2,(_f(276) & _f(143) => _f(274));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(275) & RRD.1,(_f(276) & _f(143) => _f(273));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(271) & RLD.2,(_f(272) & _f(143) => _f(274));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(271) & RLD.1,(_f(272) & _f(143) => _f(273));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(266) & SRL_9IY_d0.3,(_f(268) & _f(143) => _f(270));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(266) & SRL_9IY_d0.2,(_f(268) & _f(143) => _f(269));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(266) & SRL_9IY_d0.1,(_f(267) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(261) & SRL_9IX_d0.3,(_f(263) & _f(143) => _f(265));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(261) & SRL_9IX_d0.2,(_f(263) & _f(143) => _f(264));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(261) & SRL_9IX_d0.1,(_f(262) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(257) & SRL_9HL0.2,(_f(258) & _f(143) => _f(260));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(257) & SRL_9HL0.1,(_f(258) & _f(143) => _f(259));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(253) & SRL_r.2,(_f(254) & _f(143) => _f(256));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(253) & SRL_r.1,(_f(254) & _f(143) => _f(255));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(250) & SRA_9IY_d0.3,(_f(252) & _f(143) => _f(232));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(250) & SRA_9IY_d0.2,(_f(252) & _f(143) => _f(231));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(250) & SRA_9IY_d0.1,(_f(251) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(247) & SRA_9IX_d0.3,(_f(249) & _f(143) => _f(227));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(247) & SRA_9IX_d0.2,(_f(249) & _f(143) => _f(226));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(247) & SRA_9IX_d0.1,(_f(248) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(245) & SRA_9HL0.2,(_f(246) & _f(143) => _f(222));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(245) & SRA_9HL0.1,(_f(246) & _f(143) => _f(221));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(244) & SLA_9HL0.2,(_f(236) & _f(143) => _f(191));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(244) & SLA_9HL0.1,(_f(236) & _f(143) => _f(190));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(243) & SLA_r.2,(_f(234) & _f(143) => _f(187));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(243) & SLA_r.1,(_f(234) & _f(143) => _f(186));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(240) & RR_9IY_d0.3,(_f(242) & _f(143) => _f(232));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(240) & RR_9IY_d0.2,(_f(242) & _f(143) => _f(231));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(240) & RR_9IY_d0.1,(_f(241) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(237) & RR_9IX_d0.3,(_f(239) & _f(143) => _f(227));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(237) & RR_9IX_d0.2,(_f(239) & _f(143) => _f(226));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(237) & RR_9IX_d0.1,(_f(238) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(235) & RR_9HL.2,(_f(236) & _f(143) => _f(222));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(235) & RR_9HL.1,(_f(236) & _f(143) => _f(221));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(233) & RR_r.2,(_f(234) & _f(143) => _f(218));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(233) & RR_r.1,(_f(234) & _f(143) => _f(217));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(228) & RRC_9IY_d0.3,(_f(230) & _f(143) => _f(232));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(228) & RRC_9IY_d0.2,(_f(230) & _f(143) => _f(231));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(228) & RRC_9IY_d0.1,(_f(229) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(223) & RRC_9IX_d0.3,(_f(225) & _f(143) => _f(227));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(223) & RRC_9IX_d0.2,(_f(225) & _f(143) => _f(226));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(223) & RRC_9IX_d0.1,(_f(224) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(219) & RRC_9HL0.2,(_f(220) & _f(143) => _f(222));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(219) & RRC_9HL0.1,(_f(220) & _f(143) => _f(221));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(215) & RRC_r.2,(_f(216) & _f(143) => _f(218));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(215) & RRC_r.1,(_f(216) & _f(143) => _f(217));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(212) & RL_9IY_d0.3,(_f(214) & _f(143) => _f(204));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(212) & RL_9IY_d0.2,(_f(214) & _f(143) => _f(203));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(212) & RL_9IY_d0.1,(_f(213) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(209) & RL_9IX_d0.3,(_f(211) & _f(143) => _f(198));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(209) & RL_9IX_d0.2,(_f(211) & _f(143) => _f(197));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(209) & RL_9IX_d0.1,(_f(210) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(207) & RL_9HL.2,(_f(208) & _f(143) => _f(191));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(207) & RL_9HL.1,(_f(208) & _f(143) => _f(190));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(205) & RL_r.2,(_f(206) & _f(143) => _f(187));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(205) & RL_r.1,(_f(206) & _f(143) => _f(186));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(199) & RLC_9IY_d0.3,(_f(202) & _f(143) => _f(204));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(199) & RLC_9IY_d0.2,(_f(202) & _f(143) => _f(203));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(199) & RLC_9IY_d0.1,(_f(200) & _f(194) => _f(201));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(192) & RLC_9IX_d0.3,(_f(196) & _f(143) => _f(198));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(192) & RLC_9IX_d0.2,(_f(196) & _f(143) => _f(197));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(192) & RLC_9IX_d0.1,(_f(193) & _f(194) => _f(195));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(188) & RLC_9HL0.2,(_f(189) & _f(143) => _f(191));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(188) & RLC_9HL0.1,(_f(189) & _f(143) => _f(190));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(184) & RLC_r.2,(_f(185) & _f(143) => _f(187));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(184) & RLC_r.1,(_f(185) & _f(143) => _f(186));
  _f(1) & _f(2) & _f(13) & _f(137) & RRA.2,(_f(143) => _f(183));
  _f(1) & _f(2) & _f(13) & _f(137) & RRA.1,(_f(143) => _f(182));
  _f(1) & _f(2) & _f(13) & _f(137) & RRCA.2,(_f(143) => _f(181));
  _f(1) & _f(2) & _f(13) & _f(137) & RRCA.1,(_f(143) => _f(180));
  _f(1) & _f(2) & _f(13) & _f(137) & RLA.2,(_f(143) => _f(179));
  _f(1) & _f(2) & _f(13) & _f(137) & RLA.1,(_f(143) => _f(178));
  _f(1) & _f(2) & _f(13) & _f(137) & RLCA.2,(_f(143) => _f(177));
  _f(1) & _f(2) & _f(13) & _f(137) & RLCA.1,(_f(143) => _f(176));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.8,(_f(175) & _f(139) => _f(170));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.7,(_f(175) & _f(139) => _f(169));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.6,(_f(175) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.5,(_f(175) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.4,(_f(174) & _f(139) => _f(170));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.3,(_f(174) & _f(139) => _f(169));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.2,(_f(174) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTDR.1,(_f(174) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTD.4,(_f(173) & _f(139) => _f(170));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTD.3,(_f(173) & _f(139) => _f(169));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTD.2,(_f(173) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTD.1,(_f(173) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.8,(_f(172) & _f(139) => _f(170));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.7,(_f(172) & _f(139) => _f(169));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.6,(_f(172) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.5,(_f(172) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.4,(_f(171) & _f(139) => _f(170));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.3,(_f(171) & _f(139) => _f(169));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.2,(_f(171) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTIR.1,(_f(171) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTI.4,(_f(168) & _f(139) => _f(170));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTI.3,(_f(168) & _f(139) => _f(169));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTI.2,(_f(168) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & OUTI.1,(_f(168) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(165) & OUT_9C0_r.2,(_f(139) => _f(167));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(165) & OUT_9C0_r.1,(_f(139) => _f(166));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(162) & OUT_9n0_A.2,(_f(139) => _f(164));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(162) & OUT_9n0_A.1,(_f(139) => _f(163));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(159) & INDR.4,(_f(161) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(159) & INDR.3,(_f(161) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(159) & INDR.2,(_f(160) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(159) & INDR.1,(_f(160) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(157) & IND.2,(_f(158) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(157) & IND.1,(_f(158) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(154) & INIR.4,(_f(156) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(154) & INIR.3,(_f(156) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(154) & INIR.2,(_f(155) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(154) & INIR.1,(_f(155) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(150) & INI.2,(_f(151) & _f(143) => _f(153));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(150) & INI.1,(_f(151) & _f(143) => _f(152));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(146) & IN_r_9C0.2,(_f(147) & _f(143) => _f(149));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(146) & IN_r_9C0.1,(_f(147) & _f(143) => _f(148));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(142) & IN_A_9n0.2,(_f(143) => _f(145));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(142) & IN_A_9n0.1,(_f(143) => _f(144));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(138) & ext_update_io_ports.2,(_f(139) => _f(141));
  _f(1) & _f(2) & _f(13) & _f(137) & _f(138) & ext_update_io_ports.1,(_f(139) => _f(140));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.61,(_f(135) => _f(136));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.60,(_f(133) => _f(134));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.59,(_f(131) => _f(132));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.58,(_f(129) => _f(130));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.57,(_f(127) => _f(128));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.56,(_f(125) => _f(126));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.55,(_f(123) => _f(124));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.54,(_f(121) => _f(122));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.53,(_f(119) => _f(120));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.52,(_f(117) => _f(118));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.51,(_f(115) => _f(116));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.50,(_f(113) => _f(114));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.49,(_f(111) => _f(112));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.48,(_f(108) & _f(109) => _f(110));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.47,(_f(104) & _f(105) => _f(107));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.46,(_f(104) & _f(105) => _f(106));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.45,(_f(100) & _f(101) => _f(103));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.44,(_f(100) & _f(101) => _f(102));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.43,(_f(96) & _f(97) => _f(99));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.42,(_f(96) & _f(97) => _f(98));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.41,(_f(92) & _f(93) => _f(95));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.40,(_f(92) & _f(93) => _f(94));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.39,(_f(88) & _f(89) => _f(91));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.38,(_f(88) & _f(89) => _f(90));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.37,(_f(84) & _f(85) => _f(87));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.36,(_f(84) & _f(85) => _f(86));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.35,(_f(80) & _f(81) => _f(83));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.34,(_f(80) & _f(81) => _f(82));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.33,(_f(76) & _f(77) => _f(79));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.32,(_f(76) & _f(77) => _f(78));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.31,(_f(74) => _f(75));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.30,(_f(72) => _f(73));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.29,(_f(70) => _f(71));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.28,(_f(68) => _f(69));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.27,(_f(66) => _f(67));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.26,(_f(64) => _f(65));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.25,(_f(62) => _f(63));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.24,(_f(60) => _f(61));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.23,(_f(58) => _f(59));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.22,(_f(56) => _f(57));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.21,(_f(54) => _f(55));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.20,(_f(52) => _f(53));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.19,(_f(50) => _f(51));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.18,(_f(48) => _f(49));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.17,(_f(46) => _f(47));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.16,(_f(44) => _f(45));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.15,(_f(42) => _f(43));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.14,(_f(40) => _f(41));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.13,(_f(38) => _f(39));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.12,(_f(36) => _f(37));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.11,(_f(34) => _f(35));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.10,(_f(32) => _f(33));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.9,(_f(30) => _f(31));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.8,(_f(28) => _f(29));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.7,(_f(26) => _f(27));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.6,(_f(24) => _f(25));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.5,(_f(22) => _f(23));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.4,(_f(20) => _f(21));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.3,(_f(18) => _f(19));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.2,(_f(16) => _f(17));
  _f(1) & _f(2) & _f(13) & AssertionLemmas.1,(_f(14) => _f(15));
  _f(1) & _f(2) & Initialisation.5,(_f(3) & _f(11) => _f(12));
  _f(1) & _f(2) & Initialisation.4,(_f(3) & _f(9) => _f(10));
  _f(1) & _f(2) & Initialisation.3,(_f(3) & _f(7) => _f(8));
  _f(1) & _f(2) & Initialisation.2,(_f(3) & _f(4) => _f(6));
  _f(1) & _f(2) & Initialisation.1,(_f(3) & _f(4) => _f(5))
END
&
THEORY Formulas IS
  ("`Seen and used machines properties'" & is_zero16USHORT = %nat1.(nat1: USHORT | bool_bit(bool(nat1 = 0))) & is_negative = %w1.(w1: BYTE | w1(7)) & half8UCHAR = %ww.(ww: UCHAR | ww mod 16) & inc = %w1.(w1: BYTE | uchar_byte((byte_uchar(w1)+1) mod 256)) & dec = %w1.(w1: BYTE | uchar_byte((byte_uchar(w1)+255) mod 256)) & simple_add8UCHAR = %(w1,w2).(w1: UCHAR & w2: UCHAR | (w1+w2) mod 256) & add8UCHAR = %(carry,w1,w2).(carry: BIT & w1: UCHAR & w2: UCHAR | (carry+w1+w2) mod 256,bool_bit(bool(carry+uchar_schar(w1)+uchar_schar(w2)+1<=0)),bool_bit(bool(UCHAR_MAX+1<=carry+w1+w2)),bool_bit(bool(16<=carry+half8UCHAR(w1)+half8UCHAR(w2))),bool_bit(bool((carry+w1+w2) mod 256 = 0))) & substract8UCHAR = %(carry,w1,w2).(carry: BIT & w1: UCHAR & w2: UCHAR | (carry+w1+(256-w2)) mod 256,bool_bit(bool(carry+uchar_schar(w1)-uchar_schar(w2)+1<=0)),bool_bit(bool(UCHAR_MAX+1<=carry+w1-w2)),bool_bit(bool(16<=carry+half8UCHAR(w1)-half8UCHAR(w2))),bool_bit(bool((carry+w1+(256-w2)) mod 256 = 0))) & add16USHORT = %(b1,w1,w2).(b1: BIT & w1: USHORT & w2: USHORT | (b1+w1+w2) mod 65536) & add_carryUSHORT = %(b1,w1,w2).(b1: BIT & w1: USHORT & w2: USHORT | bool_bit(bool(65536<=b1+w1+w2))) & add_halfcarryUSHORT = %(b1,w1,w2).(b1: BIT & w1: USHORT & w2: USHORT | bool_bit(bool(4097<=b1+w1 mod 4096+w2 mod 4096))) & sub16USHORT = %(b1,w1,w2).(b1: BIT & w1: USHORT & w2: USHORT | (b1+w1+(65536-w2)) mod 65536) & sub_carryUSHORT = %(b1,w1,w2).(b1: BIT & w1: USHORT & w2: USHORT | bool_bit(bool(65537<=w1+w2-b1))) & sub_halfcarryUSHORT = %(b1,w1,w2).(b1: BIT & w1: USHORT & w2: USHORT | bool_bit(bool(4097<=w1 mod 4096+w2 mod 4096-b1))) & inc_BV16 = %w1.(w1: BV16 | ushort_bv16((bv16_ushort(w1)+1) mod 65536)) & dec_BV16 = %w1.(w1: BV16 | ushort_bv16((bv16_ushort(w1)+65536-1) mod 65536)) & update_refresh_reg = %v0.(v0: BYTE | uchar_byte(128*v0(8)+(64*v0(7)+32*v0(6)+16*v0(5)+8*v0(4)+4*v0(3)+2*v0(2)+v0(1)) mod 128)) & instruction_next = %w1.(w1: USHORT | (w1+1) mod 65536) & instruction_jump = %(p0,e0).(p0: USHORT & e0: -126..129 | (p0+e0+65536) mod 65536) & BIT = {0}\/{1} & bit_not: BIT +-> BIT & bit_not~: BIT +-> BIT & dom(bit_not) = BIT & ran(bit_not) = BIT & bit_not = {0|->1}\/{1|->0} & bit_and: BIT*BIT +-> BIT & dom(bit_and) = BIT*BIT & bit_and = {(0,0)|->0}\/{(0,1)|->0}\/{(1,0)|->0}\/{(1,1)|->1} & bit_or: BIT*BIT +-> BIT & dom(bit_or) = BIT*BIT & bit_or = {(0,0)|->0}\/{(0,1)|->1}\/{(1,0)|->1}\/{(1,1)|->1} & bit_xor: BIT*BIT +-> BIT & dom(bit_xor) = BIT*BIT & bit_xor = {(0,0)|->0}\/{(0,1)|->1}\/{(1,0)|->1}\/{(1,1)|->0} & bool_bit = {TRUE|->1}\/{FALSE|->0} & BYTE_INDEX = 1..8 & PHYS_BYTE_INDEX = 0..7 & BYTE = BYTE_INDEX --> BIT & !b1.(b1: BYTE => size(b1) = 8 & (b1: seq(BIT) & not(b1 = {}))) & is_zero: BYTE +-> BIT & dom(is_zero) = BYTE & is_zero = %w1.(w1: BYTE | bool_bit(bool(w1(1) = w1(2) & w1(2) = w1(3) & w1(3) = w1(4) & w1(4) = w1(5) & w1(5) = w1(6) & w1(6) = w1(7) & w1(7) = w1(8) & w1(8) = 0))) & parity_even: BYTE +-> BIT & dom(parity_even) = BYTE & parity_even = %bv.(bv: BYTE | 1-(bv(1)+bv(2)+bv(3)+bv(4)+bv(5)+bv(6)+bv(7)+bv(8)) mod 2) & bv8_and = %(bt1,bt2).(bt1: BYTE & bt2: BYTE | %idx.(idx: 1..8 | bit_and(bt1(idx),bt2(idx)))) & bv8_or = %(bt1,bt2).(bt1: BYTE & bt2: BYTE | %idx.(idx: 1..8 | bit_or(bt1(idx),bt2(idx)))) & bv8_xor = %(bt1,bt2).(bt1: BYTE & bt2: BYTE | %idx.(idx: 1..8 | bit_xor(bt1(idx),bt2(idx)))) & bv8get: BYTE*PHYS_BYTE_INDEX +-> BIT & dom(bv8get) = BYTE*PHYS_BYTE_INDEX & bv8get = %(bt1,ii).(bt1: BYTE & ii: PHYS_BYTE_INDEX | bt1(ii+1)) & bitset: BYTE*PHYS_BYTE_INDEX +-> BYTE & dom(bitset) = BYTE*PHYS_BYTE_INDEX & bitset = %(bt1,ii).(bt1: BYTE & ii: PHYS_BYTE_INDEX | bt1<+{ii+1|->1}) & bitclear: BYTE*PHYS_BYTE_INDEX +-> BYTE & dom(bitclear) = BYTE*PHYS_BYTE_INDEX & bitclear = %(bt1,ii).(bt1: BYTE & ii: PHYS_BYTE_INDEX | bt1<+{ii+1|->0}) & complement: BYTE +-> BYTE & dom(complement) = BYTE & complement = %bt.(bt: BYTE | %idx.(idx: 1..8 | bit_not(bt(idx)))) & swap: BYTE +-> BYTE & dom(swap) = BYTE & swap = %bt.(bt: BYTE | {1|->bt(5)}\/{2|->bt(6)}\/{3|->bt(7)}\/{4|->bt(8)}\/{5|->bt(1)}\/{6|->bt(2)}\/{7|->bt(3)}\/{8|->bt(4)}) & rotateleft: BYTE +-> BYTE & dom(rotateleft) = BYTE & rotateleft = %bv.(bv: BYTE | {1|->bv(8)}\/{2|->bv(1)}\/{3|->bv(2)}\/{4|->bv(3)}\/{5|->bv(4)}\/{6|->bv(5)}\/{7|->bv(6)}\/{8|->bv(7)}) & rotateright: BYTE +-> BYTE & dom(rotateright) = BYTE & rotateright = %bv.(bv: BYTE | {1|->bv(2)}\/{2|->bv(3)}\/{3|->bv(4)}\/{4|->bv(5)}\/{5|->bv(6)}\/{6|->bv(7)}\/{7|->bv(8)}\/{8|->bv(1)}) & get_upper_digit: BYTE +-> 0..15 & dom(get_upper_digit) = BYTE & get_upper_digit = %by.(by: BYTE | 8*by(8)+4*by(7)+2*by(6)+by(5)) & get_lower_digit: BYTE +-> 0..15 & dom(get_lower_digit) = BYTE & get_lower_digit = %by.(by: BYTE | 8*by(4)+4*by(3)+2*by(2)+by(1)) & BV16_INDX = 1..16 & PHYS_BV16_INDEX = 0..15 & BV16 = BV16_INDX --> BIT & !b1.(b1: BV16 => size(b1) = 16 & (b1: seq(BIT) & not(b1 = {}))) & complement16 = %bt.(bt: BV16 | %idx.(idx: 1..16 | bit_not(bt(idx)))) & bv16_byte = %bv.(bv: BV16 | {8|->bv(16)}\/{7|->bv(15)}\/{6|->bv(14)}\/{5|->bv(13)}\/{4|->bv(12)}\/{3|->bv(11)}\/{2|->bv(10)}\/{1|->bv(9)},{8|->bv(8)}\/{7|->bv(7)}\/{6|->bv(6)}\/{5|->bv(5)}\/{4|->bv(4)}\/{3|->bv(3)}\/{2|->bv(2)}\/{1|->bv(1)}) & byte_bv16 = %(bv1,bv2).(bv1: BYTE & bv2: BYTE | {16|->bv1(8)}\/{15|->bv1(7)}\/{14|->bv1(6)}\/{13|->bv1(5)}\/{12|->bv1(4)}\/{11|->bv1(3)}\/{10|->bv1(2)}\/{9|->bv1(1)}\/{8|->bv2(8)}\/{7|->bv2(7)}\/{6|->bv2(6)}\/{5|->bv2(5)}\/{4|->bv2(4)}\/{3|->bv2(3)}\/{2|->bv2(2)}\/{1|->bv2(1)}) & UCHAR_MAX = 255 & UCHAR_MIN = 0 & UCHAR = UCHAR_MIN..UCHAR_MAX & byte_uchar = %v0.(v0: BYTE | 128*v0(8)+64*v0(7)+32*v0(6)+16*v0(5)+8*v0(4)+4*v0(3)+2*v0(2)+1*v0(1)) & uchar_byte = %v0.(v0: UCHAR | [v0 mod 2/1,v0 mod 4/2,v0 mod 8/4,v0 mod 16/8,v0 mod 32/16,v0 mod 64/32,v0 mod 128/64,v0 mod 256/128]) & SCHAR_MAX = 127 & SCHAR_MIN = -128 & SCHAR = SCHAR_MIN..SCHAR_MAX & byte_schar = %v0.(v0: BYTE | (-128)*v0(8)+64*v0(7)+32*v0(6)+16*v0(5)+8*v0(4)+4*v0(3)+2*v0(2)+v0(1)) & schar_byte = %v0.(v0: SCHAR & 0<=v0 | [v0 mod 2/1,v0 mod 4/2,v0 mod 8/4,v0 mod 16/8,v0 mod 32/16,v0 mod 64/32,v0 mod 128/64,v0 mod 256/128])\/%v0.(v0: SCHAR & not(0<=v0) | [(v0+256) mod 2/1,(v0+256) mod 4/2,(v0+256) mod 8/4,(v0+256) mod 16/8,(v0+256) mod 32/16,(v0+256) mod 64/32,(v0+256) mod 128/64,(v0+256) mod 256/128]) & uchar_schar = %v1.(v1: UCHAR & v1<=SCHAR_MAX | v1)\/%v1.(v1: UCHAR & not(v1<=SCHAR_MAX) | v1-256) & schar_uchar = %v1.(v1: 0..127 | v1)\/%v1.(v1: -128.. -1 | v1+256) & SSHORT_MIN = -32768 & SSHORT_MAX = 32767 & SSHORT = SSHORT_MIN..SSHORT_MAX & bv16_sshort = %v0.(v0: BV16 | (-32768)*v0(16)+16384*v0(15)+8192*v0(14)+4096*v0(13)+2048*v0(12)+1024*v0(11)+512*v0(10)+256*v0(9)+128*v0(8)+64*v0(7)+32*v0(6)+16*v0(5)+8*v0(4)+4*v0(3)+2*v0(2)+v0(1)) & sshort_bv16 = %v0.(v0: SSHORT & 0<=v0 | [v0 mod 2/1,v0 mod 4/2,v0 mod 8/4,v0 mod 16/8,v0 mod 32/16,v0 mod 64/32,v0 mod 128/64,v0 mod 256/128,v0 mod 512/256,v0 mod 1024/512,v0 mod 2048/1024,v0 mod 4096/2048,v0 mod 8192/4096,v0 mod 16384/8192,v0 mod 32768/16384,v0 mod 65536/32768])\/%v0.(v0: SSHORT & not(0<=v0) | [(v0+USHORT_MAX+1) mod 2/1,(v0+USHORT_MAX+1) mod 4/2,(v0+USHORT_MAX+1) mod 8/4,(v0+USHORT_MAX+1) mod 16/8,(v0+USHORT_MAX+1) mod 32/16,(v0+USHORT_MAX+1) mod 64/32,(v0+USHORT_MAX+1) mod 128/64,(v0+USHORT_MAX+1) mod 256/128,(v0+USHORT_MAX+1) mod 512/256,(v0+USHORT_MAX+1) mod 1024/512,(v0+USHORT_MAX+1) mod 2048/1024,(v0+USHORT_MAX+1) mod 4096/2048,(v0+USHORT_MAX+1) mod 8192/4096,(v0+USHORT_MAX+1) mod 16384/8192,(v0+USHORT_MAX+1) mod 32768/16384,(v0+USHORT_MAX+1) mod 65536/32768]) & ushort_sshort = %v1.(v1: USHORT & v1<=SSHORT_MAX | v1)\/%v1.(v1: USHORT & not(v1<=SSHORT_MAX) | v1-USHORT_MAX-1) & sshort_ushort = %v1.(v1: SSHORT & 0<=v1 | v1)\/%v1.(v1: SSHORT & not(0<=v1) | v1+USHORT_MAX+1) & schar_sshort = %(w1,w2).(w1: SCHAR & w2: SCHAR | bv16_sshort(byte_bv16(schar_byte(w1),schar_byte(w2)))) & USHORT_MAX = 65535 & USHORT_MIN = 0 & USHORT = USHORT_MIN..USHORT_MAX & bv16_ushort = %v0.(v0: BV16 | 32768*v0(16)+16384*v0(15)+8192*v0(14)+4096*v0(13)+2048*v0(12)+1024*v0(11)+512*v0(10)+256*v0(9)+128*v0(8)+64*v0(7)+32*v0(6)+16*v0(5)+8*v0(4)+4*v0(3)+2*v0(2)+1*v0(1)) & ushort_bv16 = %v0.(v0: USHORT | [v0 mod 2/1,v0 mod 4/2,v0 mod 8/4,v0 mod 16/8,v0 mod 32/16,v0 mod 64/32,v0 mod 128/64,v0 mod 256/128,v0 mod 512/256,v0 mod 1024/512,v0 mod 2048/1024,v0 mod 4096/2048,v0 mod 8192/4096,v0 mod 16384/8192,v0 mod 32768/16384,v0 mod 65536/32768]) & uchar_ushort = %(w1,w2).(w1: UCHAR & w2: UCHAR | bv16_ushort(byte_bv16(uchar_byte(w1),uchar_byte(w2)))) & "`Component properties'" & REG16_TO_REG8: (1..5)*{id_reg_16} +-> (1..16)*{id_reg_8}*((1..16)*{id_reg_8}) & REG16_TO_REG8 = %idf.(idf: (1..5)*{id_reg_16} & idf = 1|->id_reg_16 | 5|->id_reg_8,6|->id_reg_8)\/%idf.(idf: (1..5)*{id_reg_16} & idf = 2|->id_reg_16 | 9|->id_reg_8,10|->id_reg_8)\/%idf.(idf: (1..5)*{id_reg_16} & idf = 3|->id_reg_16 | 13|->id_reg_8,14|->id_reg_8)\/%idf.(idf: (1..5)*{id_reg_16} & idf = 5|->id_reg_16 | 1|->id_reg_8,2|->id_reg_8) & REG8_TO_REG16: (1..16)*{id_reg_8}*((1..16)*{id_reg_8}) +-> (1..5)*{id_reg_16} & REG8_TO_REG16 = %(idf1,idf2).(idf1: (1..16)*{id_reg_8} & idf2: (1..16)*{id_reg_8} & idf1 = 5|->id_reg_8 & idf2 = 6|->id_reg_8 | 1|->id_reg_16)\/%(idf1,idf2).(idf1: (1..16)*{id_reg_8} & idf2: (1..16)*{id_reg_8} & idf1 = 9|->id_reg_8 & idf2 = 10|->id_reg_8 | 2|->id_reg_16)\/%(idf1,idf2).(idf1: (1..16)*{id_reg_8} & idf2: (1..16)*{id_reg_8} & idf1 = 13|->id_reg_8 & idf2 = 14|->id_reg_8 | 3|->id_reg_16)\/%(idf1,idf2).(idf1: (1..16)*{id_reg_8} & idf2: (1..16)*{id_reg_8} & idf1 = 1|->id_reg_8 & idf2 = 2|->id_reg_8 | 5|->id_reg_16) & update_flag_reg = %(s7$0,z6$0,h4$0,pv2$0,n_add_sub$0,c0$0).(s7$0: BIT & z6$0: BIT & h4$0: BIT & pv2$0: BIT & n_add_sub$0: BIT & c0$0: BIT | 2|->id_reg_8|->[c0$0,n_add_sub$0,pv2$0,1,h4$0,1,z6$0,s7$0]) & cc_get = %(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 0 | 1-bv8get(rgs8_(2|->id_reg_8),6))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 1 | bv8get(rgs8_(2|->id_reg_8),6))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 2 | 1-bv8get(rgs8_(2|->id_reg_8),0))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 3 | bv8get(rgs8_(2|->id_reg_8),0))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 4 | 1-bv8get(rgs8_(2|->id_reg_8),2))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 5 | bv8get(rgs8_(2|->id_reg_8),2))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 6 | 1-bv8get(rgs8_(2|->id_reg_8),7))\/%(rgs8_,ind).(rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8} & ind = 7 | bv8get(rgs8_(2|->id_reg_8),7)) & get_bv_reg16 = %(sp_,rgs8_,r1).(sp_: BV16 & (rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8}) & r1 = 1|->id_reg_16 | byte_bv16(rgs8_(5|->id_reg_8),rgs8_(6|->id_reg_8)))\/%(sp_,rgs8_,r1).(sp_: BV16 & (rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8}) & r1 = 2|->id_reg_16 | byte_bv16(rgs8_(9|->id_reg_8),rgs8_(10|->id_reg_8)))\/%(sp_,rgs8_,r1).(sp_: BV16 & (rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8}) & r1 = 3|->id_reg_16 | byte_bv16(rgs8_(13|->id_reg_8),rgs8_(14|->id_reg_8)))\/%(sp_,rgs8_,r1).(sp_: BV16 & (rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8}) & r1 = 4|->id_reg_16 | sp_)\/%(sp_,rgs8_,r1).(sp_: BV16 & (rgs8_: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8_) = (1..16)*{id_reg_8}) & r1 = 5|->id_reg_16 | byte_bv16(rgs8_(1|->id_reg_8),rgs8_(2|->id_reg_8))) & (1..16)*{id_reg_8}: FIN(NATURAL*{id_reg_8}) & not((1..16)*{id_reg_8} = {}) & (1..5)*{id_reg_16}: FIN(NATURAL*{id_reg_16}) & not((1..5)*{id_reg_16} = {}));
  ("`Included,imported and extended machines properties'" & PROGRAM_R_ADR = USHORT & DATA_R_ADR = USHORT & STACK_R_ADR = USHORT & "`Included,imported and extended machines invariants'" & mem: BV16 +-> BYTE & dom(mem) = BV16 & "`Included,imported and extended machines assertions'" & ran(mem): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{address|->value}: BV16 +-> BYTE & dom(mem<+{address|->value}) = BV16) & "`Seen and used machines assertions'" & is_zero16USHORT: USHORT +-> BIT & dom(is_zero16USHORT) = USHORT & is_negative: BYTE +-> BIT & dom(is_negative) = BYTE & half8UCHAR: UCHAR +-> UCHAR & dom(half8UCHAR) = UCHAR & inc: BYTE +-> BYTE & dom(inc) = BYTE & dec: BYTE +-> BYTE & dom(dec) = BYTE & simple_add8UCHAR: UCHAR*UCHAR +-> UCHAR & dom(simple_add8UCHAR) = UCHAR*UCHAR & add16USHORT: BIT*USHORT*USHORT +-> USHORT & dom(add16USHORT) = BIT*USHORT*USHORT & substract8UCHAR: BIT*UCHAR*UCHAR +-> UCHAR*BIT*BIT*BIT*BIT & dom(substract8UCHAR) = BIT*UCHAR*UCHAR & add_carryUSHORT: BIT*USHORT*USHORT +-> BIT & dom(add_carryUSHORT) = BIT*USHORT*USHORT & sub16USHORT: BIT*USHORT*USHORT +-> USHORT & dom(sub16USHORT) = BIT*USHORT*USHORT & sub_carryUSHORT: BIT*USHORT*USHORT +-> BIT & dom(sub_carryUSHORT) = BIT*USHORT*USHORT & inc_BV16: BV16 +-> BV16 & dom(inc_BV16) = BV16 & dec_BV16: BV16 +-> BV16 & dom(dec_BV16) = BV16 & update_refresh_reg: BYTE +-> BYTE & dom(update_refresh_reg) = BYTE & instruction_next: USHORT +-> USHORT & dom(instruction_next) = USHORT & instruction_jump: USHORT*(-126..129) +-> USHORT & dom(instruction_jump) = USHORT*(-126..129) & ran(is_zero16USHORT) = BIT & ran(is_negative) = BIT & ran(half8UCHAR): POW(UCHAR) & ran(inc) = BYTE & ran(dec) = BYTE & ran(simple_add8UCHAR) = UCHAR & dom(add8UCHAR) = BIT*UCHAR*UCHAR & ran(add8UCHAR): POW(UCHAR*BIT*BIT*BIT*BIT) & ran(substract8UCHAR): POW(UCHAR*BIT*BIT*BIT*BIT) & ran(add16USHORT) = USHORT & ran(add_carryUSHORT) = BIT & ran(sub16USHORT) = USHORT & ran(sub_carryUSHORT) = BIT & ran(inc_BV16) = BV16 & ran(dec_BV16) = BV16 & ran(update_refresh_reg) = BYTE & ran(instruction_next) = USHORT & ran(instruction_jump) = USHORT & 0 = schar_sshort(0,0) & 1 = 2**0 & 2 = 2**1 & 4 = 2**2 & 8 = 2**3 & 16 = 2**4 & 32 = 2**5 & 64 = 2**6 & 128 = 2**7 & 256 = 2**8 & 512 = 2**9 & 1024 = 2**10 & 2048 = 2**11 & 4096 = 2**12 & 8192 = 2**13 & 16384 = 2**14 & 32768 = 2**15 & 65536 = 2**16 & byte_uchar: BYTE +-> UCHAR & byte_uchar~: UCHAR +-> BYTE & dom(byte_uchar) = BYTE & ran(byte_uchar) = UCHAR & uchar_byte: UCHAR +-> BYTE & uchar_byte~: BYTE +-> UCHAR & dom(uchar_byte) = UCHAR & ran(uchar_byte) = BYTE & byte_uchar = uchar_byte~ & schar_uchar: SCHAR +-> UCHAR & schar_uchar~: UCHAR +-> SCHAR & dom(schar_uchar) = SCHAR & ran(schar_uchar) = UCHAR & uchar_schar: UCHAR +-> SCHAR & uchar_schar~: SCHAR +-> UCHAR & dom(uchar_schar) = UCHAR & ran(uchar_schar) = SCHAR & schar_uchar = uchar_schar~ & byte_schar: BYTE +-> SCHAR & byte_schar~: SCHAR +-> BYTE & dom(byte_schar) = BYTE & ran(byte_schar) = SCHAR & schar_byte: SCHAR +-> BYTE & schar_byte~: BYTE +-> SCHAR & dom(schar_byte) = SCHAR & ran(schar_byte) = BYTE & byte_schar = schar_byte~ & bv16_byte: BV16 +-> BYTE*BYTE & bv16_byte~: BYTE*BYTE +-> BV16 & dom(bv16_byte) = BV16 & ran(bv16_byte) = BYTE*BYTE & byte_bv16: BYTE*BYTE +-> BV16 & byte_bv16~: BV16 +-> BYTE*BYTE & dom(byte_bv16) = BYTE*BYTE & ran(byte_bv16) = BV16 & bv16_byte = byte_bv16~ & bv16_ushort: BV16 +-> USHORT & bv16_ushort~: USHORT +-> BV16 & dom(bv16_ushort) = BV16 & ran(bv16_ushort) = USHORT & ushort_bv16: USHORT +-> BV16 & ushort_bv16~: BV16 +-> USHORT & dom(ushort_bv16) = USHORT & ran(ushort_bv16) = BV16 & bv16_ushort = ushort_bv16~ & uchar_ushort: UCHAR*UCHAR +-> USHORT & uchar_ushort~: USHORT +-> UCHAR*UCHAR & dom(uchar_ushort) = UCHAR*UCHAR & ran(uchar_ushort) = USHORT & bv16_sshort: BV16 +-> SSHORT & bv16_sshort~: SSHORT +-> BV16 & dom(bv16_sshort) = BV16 & ran(bv16_sshort) = SSHORT & sshort_bv16: SSHORT +-> BV16 & sshort_bv16~: BV16 +-> SSHORT & dom(sshort_bv16) = SSHORT & ran(sshort_bv16) = BV16 & bv16_sshort = sshort_bv16~ & schar_sshort: SCHAR*SCHAR +-> SSHORT & schar_sshort~: SSHORT +-> SCHAR*SCHAR & dom(schar_sshort) = SCHAR*SCHAR & ran(schar_sshort) = SSHORT & sshort_ushort: SSHORT +-> USHORT & sshort_ushort~: USHORT +-> SSHORT & dom(sshort_ushort) = SSHORT & ran(sshort_ushort) = USHORT & ushort_sshort: USHORT +-> SSHORT & ushort_sshort~: SSHORT +-> USHORT & dom(ushort_sshort) = USHORT & ran(ushort_sshort) = SSHORT & sshort_ushort = ushort_sshort~ & !bb.(bb: BIT => bit_not(bb) = 1-bb) & dom(bit_and) = BIT*BIT & ran(bit_not) = BIT & bit_not(0) = 1 & bit_not(1) = 0 & !bb.(bb: BIT => bit_not(bit_not(bb)) = bb) & ran(bit_and) = BIT & bit_and(0,0) = 0 & bit_and(0,1) = 0 & bit_and(1,0) = 0 & bit_and(1,1) = 1 & !(b1,b2).(b1: BIT & b2: BIT => bit_and(b1,b2) = bit_and(b2,b1)) & !(b1,b2).(b1: BIT & b2: BIT & bit_and(b1,b2) = 1 => bit_and(b2,b1) = 1) & !(b1,b2).(b1: BIT & b2: BIT & bit_and(b1,b2) = 0 => bit_and(b2,b1) = 0) & !(b1,b2,b3).(b1: BIT & b2: BIT & b3: BIT => bit_and(b1,bit_and(b2,b3)) = bit_and(bit_and(b1,b2),b3)) & !b1.(b1: BIT => bit_and(b1,1) = b1) & !b1.(b1: BIT => bit_and(b1,0) = 0) & dom(bit_or) = BIT*BIT & ran(bit_or) = BIT & bit_or(0,0) = 0 & bit_or(0,1) = 1 & bit_or(1,0) = 1 & bit_or(1,1) = 1 & !(b1,b2).(b1: BIT & b2: BIT => bit_or(b1,b2) = bit_or(b2,b1)) & !(b1,b2).(b1: BIT & b2: BIT & bit_or(b1,b2) = 1 => bit_or(b2,b1) = 1) & !(b1,b2).(b1: BIT & b2: BIT & bit_or(b1,b2) = 0 => bit_or(b2,b1) = 0) & !(b1,b2).(b1: BIT & b2: BIT & bit_or(b1,0) = 1 => b1 = 1) & !(b1,b2).(b1: BIT & b2: BIT & bit_or(b1,0) = 0 => b1 = 0) & !(b1,b2,b3).(b1: BIT & b2: BIT & b3: BIT => bit_or(b1,bit_or(b2,b3)) = bit_or(bit_or(b1,b2),b3)) & !(b1,b2,b3).(b1: BIT & b2: BIT & b3: BIT & bit_or(b1,b2) = 1 => bit_or(b1,bit_or(b2,b3)) = 1) & !(b1,b2,b3).(b1: BIT & b2: BIT & b3: BIT & bit_or(b1,b2) = 1 => bit_or(b1,bit_or(b2,b3)) = bit_or(1,b3)) & !b1.(b1: BIT => bit_or(b1,1) = 1) & !b1.(b1: BIT => bit_or(b1,0) = b1) & !b1.(b1: BIT => bit_or(1,b1) = 1) & !b1.(b1: BIT => bit_or(0,b1) = b1) & dom(bit_xor) = BIT*BIT & ran(bit_xor) = BIT & bit_xor(0,0) = 0 & bit_xor(0,1) = 1 & bit_xor(1,0) = 1 & bit_xor(1,1) = 0 & !(b1,b2).(b1: BIT & b2: BIT => bit_xor(b1,b2) = bit_xor(b2,b1)) & !(b1,b2).(b1: BIT & b2: BIT & bit_xor(b1,b2) = 1 => bit_xor(b2,b1) = 1) & !(b1,b2).(b1: BIT & b2: BIT & bit_xor(b1,b2) = 0 => bit_xor(b2,b1) = 0) & !(b1,b2,b3).(b1: BIT & b2: BIT & b3: BIT => bit_xor(b1,bit_xor(b2,b3)) = bit_xor(bit_xor(b1,b2),b3)) & !(b1,b2,b3).(b1: BIT & b2: BIT & b3: BIT & bit_xor(b1,b2) = 1 => bit_xor(b1,bit_xor(b2,b3)) = bit_xor(1,b3)) & !bb.(bb: BIT => bit_xor(bb,bb) = 0) & dom(bool_bit) = BOOL & bool_bit(TRUE) = 1 & bool_bit(FALSE) = 0 & !bb.(bb: BIT => bb = 0 or bb = 1) & !bb.(bb: BIT & not(bb = 0) => bb = 1) & !bb.(bb: BIT & not(bb = 1) => bb = 0) & [1,1,1,1,1,1,1,1]: BYTE & [0,0,0,0,0,0,0,0]: BYTE & ran(get_lower_digit): POW(0..15) & dom(get_lower_digit) = BYTE & ran(get_upper_digit): POW(0..15) & dom(get_upper_digit) = BYTE & ran(rotateright): POW(BYTE) & dom(rotateright) = BYTE & ran(rotateleft): POW(BYTE) & dom(rotateleft) = BYTE & ran(swap): POW(BYTE) & dom(swap) = BYTE & ran(complement): POW(BYTE) & dom(complement) = BYTE & bv8_and: BYTE*BYTE +-> BYTE & dom(bv8_and) = BYTE*BYTE & ran(parity_even): POW(BIT) & dom(parity_even) = BYTE & ran(is_zero): POW(BIT) & dom(is_zero) = BYTE & 8: INTEGER & !bt.(bt: BYTE => size(bt) = 8) & rotateright: BYTE +-> BYTE & rotateleft: BYTE +-> BYTE & swap: BYTE +-> BYTE & complement: BYTE +-> BYTE & bv8_xor: BYTE*BYTE +-> BYTE & dom(bv8_xor) = BYTE*BYTE & bv8_or: BYTE*BYTE +-> BYTE & dom(bv8_or) = BYTE*BYTE & parity_even: BYTE +-> BIT & card(BYTE) = 256 & is_zero: BYTE +-> BIT & card(BV16) = 65536 & complement16: BV16 +-> BV16 & dom(complement16) = BV16 & byte_bv16 = bv16_byte~ & [1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1]: BV16 & [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0]: BV16 & card(byte_uchar) = 256 & card(uchar_byte) = 256 & UCHAR_MAX: INTEGER & UCHAR_MIN: INTEGER & card(byte_schar) = 256 & card(schar_byte) = 256 & SCHAR_MAX: INTEGER & SCHAR_MIN: INTEGER & card(bv16_sshort) = 65536 & card(sshort_bv16) = 65536 & SSHORT_MIN: SSHORT & SSHORT_MAX: SSHORT & card(bv16_ushort) = 65536 & card(ushort_bv16) = 65536 & USHORT_MAX: INTEGER & USHORT_MIN: INTEGER & 2**16 = 65536 & 2**15 = 32768 & 2**14 = 16384 & 2**13 = 8192 & 2**12 = 4096 & 2**11 = 2048 & 2**10 = 1024 & 2**9 = 512 & 2**8 = 256 & (-2)**7 = -128 & 2**7 = 128 & 2**6 = 64 & 2**5 = 32 & 2**4 = 16 & 2**3 = 8 & 2**2 = 4 & 2**1 = 2 & 2**0 = 1);
  ("`Local hypotheses'" & io_ports$0: BYTE +-> {[0,0,0,0,0,0,0,0]} & dom(io_ports$0) = BYTE & %xx.(xx: BV16 | [0,0,0,0,0,0,0,0]): BV16 +-> BYTE & dom(%xx.(xx: BV16 | [0,0,0,0,0,0,0,0])) = BV16 & ran(%xx.(xx: BV16 | [0,0,0,0,0,0,0,0])): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => %xx.(xx: BV16 | [0,0,0,0,0,0,0,0])<+{address|->value}: BV16 +-> BYTE & dom(%xx.(xx: BV16 | [0,0,0,0,0,0,0,0])<+{address|->value}) = BV16));
  "`Check that the invariant (rgs8: id_reg_8 --> BYTE) is established by the initialisation - ref 3.3'";
  ({1|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{2|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{3|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{4|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{5|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{6|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{7|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{8|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{9|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{10|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{11|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{12|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{13|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{14|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{15|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{16|->id_reg_8|->[1,1,1,1,1,1,1,1]}: (1..16)*{id_reg_8} +-> BYTE);
  (dom({1|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{2|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{3|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{4|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{5|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{6|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{7|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{8|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{9|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{10|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{11|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{12|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{13|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{14|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{15|->id_reg_8|->[1,1,1,1,1,1,1,1]}\/{16|->id_reg_8|->[1,1,1,1,1,1,1,1]}) = (1..16)*{id_reg_8});
  "`Check that the invariant (pc: USHORT) is established by the initialisation - ref 3.3'";
  (0: USHORT);
  "`Check that the invariant (iff1: BIT) is established by the initialisation - ref 3.3'";
  (0: BIT);
  "`Check that the invariant (io_ports: BYTE --> BYTE) is established by the initialisation - ref 3.3'";
  (io_ports$0: BYTE +-> BYTE);
  ("`Component invariant'" & rgs8: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8) = (1..16)*{id_reg_8} & pc: USHORT & sp: BV16 & ix: BV16 & iy: BV16 & i_: BYTE & r_: BYTE & iff1: BIT & iff2: BIT & im: BIT*BIT & io_ports: BYTE +-> BYTE & dom(io_ports) = BYTE);
  "`Check assertion (dec(rgs8(b0)): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (dec(rgs8(5|->id_reg_8)): BYTE);
  "`Check assertion (io_ports(rgs8(c0)): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (io_ports(rgs8(6|->id_reg_8)): BYTE);
  "`Check assertion (bv8get(rgs8(f0),0): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),0): BIT);
  "`Check assertion (bv8get(rgs8(f0),1): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),1): BIT);
  "`Check assertion (bv8get(rgs8(f0),2): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),2): BIT);
  "`Check assertion (bv8get(rgs8(f0),3): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),3): BIT);
  "`Check assertion (bv8get(rgs8(f0),4): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),4): BIT);
  "`Check assertion (bv8get(rgs8(f0),5): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),5): BIT);
  "`Check assertion (bv8get(rgs8(f0),6): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),6): BIT);
  "`Check assertion (bv8get(rgs8(f0),7): BIT) deduction - ref 3.2, 4.2, 5.3'";
  (bv8get(rgs8(2|->id_reg_8),7): BIT);
  "`Check assertion (ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2)): BV16);
  "`Check assertion (ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1)): BV16);
  "`Check assertion (ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)): BV16);
  "`Check assertion (ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)): BV16);
  "`Check assertion (dec_BV16(byte_bv16(rgs8(h0),rgs8(l0))): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): BV16);
  "`Check assertion (inc_BV16(byte_bv16(rgs8(h0),rgs8(l0))): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): BV16);
  "`Check assertion (inc_BV16(byte_bv16(rgs8(d0),rgs8(e0))): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (inc_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): BV16);
  "`Check assertion (dec_BV16(byte_bv16(rgs8(d0),rgs8(e0))): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (dec_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): BV16);
  "`Check assertion (inc_BV16(byte_bv16(rgs8(b0),rgs8(c0))): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (inc_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): BV16);
  "`Check assertion (dec_BV16(byte_bv16(rgs8(b0),rgs8(c0))): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): BV16);
  "`Check assertion (mem(iy): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(iy): BYTE);
  "`Check assertion (mem(ix): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(ix): BYTE);
  "`Check assertion (mem(sp): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(sp): BYTE);
  "`Check assertion (mem(byte_bv16(rgs8(a0),rgs8(f0))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(rgs8(1|->id_reg_8),rgs8(2|->id_reg_8))): BYTE);
  "`Check assertion (mem(byte_bv16(rgs8(h0),rgs8(l0))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): BYTE);
  "`Check assertion (mem(byte_bv16(rgs8(d0),rgs8(e0))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): BYTE);
  "`Check assertion (mem(byte_bv16(rgs8(b0),rgs8(c0))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): BYTE);
  "`Check assertion (byte_bv16(rgs8(a0),rgs8(f0)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (byte_bv16(rgs8(1|->id_reg_8),rgs8(2|->id_reg_8)): BV16);
  "`Check assertion (byte_bv16(rgs8(d0),rgs8(e0)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)): BV16);
  "`Check assertion (byte_bv16(rgs8(h0),rgs8(l0)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)): BV16);
  "`Check assertion (byte_bv16(rgs8(b0),rgs8(c0)): BV16) deduction - ref 3.2, 4.2, 5.3'";
  (byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)): BV16);
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & ww: (1..16)*{id_reg_8} & wwr: BYTE & aa: (1..16)*{id_reg_8} & aar: BYTE & bb: (1..16)*{id_reg_8} & bbr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(xx = aa) & not(xx = bb) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(yy = aa) & not(yy = bb) & not(zz = vv) & not(zz = ww) & not(zz = aa) & not(zz = bb) & not(vv = ww) & not(vv = aa) & not(vv = bb) & not(ww = aa) & not(ww = bb) & not(aa = bb));
  "`Check assertion (!(xx,xxr,yy,yyr,zz,zzr,vv,vvr,ww,wwr,aa,aar,bb,bbr).(xx: id_reg_8 & xxr: BYTE & yy: id_reg_8 & yyr: BYTE & zz: id_reg_8 & zzr: BYTE & vv: id_reg_8 & vvr: BYTE & ww: id_reg_8 & wwr: BYTE & aa: id_reg_8 & aar: BYTE & bb: id_reg_8 & bbr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(xx = aa) & not(xx = bb) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(yy = aa) & not(yy = bb) & not(zz = vv) & not(zz = ww) & not(zz = aa) & not(zz = bb) & not(vv = ww) & not(vv = aa) & not(vv = bb) & not(ww = aa) & not(ww = bb) & not(aa = bb) => rgs8<+{xx|->xxr,yy|->yyr,zz|->zzr,vv|->vvr,ww|->wwr,aa|->aar,bb|->bbr}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar}\/{bb|->bbr}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar}\/{bb|->bbr})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & ww: (1..16)*{id_reg_8} & wwr: BYTE & aa: (1..16)*{id_reg_8} & aar: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(xx = aa) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(yy = aa) & not(zz = vv) & not(zz = ww) & not(zz = aa) & not(vv = ww) & not(vv = aa) & not(ww = aa));
  "`Check assertion (!(xx,xxr,yy,yyr,zz,zzr,vv,vvr,ww,wwr,aa,aar).(xx: id_reg_8 & xxr: BYTE & yy: id_reg_8 & yyr: BYTE & zz: id_reg_8 & zzr: BYTE & vv: id_reg_8 & vvr: BYTE & ww: id_reg_8 & wwr: BYTE & aa: id_reg_8 & aar: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(xx = aa) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(yy = aa) & not(zz = vv) & not(zz = ww) & not(zz = aa) & not(vv = ww) & not(vv = aa) & not(ww = aa) => rgs8<+{xx|->xxr,yy|->yyr,zz|->zzr,vv|->vvr,ww|->wwr,aa|->aar}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & ww: (1..16)*{id_reg_8} & wwr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(zz = vv) & not(zz = ww) & not(vv = ww));
  "`Check assertion (!(xx,xxr,yy,yyr,zz,zzr,vv,vvr,ww,wwr).(xx: id_reg_8 & xxr: BYTE & yy: id_reg_8 & yyr: BYTE & zz: id_reg_8 & zzr: BYTE & vv: id_reg_8 & vvr: BYTE & ww: id_reg_8 & wwr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(zz = vv) & not(zz = ww) & not(vv = ww) => rgs8<+{xx|->xxr,yy|->yyr,zz|->zzr,vv|->vvr,ww|->wwr}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(yy = zz) & not(yy = vv) & not(zz = vv));
  "`Check assertion (!(xx,xxr,yy,yyr,zz,zzr,vv,vvr).(xx: id_reg_8 & xxr: BYTE & yy: id_reg_8 & yyr: BYTE & zz: id_reg_8 & zzr: BYTE & vv: id_reg_8 & vvr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(yy = zz) & not(yy = vv) & not(zz = vv) => rgs8<+{xx|->xxr,yy|->yyr,zz|->zzr,vv|->vvr}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & not(xx = yy) & not(xx = zz) & not(yy = zz));
  "`Check assertion (!(xx,xxr,yy,yyr,zz,zzr).(xx: id_reg_8 & xxr: BYTE & yy: id_reg_8 & yyr: BYTE & zz: id_reg_8 & zzr: BYTE & not(xx = yy) & not(xx = zz) & not(yy = zz) => rgs8<+{xx|->xxr,yy|->yyr,zz|->zzr}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & not(xx = yy));
  "`Check assertion (!(xx,xxr,yy,yyr).(xx: id_reg_8 & xxr: BYTE & yy: id_reg_8 & yyr: BYTE & not(xx = yy) => rgs8<+{xx|->xxr,yy|->yyr}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+({xx|->xxr}\/{yy|->yyr}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({xx|->xxr}\/{yy|->yyr})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} & xxr: BYTE);
  "`Check assertion (!(xx,xxr).(xx: id_reg_8 & xxr: BYTE => rgs8<+{xx|->xxr}: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+{xx|->xxr}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{xx|->xxr}) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & xx: (1..16)*{id_reg_8} +-> BYTE & dom(xx) = (1..16)*{id_reg_8});
  "`Check assertion (!xx.(xx: id_reg_8 --> BYTE => rgs8<+xx: id_reg_8 --> BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (rgs8<+xx: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+xx) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & b1: BIT & b2: BIT & b3: BIT & b4: BIT & b5: BIT & b6: BIT);
  "`Check assertion (!(b1,b2,b3,b4,b5,b6).(b1: BIT & b2: BIT & b3: BIT & b4: BIT & b5: BIT & b6: BIT => update_flag_reg(b1,b2,b3,b4,b5,b6): {f0}*BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (update_flag_reg(b1,b2,b3,b4,b5,b6): {2|->id_reg_8}*BYTE);
  "`Check assertion (ran(update_flag_reg): POW({f0}*BYTE)) deduction - ref 3.2, 4.2, 5.3'";
  (ran(update_flag_reg): POW({2|->id_reg_8}*BYTE));
  "`Check assertion (dom(update_flag_reg) = BIT*BIT*BIT*BIT*BIT*BIT) deduction - ref 3.2, 4.2, 5.3'";
  (dom(update_flag_reg) = BIT*BIT*BIT*BIT*BIT*BIT);
  "`Check assertion (update_refresh_reg(r_): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (update_refresh_reg(r_): BYTE);
  "`Check assertion (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(a0),rgs8(f0))))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(1|->id_reg_8),rgs8(2|->id_reg_8))))): BYTE);
  "`Check assertion (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(h0),rgs8(l0))))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))): BYTE);
  "`Check assertion (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(d0),rgs8(e0))))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))))): BYTE);
  "`Check assertion (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(b0),rgs8(c0))))): BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))): BYTE);
  "`Check assertion (instruction_next(pc): USHORT) deduction - ref 3.2, 4.2, 5.3'";
  (instruction_next(pc): USHORT);
  "`Check assertion (ran(rgs8) <: BYTE) deduction - ref 3.2, 4.2, 5.3'";
  (ran(rgs8): POW(BYTE));
  "`Check assertion (cc_get: (id_reg_8 --> BYTE)*(0..8) +-> BIT) deduction - ref 3.2, 4.2, 5.3'";
  (cc_get: ((1..16)*{id_reg_8} --> BYTE)*(0..8) +-> BIT);
  "`Check assertion (get_bv_reg16: BV16*(id_reg_8 --> BYTE)*id_reg_16 +-> BV16) deduction - ref 3.2, 4.2, 5.3'";
  (get_bv_reg16: BV16*((1..16)*{id_reg_8} --> BYTE)*((1..5)*{id_reg_16}) +-> BV16);
  "`Check assertion (card(update_flag_reg) = 64) deduction - ref 3.2, 4.2, 5.3'";
  (card(update_flag_reg) = 64);
  "`Check assertion (card(REG16_TO_REG8) = 5) deduction - ref 3.2, 4.2, 5.3'";
  (card(REG16_TO_REG8) = 5);
  ("`Component assertions'" & card(REG16_TO_REG8) = 5 & card(update_flag_reg) = 64 & get_bv_reg16: BV16*((1..16)*{id_reg_8} --> BYTE)*((1..5)*{id_reg_16}) +-> BV16 & cc_get: ((1..16)*{id_reg_8} --> BYTE)*(0..8) +-> BIT & ran(mem): POW(BYTE) & dom(mem) = BV16 & ran(rgs8): POW(BYTE) & dom(rgs8) = (1..16)*{id_reg_8} & instruction_next(pc): USHORT & mem(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): BYTE & mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))): BYTE & mem(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): BYTE & mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))))): BYTE & mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): BYTE & mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))): BYTE & mem(byte_bv16(rgs8(1|->id_reg_8),rgs8(2|->id_reg_8))): BYTE & mem(byte_bv16(schar_byte(0),mem(byte_bv16(rgs8(1|->id_reg_8),rgs8(2|->id_reg_8))))): BYTE & mem(sp): BYTE & mem(ix): BYTE & mem(iy): BYTE & update_refresh_reg(r_): BYTE & dom(update_flag_reg) = BIT*BIT*BIT*BIT*BIT*BIT & ran(update_flag_reg): POW({2|->id_reg_8}*BYTE) & !(b1,b2,b3,b4,b5,b6).(b1: BIT & b2: BIT & b3: BIT & b4: BIT & b5: BIT & b6: BIT => update_flag_reg(b1,b2,b3,b4,b5,b6): {2|->id_reg_8}*BYTE) & !xx.(xx: (1..16)*{id_reg_8} +-> BYTE & dom(xx) = (1..16)*{id_reg_8} => rgs8<+xx: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+xx) = (1..16)*{id_reg_8}) & !(xx,xxr).(xx: (1..16)*{id_reg_8} & xxr: BYTE => rgs8<+{xx|->xxr}: (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+{xx|->xxr}) = (1..16)*{id_reg_8}) & !(xx,xxr,yy,yyr).(xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & not(xx = yy) => rgs8<+({xx|->xxr}\/{yy|->yyr}): (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+({xx|->xxr}\/{yy|->yyr})) = (1..16)*{id_reg_8}) & !(xx,xxr,yy,yyr,zz,zzr).(xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & not(xx = yy) & not(xx = zz) & not(yy = zz) => rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}): (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr})) = (1..16)*{id_reg_8}) & !(xx,xxr,yy,yyr,zz,zzr,vv,vvr).(xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(yy = zz) & not(yy = vv) & not(zz = vv) => rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}): (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr})) = (1..16)*{id_reg_8}) & !(xx,xxr,yy,yyr,zz,zzr,vv,vvr,ww,wwr).(xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & ww: (1..16)*{id_reg_8} & wwr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(zz = vv) & not(zz = ww) & not(vv = ww) => rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}): (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr})) = (1..16)*{id_reg_8}) & !(xx,xxr,yy,yyr,zz,zzr,vv,vvr,ww,wwr,aa,aar).(xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & ww: (1..16)*{id_reg_8} & wwr: BYTE & aa: (1..16)*{id_reg_8} & aar: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(xx = aa) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(yy = aa) & not(zz = vv) & not(zz = ww) & not(zz = aa) & not(vv = ww) & not(vv = aa) & not(ww = aa) => rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar}): (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar})) = (1..16)*{id_reg_8}) & !(xx,xxr,yy,yyr,zz,zzr,vv,vvr,ww,wwr,aa,aar,bb,bbr).(xx: (1..16)*{id_reg_8} & xxr: BYTE & yy: (1..16)*{id_reg_8} & yyr: BYTE & zz: (1..16)*{id_reg_8} & zzr: BYTE & vv: (1..16)*{id_reg_8} & vvr: BYTE & ww: (1..16)*{id_reg_8} & wwr: BYTE & aa: (1..16)*{id_reg_8} & aar: BYTE & bb: (1..16)*{id_reg_8} & bbr: BYTE & not(xx = yy) & not(xx = zz) & not(xx = vv) & not(xx = ww) & not(xx = aa) & not(xx = bb) & not(yy = zz) & not(yy = vv) & not(yy = ww) & not(yy = aa) & not(yy = bb) & not(zz = vv) & not(zz = ww) & not(zz = aa) & not(zz = bb) & not(vv = ww) & not(vv = aa) & not(vv = bb) & not(ww = aa) & not(ww = bb) & not(aa = bb) => rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar}\/{bb|->bbr}): (1..16)*{id_reg_8} +-> BYTE & dom(rgs8<+({xx|->xxr}\/{yy|->yyr}\/{zz|->zzr}\/{vv|->vvr}\/{ww|->wwr}\/{aa|->aar}\/{bb|->bbr})) = (1..16)*{id_reg_8}) & byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)): BV16 & byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)): BV16 & byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)): BV16 & byte_bv16(rgs8(1|->id_reg_8),rgs8(2|->id_reg_8)): BV16 & dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): BV16 & inc_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): BV16 & dec_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): BV16 & inc_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): BV16 & inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): BV16 & dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): BV16 & ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)): BV16 & ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)): BV16 & ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1)): BV16 & ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2)): BV16 & bv8get(rgs8(2|->id_reg_8),7): BIT & bv8get(rgs8(2|->id_reg_8),6): BIT & bv8get(rgs8(2|->id_reg_8),5): BIT & bv8get(rgs8(2|->id_reg_8),4): BIT & bv8get(rgs8(2|->id_reg_8),3): BIT & bv8get(rgs8(2|->id_reg_8),2): BIT & bv8get(rgs8(2|->id_reg_8),1): BIT & bv8get(rgs8(2|->id_reg_8),0): BIT & io_ports(rgs8(6|->id_reg_8)): BYTE & dec(rgs8(5|->id_reg_8)): BYTE);
  ("`ext_update_io_ports preconditions in this component'" & address: UCHAR & value: SCHAR);
  "`Check that the invariant (io_ports: BYTE --> BYTE) is preserved by the operation - ref 3.4'";
  (io_ports<+{uchar_byte(address)|->schar_byte(value)}: BYTE +-> BYTE);
  (dom(io_ports<+{uchar_byte(address)|->schar_byte(value)}) = BYTE);
  ("`IN_A_9n0 preconditions in this component'" & nn: UCHAR);
  "`Check that the invariant (rgs8: id_reg_8 --> BYTE) is preserved by the operation - ref 3.4'";
  (rgs8<+{1|->id_reg_8|->io_ports(uchar_byte(nn))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{1|->id_reg_8|->io_ports(uchar_byte(nn))}) = (1..16)*{id_reg_8});
  ("`IN_r_9C0 preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = is_zero(io_ports(rgs8(6|->id_reg_8))) & half_carry = 0 & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 0 & carry = bv8get(rgs8(2|->id_reg_8),0));
  (rgs8<+({rr|->io_ports(rgs8(6|->id_reg_8))}\/{update_flag_reg(negative,zero,half_carry,pv,add_sub,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rr|->io_ports(rgs8(6|->id_reg_8))}\/{update_flag_reg(negative,zero,half_carry,pv,add_sub,carry)})) = (1..16)*{id_reg_8});
  ("`INI preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  (rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{5|->id_reg_8|->dec(rgs8(5|->id_reg_8))}\/{update_flag_reg(negative,zero,half_carry,pv,add_sub,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{5|->id_reg_8|->dec(rgs8(5|->id_reg_8))}\/{update_flag_reg(negative,zero,half_carry,pv,add_sub,carry)})) = (1..16)*{id_reg_8});
  ("`INIR preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = 1 & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & is_zero(dec(rgs8(5|->id_reg_8))) = 1 & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = 1 & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & not(is_zero(dec(rgs8(5|->id_reg_8))) = 1) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`IND preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`INDR preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & is_zero(dec(rgs8(5|->id_reg_8))) = 1 & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(io_ports(rgs8(6|->id_reg_8))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(io_ports(rgs8(6|->id_reg_8))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & not(is_zero(dec(rgs8(5|->id_reg_8))) = 1) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`OUT_9n0_A preconditions in this component'" & nn: UCHAR);
  (io_ports<+{uchar_byte(nn)|->rgs8(1|->id_reg_8)}: BYTE +-> BYTE);
  (dom(io_ports<+{uchar_byte(nn)|->rgs8(1|->id_reg_8)}) = BYTE);
  ("`OUT_9C0_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  (io_ports<+{rgs8(rr)|->rgs8(6|->id_reg_8)}: BYTE +-> BYTE);
  (dom(io_ports<+{rgs8(rr)|->rgs8(6|->id_reg_8)}) = BYTE);
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  (io_ports<+{rgs8(6|->id_reg_8)|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BYTE +-> BYTE);
  (dom(io_ports<+{rgs8(6|->id_reg_8)|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BYTE);
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & is_zero(dec(rgs8(5|->id_reg_8))) = 1 & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & not(is_zero(dec(rgs8(5|->id_reg_8))) = 1) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & is_zero(dec(rgs8(5|->id_reg_8))) = 1 & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & hvn: BYTE & lvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & zero = is_zero(dec(rgs8(5|->id_reg_8))) & half_carry = bv8get(rgs8(2|->id_reg_8),4) & pv = parity_even(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & add_sub = 1 & carry = bv8get(rgs8(2|->id_reg_8),0) & not(is_zero(dec(rgs8(5|->id_reg_8))) = 1) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->io_ports(rgs8(6|->id_reg_8))}<+{address|->value}) = BV16));
  (rgs8<+({1|->id_reg_8|->rotateleft(rgs8(1|->id_reg_8))}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),7))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->rotateleft(rgs8(1|->id_reg_8))}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),7))})) = (1..16)*{id_reg_8});
  (rgs8<+({1|->id_reg_8|->(rotateleft(rgs8(1|->id_reg_8))<+{1|->bv8get(rgs8(2|->id_reg_8),0)})}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),7))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->(rotateleft(rgs8(1|->id_reg_8))<+{1|->bv8get(rgs8(2|->id_reg_8),0)})}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),7))})) = (1..16)*{id_reg_8});
  (rgs8<+({1|->id_reg_8|->rotateright(rgs8(1|->id_reg_8))}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->rotateright(rgs8(1|->id_reg_8))}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  (rgs8<+({1|->id_reg_8|->(rotateright(rgs8(1|->id_reg_8))<+{8|->bv8get(rgs8(2|->id_reg_8),0)})}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->(rotateright(rgs8(1|->id_reg_8))<+{8|->bv8get(rgs8(2|->id_reg_8),0)})}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(1|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  ("`RLC_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(rgs8(rr)));
  (rgs8<+({rr|->res}\/{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(rgs8(rr),7))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rr|->res}\/{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(rgs8(rr),7))})) = (1..16)*{id_reg_8});
  ("`RLC_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),7))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),7))}) = (1..16)*{id_reg_8});
  ("`RLC_9IX_d0 preconditions in this component'" & desloc: SCHAR & bv16_ushort(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))));
  "`Check preconditions of called operation, or While loop construction, or Assert predicates'";
  (ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536): BV16);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))) & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),7))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),7))}) = (1..16)*{id_reg_8});
  ("`RLC_9IY_d0 preconditions in this component'" & desloc: SCHAR & bv16_ushort(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))));
  (ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536): BV16);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))) & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),7))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),7))}) = (1..16)*{id_reg_8});
  ("`RL_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(rgs8(rr))<+{1|->bv8get(rgs8(2|->id_reg_8),0)});
  ("`RL_9HL preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))<+{0|->bv8get(rgs8(2|->id_reg_8),0)} & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  ("`RL_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)});
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)} & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  ("`RL_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)});
  ("`Local hypotheses'" & res: BYTE & res = rotateleft(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)} & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  ("`RRC_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & res: BYTE & res = rotateright(rgs8(rr)));
  (rgs8<+({rr|->res}\/{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(rgs8(rr),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rr|->res}\/{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(rgs8(rr),0))})) = (1..16)*{id_reg_8});
  ("`RRC_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),0))}) = (1..16)*{id_reg_8});
  ("`RRC_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))));
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))) & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),0))}) = (1..16)*{id_reg_8});
  ("`RRC_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))));
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))) & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(res),is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),0))}) = (1..16)*{id_reg_8});
  ("`RR_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & res: BYTE & res = rotateright(rgs8(rr))<+{1|->bv8get(rgs8(2|->id_reg_8),0)});
  ("`RR_9HL preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): STACK_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))<+{1|->bv8get(rgs8(2|->id_reg_8),0)} & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  ("`RR_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)});
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)} & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  ("`RR_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)});
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))<+{1|->bv8get(rgs8(2|->id_reg_8),0)} & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  ("`SLA_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`SLA_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`SRA_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))<+{8|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))(7)} & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  ("`SRA_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))<+{7|->bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),7)});
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))<+{7|->bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),7)} & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  ("`SRA_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))<+{7|->bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),7)});
  ("`Local hypotheses'" & res: BYTE & res = rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))<+{7|->bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),7)} & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  ("`SRL_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & res: BYTE & res = bitclear(rotateright(rgs8(rr)),7));
  (rgs8<+({rr|->res}\/{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(rgs8(rr),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rr|->res}\/{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(rgs8(rr),0))})) = (1..16)*{id_reg_8});
  ("`SRL_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = bitclear(rotateright(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))),7) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),0))}) = (1..16)*{id_reg_8});
  ("`SRL_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = bitclear(rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))),7));
  ("`Local hypotheses'" & res: BYTE & res = bitclear(rotateright(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))),7) & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),0))}) = (1..16)*{id_reg_8});
  ("`SRL_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & res = bitclear(rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))),7));
  ("`Local hypotheses'" & res: BYTE & res = bitclear(rotateright(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))),7) & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(0,is_zero(res),0,parity_even(res),0,bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),0))}) = (1..16)*{id_reg_8});
  ("`RLD preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & acc: BYTE & res = {8|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),3)}\/{7|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),2)}\/{6|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),1)}\/{5|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),0)}\/{4|->bv8get(rgs8(1|->id_reg_8),3)}\/{3|->bv8get(rgs8(1|->id_reg_8),2)}\/{2|->bv8get(rgs8(1|->id_reg_8),1)}\/{1|->bv8get(rgs8(1|->id_reg_8),0)} & acc = rgs8(1|->id_reg_8)<+({4|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),7)}\/{3|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),6)}\/{2|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),5)}\/{1|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),4)}) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(is_negative(acc),is_zero(acc),0,parity_even(acc),0,bv8get(rgs8(2|->id_reg_8),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(is_negative(acc),is_zero(acc),0,parity_even(acc),0,bv8get(rgs8(2|->id_reg_8),0))}) = (1..16)*{id_reg_8});
  ("`RRD preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & res: BYTE & acc: BYTE & res = {8|->bv8get(rgs8(1|->id_reg_8),3)}\/{7|->bv8get(rgs8(1|->id_reg_8),2)}\/{6|->bv8get(rgs8(1|->id_reg_8),1)}\/{5|->bv8get(rgs8(1|->id_reg_8),0)}\/{4|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),7)}\/{3|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),6)}\/{2|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),5)}\/{1|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),4)} & acc = rgs8(1|->id_reg_8)<+({4|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),3)}\/{3|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),2)}\/{2|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),1)}\/{1|->bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),0)}) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->res}<+{address|->value}) = BV16));
  ("`BIT_b_rr preconditions in this component'" & bb: 0..7 & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  (rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(rgs8(rr),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(rgs8(rr),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}) = (1..16)*{id_reg_8});
  ("`BIT_b_9HL0 preconditions in this component'" & bb: 0..7);
  (rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}) = (1..16)*{id_reg_8});
  ("`BIT_b_9IX_d0 preconditions in this component'" & bb: 0..7 & desloc: SCHAR);
  (rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}) = (1..16)*{id_reg_8});
  ("`BIT_b_9IY_d0 preconditions in this component'" & bb: 0..7 & desloc: SCHAR);
  (rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bit_not(bv8get(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),bb)),1,bv8get(rgs8(2|->id_reg_8),2),0,bv8get(rgs8(2|->id_reg_8),0))}) = (1..16)*{id_reg_8});
  ("`SET_b_r preconditions in this component'" & bb: 0..7 & rr: (1..16)*{id_reg_8});
  (rgs8<+{rr|->bitset(rgs8(rr),bb)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->bitset(rgs8(rr),bb)}) = (1..16)*{id_reg_8});
  ("`SET_b_9HL0 preconditions in this component'" & bb: 0..7 & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  (bitset(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bb): BYTE);
  ("`SET_b_9IX_d0 preconditions in this component'" & bb: 0..7 & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  (bitset(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),bb): BYTE);
  ("`SET_b_9IY_d0 preconditions in this component'" & bb: 0..7 & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  (bitset(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),bb): BYTE);
  ("`RES_b_r preconditions in this component'" & bb: 0..7 & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  (rgs8<+{rr|->bitclear(rgs8(rr),bb)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->bitclear(rgs8(rr),bb)}) = (1..16)*{id_reg_8});
  ("`RES_b_9HL0 preconditions in this component'" & bb: 0..7 & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  (bitclear(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bb): BYTE);
  ("`RES_b_9IX_d0 preconditions in this component'" & bb: 0..7 & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  (bitclear(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)),bb): BYTE);
  ("`RES_b_9IY_d0 preconditions in this component'" & bb: 0..7 & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  (bitclear(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)),bb): BYTE);
  "`Check that the invariant (pc: USHORT) is preserved by the operation - ref 3.4'";
  (bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): USHORT);
  (bv16_ushort(ix): USHORT);
  (bv16_ushort(iy): USHORT);
  ("`DJNZ_e preconditions in this component'" & ee_p: USHORT & ee_p-pc<=129 & -126<=ee_p-pc);
  ("`Local hypotheses'" & is_zero(dec(rgs8(5|->id_reg_8))) = 1);
  (rgs8<+{5|->id_reg_8|->dec(rgs8(5|->id_reg_8))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{5|->id_reg_8|->dec(rgs8(5|->id_reg_8))}) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & not(is_zero(dec(rgs8(5|->id_reg_8))) = 1));
  ("`CALL_nn preconditions in this component'" & nn: USHORT & bv16_ushort(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ("`Local hypotheses'" & high: BYTE & low: BYTE & high,low = bv16_byte(ushort_bv16(pc)) & not(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1)) = ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))));
  ({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->high}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->low}: BV16 +-> BYTE);
  ("`CALL_cc_nn preconditions in this component'" & cc: 0..8 & nn: USHORT & bv16_ushort(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ("`Local hypotheses'" & high: BYTE & low: BYTE & high,low = bv16_byte(ushort_bv16(pc)) & cc_get(rgs8,cc) = 1);
  (bv16_ushort(byte_bv16(mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))),mem(sp))): USHORT);
  ("`RET_cc preconditions in this component'" & cc: 0..7);
  ("`Local hypotheses'" & cc_get(rgs8,cc) = 1);
  ("`RST_p preconditions in this component'" & pp: 0..7 & bv16_ushort(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ("`Local hypotheses'" & pc_l: BYTE & pc_h: BYTE & bv16_byte(ushort_bv16(pc)) = pc_l|->pc_h);
  ({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_h}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_l}: BV16 +-> BYTE);
  ("`Local hypotheses'" & pc_l: BYTE & pc_h: BYTE & bv16_byte(ushort_bv16(pc)) = pc_l|->pc_h & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_h}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_l}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_h}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_l})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_h}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_l})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_h}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_l})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_h}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_l})<+{address|->value}) = BV16));
  (pp*8: USHORT);
  ("`AND_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_and(rgs8(1|->id_reg_8),rgs8(rr)) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  (rgs8<+({1|->id_reg_8|->result}\/{update_flag_reg(negative,zero,half_carry,pv,add_sub,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->result}\/{update_flag_reg(negative,zero,half_carry,pv,add_sub,carry)})) = (1..16)*{id_reg_8});
  ("`AND_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_and(rgs8(1|->id_reg_8),schar_byte(n1)) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_and(rgs8(1|->id_reg_8),mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`AND_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_and(rgs8(1|->id_reg_8),mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`AND_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_and(rgs8(1|->id_reg_8),mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`OR_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_or(rgs8(1|->id_reg_8),rgs8(rr)) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`OR_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_or(rgs8(1|->id_reg_8),schar_byte(n1)) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_or(rgs8(1|->id_reg_8),mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`OR_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_or(rgs8(1|->id_reg_8),mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`OR_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_or(rgs8(1|->id_reg_8),mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`XOR_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_xor(rgs8(1|->id_reg_8),rgs8(rr)) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`XOR_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_xor(rgs8(1|->id_reg_8),schar_byte(n1)) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_xor(rgs8(1|->id_reg_8),mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`XOR_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_xor(rgs8(1|->id_reg_8),mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`XOR_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & result: BYTE & negative: BIT & zero: BIT & half_carry: BIT & pv: BIT & add_sub: BIT & carry: BIT & result = bv8_xor(rgs8(1|->id_reg_8),mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))) & negative = is_negative(result) & zero = is_zero(result) & half_carry = 0 & pv = parity_even(result) & add_sub = 0 & carry = 0);
  ("`CP_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(rgs8(rr))));
  (rgs8<+{update_flag_reg(negative,zero,half_carry,carry,1,carry)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(negative,zero,half_carry,carry,1,carry)}) = (1..16)*{id_reg_8});
  ("`CP_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),schar_uchar(n1)));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))));
  ("`CP_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))));
  ("`CP_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))));
  ("`INC_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(rgs8(rr)),1));
  (rgs8<+({rr|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,0,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rr|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,0,carry)})) = (1..16)*{id_reg_8});
  ("`INC_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))),1));
  (uchar_byte(sum): BYTE);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))),1) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(negative,zero,half_carry,carry,0,carry)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(negative,zero,half_carry,carry,0,carry)}) = (1..16)*{id_reg_8});
  ("`INC_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))),1));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))),1) & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}) = BV16));
  ("`INC_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))),1));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))),1) & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}) = BV16));
  ("`DEC_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & not(rr = 2|->id_reg_8));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(rgs8(rr)),1));
  (rgs8<+({rr|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,1,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rr|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,1,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  ("`DEC_9HL0 preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))),1));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))),1) & mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}) = BV16 & ran(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))|->uchar_byte(sum)}<+{address|->value}) = BV16));
  (rgs8<+{update_flag_reg(negative,zero,half_carry,carry,1,bv8get(rgs8(2|->id_reg_8),0))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(negative,zero,half_carry,carry,1,bv8get(rgs8(2|->id_reg_8),0))}) = (1..16)*{id_reg_8});
  ("`DEC_9IX_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))),1));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))),1) & mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}) = BV16));
  ("`DEC_9IY_d0 preconditions in this component'" & desloc: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))),1));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))),1) & mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}) = BV16 & ran(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)|->uchar_byte(sum)}<+{address|->value}) = BV16));
  ("`ADD_HL_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  ("`Local hypotheses'" & result: USHORT & bv_value: BV16 & bvh: BYTE & bvl: BYTE & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & get_bv_reg16(sp,rgs8,ss) = bv_value & result = add16USHORT(0,bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)) & bvh,bvl = bv16_byte(ushort_bv16(result)) & negative = bv8get(rgs8(2|->id_reg_8),7) & zero = bv8get(rgs8(2|->id_reg_8),6) & half_carry = add_halfcarryUSHORT(0,bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)) & carry = add_carryUSHORT(0,bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)));
  (rgs8<+({13|->id_reg_8|->bvh}\/{14|->id_reg_8|->bvl}\/{update_flag_reg(negative,zero,half_carry,bv8get(rgs8(2|->id_reg_8),2),0,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->bvh}\/{14|->id_reg_8|->bvl}\/{update_flag_reg(negative,zero,half_carry,bv8get(rgs8(2|->id_reg_8),2),0,carry)})) = (1..16)*{id_reg_8});
  ("`ADC_HL_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  ("`Local hypotheses'" & result: USHORT & bv_value: BV16 & bvh: BYTE & bvl: BYTE & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & get_bv_reg16(sp,rgs8,ss) = bv_value & result = add16USHORT(bv8get(rgs8(2|->id_reg_8),0),bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)) & negative = 1 & zero = is_zero16USHORT(result) & half_carry = add_halfcarryUSHORT(bv8get(rgs8(2|->id_reg_8),0),bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)) & carry = add_carryUSHORT(bv8get(rgs8(2|->id_reg_8),0),bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)));
  (rgs8<+({13|->id_reg_8|->bvh}\/{14|->id_reg_8|->bvl}\/{update_flag_reg(negative,zero,half_carry,carry,0,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->bvh}\/{14|->id_reg_8|->bvl}\/{update_flag_reg(negative,zero,half_carry,carry,0,carry)})) = (1..16)*{id_reg_8});
  ("`SBC_HL_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  ("`Local hypotheses'" & result: USHORT & bv_value: BV16 & bvh: BYTE & bvl: BYTE & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & get_bv_reg16(sp,rgs8,ss) = bv_value & result = sub16USHORT(bv8get(rgs8(2|->id_reg_8),0),bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)) & negative = 1 & zero = is_zero16USHORT(result) & half_carry = sub_halfcarryUSHORT(bv8get(rgs8(2|->id_reg_8),0),bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)) & carry = sub_carryUSHORT(bv8get(rgs8(2|->id_reg_8),0),bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))),bv16_ushort(bv_value)));
  ("`ADD_IX_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  (rgs8<+{update_flag_reg(negative,zero,half_carry,bv8get(rgs8(2|->id_reg_8),2),0,carry)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(negative,zero,half_carry,bv8get(rgs8(2|->id_reg_8),2),0,carry)}) = (1..16)*{id_reg_8});
  "`Check that the invariant (ix: BV16) is preserved by the operation - ref 3.4'";
  (ushort_bv16(result): BV16);
  ("`ADD_IY_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  "`Check that the invariant (iy: BV16) is preserved by the operation - ref 3.4'";
  ("`INC_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  ("`Local hypotheses'" & ss = 4|->id_reg_16);
  "`Check that the invariant (sp: BV16) is preserved by the operation - ref 3.4'";
  (inc_BV16(sp): BV16);
  ("`Local hypotheses'" & not(ss = 4|->id_reg_16) & rh: (1..16)*{id_reg_8} & rl: (1..16)*{id_reg_8} & vh: BYTE & vl: BYTE & REG16_TO_REG8(ss) = rh|->rl & not(rh = rl) & bv16_byte(inc_BV16(byte_bv16(rgs8(rh),rgs8(rl)))) = vh|->vl);
  (rgs8<+({rh|->vh}\/{rl|->vl}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rh|->vh}\/{rl|->vl})) = (1..16)*{id_reg_8});
  (inc_BV16(ix): BV16);
  (inc_BV16(iy): BV16);
  ("`DEC_ss preconditions in this component'" & ss: (1..5)*{id_reg_16} & not(ss = 5|->id_reg_16));
  ("`Local hypotheses'" & not(ss = 4|->id_reg_16) & rh: (1..16)*{id_reg_8} & rl: (1..16)*{id_reg_8} & vh: BYTE & vl: BYTE & REG16_TO_REG8(ss) = rh|->rl & not(rh = rl) & bv16_byte(dec_BV16(byte_bv16(rgs8(rh),rgs8(rl)))) = vh|->vl);
  (dec_BV16(ix): BV16);
  ("`ADD_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(rgs8(rr))));
  (rgs8<+({1|->id_reg_8|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,0,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,0,carry)})) = (1..16)*{id_reg_8});
  ("`ADD_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),schar_uchar(n1)));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))));
  ("`ADD_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))));
  ("`ADD_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))));
  ("`ADC_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(rgs8(rr))));
  ("`ADC_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),schar_uchar(n1)));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))));
  ("`ADC_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))));
  ("`ADC_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = add8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536)))));
  ("`SUB_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  (rgs8<+({1|->id_reg_8|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,1,carry)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->uchar_byte(sum)}\/{update_flag_reg(negative,zero,half_carry,carry,1,carry)})) = (1..16)*{id_reg_8});
  ("`SUB_A_n preconditions in this component'" & n1: SCHAR);
  ("`SUB_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`SUB_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`SBC_A_r preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(rgs8(rr))));
  ("`SBC_A_n preconditions in this component'" & n1: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),schar_uchar(n1)));
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))));
  ("`SBC_A_9IX_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(bv8get(rgs8(2|->id_reg_8),0),byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536)))));
  ("`SBC_A_9IY_d0 preconditions in this component'" & desloc: SCHAR);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & hvn: BYTE & lvn: BYTE & bvn: BYTE & cvn: BYTE & substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))) = (sum,negative,carry,half_carry)|->zero & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & zero = 1);
  (rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{5|->id_reg_8|->bvn}\/{6|->id_reg_8|->cvn}\/{update_flag_reg(negative,zero,half_carry,bit_not(is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))))),1,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{5|->id_reg_8|->bvn}\/{6|->id_reg_8|->cvn}\/{update_flag_reg(negative,zero,half_carry,bit_not(is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))))),1,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & hvn: BYTE & lvn: BYTE & bvn: BYTE & cvn: BYTE & substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))) = (sum,negative,carry,half_carry)|->zero & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))) = 0 & zero = 1);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & hvn: BYTE & lvn: BYTE & bvn: BYTE & cvn: BYTE & substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))) = (sum,negative,carry,half_carry)|->zero & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & zero = 1);
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & hvn: BYTE & lvn: BYTE & bvn: BYTE & cvn: BYTE & substract8UCHAR(0,byte_uchar(rgs8(1|->id_reg_8)),byte_uchar(mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))))) = (sum,negative,carry,half_carry)|->zero & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))) = 0 & zero = 1);
  ("`Local hypotheses'" & result: BYTE & result = complement(rgs8(1|->id_reg_8)));
  (rgs8<+({1|->id_reg_8|->result}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),1,bv8get(rgs8(2|->id_reg_8),2),1,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->result}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),1,bv8get(rgs8(2|->id_reg_8),2),1,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & sum: UCHAR & negative: BIT & carry: BIT & half_carry: BIT & zero: BIT & sum,negative,carry,half_carry,zero = substract8UCHAR(0,0,byte_uchar(rgs8(1|->id_reg_8))));
  (rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),bv8get(rgs8(2|->id_reg_8),4),bv8get(rgs8(2|->id_reg_8),2),0,bit_not(bv8get(rgs8(2|->id_reg_8),0)))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),bv8get(rgs8(2|->id_reg_8),4),bv8get(rgs8(2|->id_reg_8),2),0,bit_not(bv8get(rgs8(2|->id_reg_8),0)))}) = (1..16)*{id_reg_8});
  (rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),bv8get(rgs8(2|->id_reg_8),4),bv8get(rgs8(2|->id_reg_8),2),0,1)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),bv8get(rgs8(2|->id_reg_8),4),bv8get(rgs8(2|->id_reg_8),2),0,1)}) = (1..16)*{id_reg_8});
  "`Check that the invariant (iff1: BIT) is preserved by the operation - ref 3.4'";
  (1: BIT);
  "`Check that the invariant (im: BIT*BIT) is preserved by the operation - ref 3.4'";
  ("`set_pc preconditions in this component'" & value: USHORT);
  ("`LD_r_r_ preconditions in this component'" & rr: (1..16)*{id_reg_8} & rr_: (1..16)*{id_reg_8});
  (rgs8<+{rr|->rgs8(rr_)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->rgs8(rr_)}) = (1..16)*{id_reg_8});
  ("`LD_r_n_ preconditions in this component'" & rr: (1..16)*{id_reg_8} & n0: SCHAR);
  (rgs8<+{rr|->schar_byte(n0)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->schar_byte(n0)}) = (1..16)*{id_reg_8});
  ("`LD_r_9HL0 preconditions in this component'" & rr: (1..16)*{id_reg_8});
  ("`Local hypotheses'" & address: BV16 & address = byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)));
  (rgs8<+{rr|->mem(address)}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->mem(address)}) = (1..16)*{id_reg_8});
  ("`LD_r_9IX_d0 preconditions in this component'" & rr: (1..16)*{id_reg_8} & desloc: SCHAR);
  (rgs8<+{rr|->mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->mem(ushort_bv16((bv16_ushort(ix)+desloc+65536) mod 65536))}) = (1..16)*{id_reg_8});
  ("`LD_r_9IY_d0 preconditions in this component'" & rr: (1..16)*{id_reg_8} & desloc: SCHAR);
  (rgs8<+{rr|->mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{rr|->mem(ushort_bv16((bv16_ushort(iy)+desloc+65536) mod 65536))}) = (1..16)*{id_reg_8});
  ("`LD_9HL0_r preconditions in this component'" & rr: (1..16)*{id_reg_8} & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  (rgs8(rr): BYTE);
  ("`LD_9IX_d0_r preconditions in this component'" & desloc: SCHAR & rr: (1..16)*{id_reg_8} & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`LD_9IY_d0_r preconditions in this component'" & desloc: SCHAR & rr: (1..16)*{id_reg_8} & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`LD_9HL0_n preconditions in this component'" & n0: SCHAR & bv16_ushort(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8))): DATA_R_ADR);
  (schar_byte(n0): BYTE);
  ("`LD_9IX_d0_n preconditions in this component'" & desloc: SCHAR & n0: SCHAR & (bv16_ushort(ix)+desloc+65536) mod 65536: DATA_R_ADR);
  ("`LD_9IY_d0_n preconditions in this component'" & desloc: SCHAR & n0: SCHAR & (bv16_ushort(iy)+desloc+65536) mod 65536: DATA_R_ADR);
  (rgs8<+{1|->id_reg_8|->mem(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{1|->id_reg_8|->mem(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))}) = (1..16)*{id_reg_8});
  (rgs8<+{1|->id_reg_8|->mem(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{1|->id_reg_8|->mem(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))}) = (1..16)*{id_reg_8});
  ("`LD_A_9nn0 preconditions in this component'" & nn: USHORT);
  (rgs8<+{1|->id_reg_8|->mem(ushort_bv16(nn))}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{1|->id_reg_8|->mem(ushort_bv16(nn))}) = (1..16)*{id_reg_8});
  ("`LD_9BC0_A preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))): DATA_R_ADR);
  (rgs8(1|->id_reg_8): BYTE);
  ("`LD_9DE0_A preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): DATA_R_ADR);
  ("`LD_9nn0_A preconditions in this component'" & nn: USHORT & nn: DATA_R_ADR);
  (ushort_bv16(nn): BV16);
  (rgs8<+({1|->id_reg_8|->i_}\/{update_flag_reg(is_negative(i_),is_zero(i_),0,iff2,0,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->i_}\/{update_flag_reg(is_negative(i_),is_zero(i_),0,iff2,0,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  (rgs8<+({1|->id_reg_8|->r_}\/{update_flag_reg(is_negative(r_),is_zero(r_),0,iff2,0,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->r_}\/{update_flag_reg(is_negative(r_),is_zero(r_),0,iff2,0,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  "`Check that the invariant (i_: BYTE) is preserved by the operation - ref 3.4'";
  "`Check that the invariant (r_: BYTE) is preserved by the operation - ref 3.4'";
  ("`LD_dd_nn preconditions in this component'" & dd: (1..5)*{id_reg_16} & nn: USHORT & not(dd = 5|->id_reg_16));
  ("`Local hypotheses'" & dd = 4|->id_reg_16);
  ("`Local hypotheses'" & not(dd = 4|->id_reg_16) & rh: (1..16)*{id_reg_8} & rl: (1..16)*{id_reg_8} & w1: BYTE & w2: BYTE & rh,rl = REG16_TO_REG8(dd) & not(rh = rl) & bv16_byte(ushort_bv16(nn)) = w1|->w2);
  (rgs8<+({rh|->w1}\/{rl|->w2}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({rh|->w1}\/{rl|->w2})) = (1..16)*{id_reg_8});
  ("`LD_IX_nn preconditions in this component'" & nn: USHORT);
  ("`LD_IY_nn preconditions in this component'" & nn: USHORT);
  ("`LD_HL_9nn0 preconditions in this component'" & nn: USHORT);
  (rgs8<+({13|->id_reg_8|->mem(ushort_bv16(add16USHORT(0,nn,1)))}\/{14|->id_reg_8|->mem(ushort_bv16(nn))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->mem(ushort_bv16(add16USHORT(0,nn,1)))}\/{14|->id_reg_8|->mem(ushort_bv16(nn))})) = (1..16)*{id_reg_8});
  ("`LD_dd_9nn0 preconditions in this component'" & dd: (1..5)*{id_reg_16} & nn: USHORT & not(dd = 5|->id_reg_16));
  (byte_bv16(mem(ushort_bv16(add16USHORT(0,nn,1))),mem(ushort_bv16(nn))): BV16);
  ("`Local hypotheses'" & not(dd = 4|->id_reg_16) & rh: (1..16)*{id_reg_8} & rl: (1..16)*{id_reg_8} & w1: BYTE & w2: BYTE & rh,rl = REG16_TO_REG8(dd) & not(rh = rl) & w1 = mem(ushort_bv16(add16USHORT(0,nn,1))) & w2 = mem(ushort_bv16(nn)));
  ("`LD_IX_9nn0 preconditions in this component'" & nn: USHORT);
  ("`LD_IY_9nn0 preconditions in this component'" & nn: USHORT);
  ("`LD_9nn0_HL preconditions in this component'" & nn: USHORT & nn: DATA_R_ADR & add16USHORT(0,nn,1): DATA_R_ADR);
  ({ushort_bv16(add16USHORT(0,nn,1))|->rgs8(13|->id_reg_8)}\/{ushort_bv16(nn)|->rgs8(14|->id_reg_8)}: BV16 +-> BYTE);
  ("`LD_9nn0_dd preconditions in this component'" & dd: (1..5)*{id_reg_16} & not(dd = 5|->id_reg_16) & nn: USHORT & nn: DATA_R_ADR & add16USHORT(0,nn,1): DATA_R_ADR);
  ("`Local hypotheses'" & dd = 4|->id_reg_16 & vh: BYTE & vl: BYTE & bv16_byte(sp) = vh|->vl & not(ushort_bv16(add16USHORT(0,nn,1)) = ushort_bv16(nn)));
  ({ushort_bv16(add16USHORT(0,nn,1))|->vh}\/{ushort_bv16(nn)|->vl}: BV16 +-> BYTE);
  ("`Local hypotheses'" & not(dd = 4|->id_reg_16) & rh: (1..16)*{id_reg_8} & rl: (1..16)*{id_reg_8} & w1: SCHAR & w2: BYTE & rh,rl = REG16_TO_REG8(dd) & not(rh = rl));
  ({ushort_bv16(add16USHORT(0,nn,1))|->rgs8(rh)}\/{ushort_bv16(nn)|->rgs8(rl)}: BV16 +-> BYTE);
  ("`LD_9nn0_IX preconditions in this component'" & nn: USHORT & nn: DATA_R_ADR & add16USHORT(0,nn,1): DATA_R_ADR);
  ("`Local hypotheses'" & h_ix: BYTE & l_ix: BYTE & h_ix,l_ix = bv16_byte(ix));
  ({ushort_bv16(add16USHORT(0,nn,1))|->h_ix}\/{ushort_bv16(nn)|->l_ix}: BV16 +-> BYTE);
  ("`LD_9nn0_IY preconditions in this component'" & nn: USHORT & nn: DATA_R_ADR & add16USHORT(0,nn,1): DATA_R_ADR);
  ("`Local hypotheses'" & h_iy: BYTE & l_iy: BYTE & h_iy,l_iy = bv16_byte(iy));
  ({ushort_bv16(add16USHORT(0,nn,1))|->h_iy}\/{ushort_bv16(nn)|->l_iy}: BV16 +-> BYTE);
  ("`POP_qq preconditions in this component'" & qq: (1..5)*{id_reg_16} & not(qq = 4|->id_reg_16));
  ("`Local hypotheses'" & qqh: (1..16)*{id_reg_8} & qql: (1..16)*{id_reg_8} & REG16_TO_REG8(qq) = qqh|->qql & not(qqh = qql) & {qql|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)))}\/{qqh|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)))}: (1..16)*{id_reg_8} +-> BYTE & dom({qql|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)))}\/{qqh|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)))}) = (1..16)*{id_reg_8});
  (rgs8<+({qql|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)))}\/{qqh|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({qql|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),2)))}\/{qqh|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)))})) = (1..16)*{id_reg_8});
  (rgs8<+({9|->id_reg_8|->rgs8(13|->id_reg_8)}\/{10|->id_reg_8|->rgs8(14|->id_reg_8)}\/{13|->id_reg_8|->rgs8(9|->id_reg_8)}\/{14|->id_reg_8|->rgs8(10|->id_reg_8)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({9|->id_reg_8|->rgs8(13|->id_reg_8)}\/{10|->id_reg_8|->rgs8(14|->id_reg_8)}\/{13|->id_reg_8|->rgs8(9|->id_reg_8)}\/{14|->id_reg_8|->rgs8(10|->id_reg_8)})) = (1..16)*{id_reg_8});
  (rgs8<+({1|->id_reg_8|->rgs8(4|->id_reg_8)}\/{2|->id_reg_8|->rgs8(3|->id_reg_8)}\/{4|->id_reg_8|->rgs8(1|->id_reg_8)}\/{3|->id_reg_8|->rgs8(2|->id_reg_8)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->rgs8(4|->id_reg_8)}\/{2|->id_reg_8|->rgs8(3|->id_reg_8)}\/{4|->id_reg_8|->rgs8(1|->id_reg_8)}\/{3|->id_reg_8|->rgs8(2|->id_reg_8)})) = (1..16)*{id_reg_8});
  (rgs8<+({5|->id_reg_8|->rgs8(7|->id_reg_8)}\/{6|->id_reg_8|->rgs8(8|->id_reg_8)}\/{9|->id_reg_8|->rgs8(11|->id_reg_8)}\/{10|->id_reg_8|->rgs8(12|->id_reg_8)}\/{13|->id_reg_8|->rgs8(15|->id_reg_8)}\/{14|->id_reg_8|->rgs8(16|->id_reg_8)}\/{7|->id_reg_8|->rgs8(5|->id_reg_8)}\/{8|->id_reg_8|->rgs8(6|->id_reg_8)}\/{11|->id_reg_8|->rgs8(9|->id_reg_8)}\/{12|->id_reg_8|->rgs8(10|->id_reg_8)}\/{15|->id_reg_8|->rgs8(13|->id_reg_8)}\/{16|->id_reg_8|->rgs8(14|->id_reg_8)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({5|->id_reg_8|->rgs8(7|->id_reg_8)}\/{6|->id_reg_8|->rgs8(8|->id_reg_8)}\/{9|->id_reg_8|->rgs8(11|->id_reg_8)}\/{10|->id_reg_8|->rgs8(12|->id_reg_8)}\/{13|->id_reg_8|->rgs8(15|->id_reg_8)}\/{14|->id_reg_8|->rgs8(16|->id_reg_8)}\/{7|->id_reg_8|->rgs8(5|->id_reg_8)}\/{8|->id_reg_8|->rgs8(6|->id_reg_8)}\/{11|->id_reg_8|->rgs8(9|->id_reg_8)}\/{12|->id_reg_8|->rgs8(10|->id_reg_8)}\/{15|->id_reg_8|->rgs8(13|->id_reg_8)}\/{16|->id_reg_8|->rgs8(14|->id_reg_8)})) = (1..16)*{id_reg_8});
  ("`EX_9SP0_HL preconditions in this component'" & bv16_ushort(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->rgs8(13|->id_reg_8)}\/{sp|->rgs8(14|->id_reg_8)}: BV16 +-> BYTE);
  ("`Local hypotheses'" & mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->rgs8(13|->id_reg_8)}\/{sp|->rgs8(14|->id_reg_8)}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->rgs8(13|->id_reg_8)}\/{sp|->rgs8(14|->id_reg_8)})) = BV16 & ran(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->rgs8(13|->id_reg_8)}\/{sp|->rgs8(14|->id_reg_8)})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->rgs8(13|->id_reg_8)}\/{sp|->rgs8(14|->id_reg_8)})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->rgs8(13|->id_reg_8)}\/{sp|->rgs8(14|->id_reg_8)})<+{address|->value}) = BV16));
  (rgs8<+({13|->id_reg_8|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)))}\/{14|->id_reg_8|->mem(sp)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1)))}\/{14|->id_reg_8|->mem(sp)})) = (1..16)*{id_reg_8});
  ("`EX_9SP0_IX preconditions in this component'" & bv16_ushort(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ("`Local hypotheses'" & wh: BYTE & wl: BYTE & bv16_byte(ix) = wh|->wl);
  ({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl}: BV16 +-> BYTE);
  ("`Local hypotheses'" & wh: BYTE & wl: BYTE & bv16_byte(ix) = wh|->wl & mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})) = BV16 & ran(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})<+{address|->value}) = BV16));
  (byte_bv16(mem(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))),mem(sp)): BV16);
  ("`EX_9SP0_IY preconditions in this component'" & bv16_ushort(ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ("`Local hypotheses'" & wh: BYTE & wl: BYTE & bv16_byte(iy) = wh|->wl);
  ("`Local hypotheses'" & wh: BYTE & wl: BYTE & bv16_byte(iy) = wh|->wl & mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})) = BV16 & ran(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(add16USHORT(0,bv16_ushort(sp),1))|->wh}\/{sp|->wl})<+{address|->value}) = BV16));
  ("`LDI preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & hvn: BYTE & lvn: BYTE & dvn: BYTE & evn: BYTE & bvn: BYTE & cvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & dvn,evn = bv16_byte(inc_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BV16 & ran(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}) = BV16));
  (rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{9|->id_reg_8|->dvn}\/{10|->id_reg_8|->evn}\/{5|->id_reg_8|->bvn}\/{6|->id_reg_8|->cvn}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bit_not(is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))))),0,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{9|->id_reg_8|->dvn}\/{10|->id_reg_8|->evn}\/{5|->id_reg_8|->bvn}\/{6|->id_reg_8|->cvn}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,bit_not(is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))))),0,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  ("`LDIR preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & hvn: BYTE & lvn: BYTE & dvn: BYTE & evn: BYTE & bvn: BYTE & cvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & dvn,evn = bv16_byte(inc_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))) = 0 & mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BV16 & ran(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}) = BV16));
  (rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{9|->id_reg_8|->dvn}\/{10|->id_reg_8|->evn}\/{5|->id_reg_8|->bvn}\/{6|->id_reg_8|->cvn}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,0,0,bv8get(rgs8(2|->id_reg_8),0))}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({13|->id_reg_8|->hvn}\/{14|->id_reg_8|->lvn}\/{9|->id_reg_8|->dvn}\/{10|->id_reg_8|->evn}\/{5|->id_reg_8|->bvn}\/{6|->id_reg_8|->cvn}\/{update_flag_reg(bv8get(rgs8(2|->id_reg_8),7),bv8get(rgs8(2|->id_reg_8),6),0,0,0,bv8get(rgs8(2|->id_reg_8),0))})) = (1..16)*{id_reg_8});
  ("`Local hypotheses'" & hvn: BYTE & lvn: BYTE & dvn: BYTE & evn: BYTE & bvn: BYTE & cvn: BYTE & hvn,lvn = bv16_byte(inc_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & dvn,evn = bv16_byte(inc_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & not(is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))) = 0) & mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BV16 & ran(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}) = BV16));
  ("`LDD preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & hvn: BYTE & lvn: BYTE & dvn: BYTE & evn: BYTE & bvn: BYTE & cvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & dvn,evn = bv16_byte(dec_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BV16 & ran(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}) = BV16));
  ("`LDDR preconditions in this component'" & bv16_ushort(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))): DATA_R_ADR);
  ("`Local hypotheses'" & hvn: BYTE & lvn: BYTE & dvn: BYTE & evn: BYTE & bvn: BYTE & cvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & dvn,evn = bv16_byte(dec_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))) = 0 & mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BV16 & ran(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}) = BV16));
  ("`Local hypotheses'" & hvn: BYTE & lvn: BYTE & dvn: BYTE & evn: BYTE & bvn: BYTE & cvn: BYTE & hvn,lvn = bv16_byte(dec_BV16(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))) & dvn,evn = bv16_byte(dec_BV16(byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8)))) & bvn,cvn = bv16_byte(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8)))) & not(is_zero16USHORT(bv16_ushort(dec_BV16(byte_bv16(rgs8(5|->id_reg_8),rgs8(6|->id_reg_8))))) = 0) & mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}) = BV16 & ran(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}: BV16 +-> BYTE & dom(mem<+{byte_bv16(rgs8(9|->id_reg_8),rgs8(10|->id_reg_8))|->mem(byte_bv16(rgs8(13|->id_reg_8),rgs8(14|->id_reg_8)))}<+{address|->value}) = BV16));
  ("`ext_NMI preconditions in this component'" & bv16_ushort(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))): STACK_R_ADR & bv16_ushort(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))): STACK_R_ADR);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high);
  ({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_high}: BV16 +-> BYTE);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_high})<+{address|->value}) = BV16));
  (102: USHORT);
  ("`ext_INT preconditions in this component'" & iff1 = 1 & byte_bus: 0..255 & bv16_ushort(ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))): STACK_R_ADR & bv16_ushort(sp): STACK_R_ADR);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 199);
  ({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}: BV16 +-> BYTE);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 199 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  (byte_bus-199: USHORT);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 207);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 207 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 215);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 215 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 223);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 223 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 231);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 231 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 239);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 239 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 247);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 247 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 255);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & im = 0|->0 & byte_bus = 255 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & not(im = 0|->0) & im = 0|->1);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & not(im = 0|->0) & im = 0|->1 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  (56: USHORT);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & not(im = 0|->0) & not(im = 0|->1) & im = 1|->1);
  ("`Local hypotheses'" & pc_low: BYTE & pc_high: BYTE & bv16_byte(ushort_bv16(pc)) = pc_low|->pc_high & not(im = 0|->0) & not(im = 0|->1) & im = 1|->1 & mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high}): BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})) = BV16 & ran(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})): POW(BYTE) & !(address,value).(address: BV16 & value: BYTE => mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}: BV16 +-> BYTE & dom(mem<+({ushort_bv16(sub16USHORT(0,bv16_ushort(sp),1))|->pc_low}\/{ushort_bv16(sub16USHORT(0,bv16_ushort(sp),2))|->pc_high})<+{address|->value}) = BV16));
  (bv16_ushort(byte_bv16(i_,bitclear(rotateleft(uchar_byte(byte_bus)),0))): USHORT);
  (rgs8<+({1|->id_reg_8|->uchar_byte(255)}\/{2|->id_reg_8|->uchar_byte(255)}): (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+({1|->id_reg_8|->uchar_byte(255)}\/{2|->id_reg_8|->uchar_byte(255)})) = (1..16)*{id_reg_8});
  (byte_bv16(uchar_byte(255),uchar_byte(255)): BV16);
  (uchar_byte(0): BYTE);
  ("`io_write preconditions in this component'" & aa: (1..16)*{id_reg_8} & value: BYTE);
  (rgs8<+{aa|->value}: (1..16)*{id_reg_8} +-> BYTE);
  (dom(rgs8<+{aa|->value}) = (1..16)*{id_reg_8})
END
&
THEORY EnumerateX IS
  id_reg_8 == {a0,f0,f_0,a_0,b0,c0,b_0,c_0,d0,e0,d_0,e_0,h0,l0,h_0,l_0};
  id_reg_16 == {BC,DE,HL,SP,AF}
END
&
THEORY Version IS
  POVersion("V4.0-7792")(CLT == "V4.0-9385")(genOPO == KO, genDivergencePO == KO, local_op == OK)
END
