{"vcs1":{"timestamp_begin":1731395321.614692006, "rt":4.72, "ut":1.87, "st":0.27}}
{"vcselab":{"timestamp_begin":1731395326.413598119, "rt":1.18, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1731395327.671957953, "rt":0.35, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731395320.940187322}
{"VCS_COMP_START_TIME": 1731395320.940187322}
{"VCS_COMP_END_TIME": 1731395332.689298558}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336572}}
{"stitch_vcselab": {"peak_mem": 231620}}
