--
-- VHDL Architecture ece411.ADJ6.untitled
--
-- Created:
--          by - tmurray5.stdt (eelnx33.ews.illinois.edu)
--          at - 15:24:40 08/29/10
--
-- using Mentor Graphics HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY ADJ6 IS
   PORT( 
      clk    : IN     std_logic;
      index6 : IN     LC3b_index6;
      input  : OUT    lc3b_word
   );

-- Declarations

END ADJ6 ;

--
ARCHITECTURE UNTITLED OF ADJ6 IS
BEGIN
	input <= INDEX6(5) & 
	           INDEX6(5) &
	           INDEX6(5) & 
	           INDEX6(5) & 
	           INDEX6(5) & 
	           INDEX6(5) & 
	           INDEX6(5) & 
	           INDEX6(5) & 
	           INDEX6(5) & 
	           INDEX6 & '0' AFTER DELAY_MUX2;
END UNTITLED;

