Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr 16 16:27:03 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             893 |          252 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             276 |           79 |
| Yes          | No                    | No                     |             309 |           93 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                 Enable Signal                                                                |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/LZE/chunk_is_zero[15] |                1 |              1 |         1.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/sdiv_8ns_17ns_7_12_seq_1_U6/fn1_sdiv_8ns_17ns_7_12_seq_1_div_U/fn1_sdiv_8ns_17ns_7_12_seq_1_div_u_0/r_stage_reg_n_0_[0]                                  |                2 |              4 |         2.00 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                   |                2 |              7 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_8ns_17ns_7_12_seq_1_U6/fn1_sdiv_8ns_17ns_7_12_seq_1_div_U/fn1_sdiv_8ns_17ns_7_12_seq_1_div_u_0/r_stage_reg[8]_0[0] |                                                                                                                                                                               |                2 |              7 |         3.50 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DELAY/i_pipe/state_op[0]                           |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state98                                                                                                       |                                                                                                                                                                               |                2 |              9 |         4.50 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/uitofp_32ns_32_6_no_dsp_1_U3/fn1_ap_uitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                             |                5 |             18 |         3.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_8ns_17ns_7_12_seq_1_U6/fn1_sdiv_8ns_17ns_7_12_seq_1_div_U/start0_reg_n_0                                           |                                                                                                                                                                               |                5 |             18 |         3.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state71                                                                                                       |                                                                                                                                                                               |               11 |             18 |         1.64 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_4_max_dsp_1_U1/fn1_ap_fmul_2_max_dsp_32_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                             |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U2/fn1_ap_fdiv_14_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                   |                7 |             22 |         3.14 |
|  ap_clk      |                                                                                                                                              | bd_0_i/hls_inst/inst/sitofp_32s_32_6_no_dsp_1_U4/fn1_ap_sitofp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                              |                8 |             25 |         3.12 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state77                                                                                                       |                                                                                                                                                                               |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state97                                                                                                       |                                                                                                                                                                               |               14 |             31 |         2.21 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state93                                                                                                       |                                                                                                                                                                               |               15 |             57 |         3.80 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state101                                                                                                      |                                                                                                                                                                               |               16 |             64 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/urem_64ns_10ns_10_68_seq_1_U5/fn1_urem_64ns_10ns_10_68_seq_1_div_U/start0                                               |                                                                                                                                                                               |               20 |             74 |         3.70 |
|  ap_clk      |                                                                                                                                              | ap_rst                                                                                                                                                                        |               44 |            169 |         3.84 |
|  ap_clk      |                                                                                                                                              |                                                                                                                                                                               |              252 |            929 |         3.69 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


