

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Sun Jun  2 12:47:37 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   22|   22|   12|   12| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 12, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 24 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 25 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 26 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 27 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 28 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 29 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 30 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 30 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 31 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 32 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 33 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 33 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 34 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 35 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 36 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 37 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 38 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 5.82>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 39 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 40 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 41 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 42 [1/1] (1.55ns)   --->   "%tmp_9 = icmp eq i8 %SBUS_data_load_11, 0" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 42 'icmp' 'tmp_9' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_9" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 43 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:28]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 45 'trunc' 'tmp_1' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_1, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 46 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:32]   --->   Operation 47 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 48 'partselect' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 49 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3, i5 %tmp_7)" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 50 'bitconcatenate' 'tmp_6' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "store i11 %tmp_6, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 51 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 52 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.19>
ST_7 : Operation 53 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 53 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 54 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 55 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 56 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.88ns)   --->   "%tmp_29 = icmp ult i11 %channels_0_load, 200" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 57 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (1.88ns)   --->   "%tmp_30 = icmp ugt i11 %channels_0_load, -248" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 58 'icmp' 'tmp_30' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_31 = or i1 %tmp_29, %tmp_30" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 59 'or' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_32_cast = select i1 %tmp_29, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 60 'select' 'tmp_32_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_32 = select i1 %tmp_31, i11 %tmp_32_cast, i11 %channels_0_load" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 61 'select' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%p_Val2_s = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_32, i13 0)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 62 'bitconcatenate' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_9_i_cast = zext i24 %p_Val2_s to i25" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 63 'zext' 'tmp_9_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V = add i25 %tmp_9_i_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 64 'add' 'r_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 65 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.88ns)   --->   "%tmp_117_1 = icmp ult i11 %channels_1_load, 200" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 66 'icmp' 'tmp_117_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.88ns)   --->   "%tmp_120_1 = icmp ugt i11 %channels_1_load, -248" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 67 'icmp' 'tmp_120_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_37 = or i1 %tmp_117_1, %tmp_120_1" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 68 'or' 'tmp_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_48_cast = select i1 %tmp_117_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 69 'select' 'tmp_48_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_42 = select i1 %tmp_37, i11 %tmp_48_cast, i11 %channels_1_load" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 70 'select' 'tmp_42' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_2 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_42, i13 0)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 71 'bitconcatenate' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_9_i1_cast = zext i24 %p_Val2_2 to i25" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 72 'zext' 'tmp_9_i1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_1 = add i25 %tmp_9_i1_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 73 'add' 'r_V_1' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.50>
ST_8 : Operation 74 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 74 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 75 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 76 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_4 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 77 'zext' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 78 'bitconcatenate' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 79 'trunc' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_4)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 80 'bitconcatenate' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.99ns)   --->   "%tmp_12 = or i10 %tmp_11, %tmp_5" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 81 'or' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_13 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_10, i10 %tmp_12)" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 82 'bitconcatenate' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "store i11 %tmp_13, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:34]   --->   Operation 83 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 84 'partselect' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%r_V_cast = sext i25 %r_V to i33" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 85 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%OP2_V_cast = zext i33 %r_V_cast to i45" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 86 'zext' 'OP2_V_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (8.50ns)   --->   "%p_Val2_1 = mul i45 %OP2_V_cast, 8183" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 87 'mul' 'p_Val2_1' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_33 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %p_Val2_1, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 88 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_1, i32 37)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 89 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i25 %r_V_1 to i33" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 90 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = zext i33 %r_V_1_cast to i45" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 91 'zext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (8.50ns)   --->   "%p_Val2_3 = mul i45 %OP2_V_1_cast, 16375" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 92 'mul' 'p_Val2_3' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_45 = call i26 @_ssdm_op_PartSelect.i26.i45.i32.i32(i45 %p_Val2_3, i32 13, i32 38)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 93 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_3, i32 38)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 94 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 95 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 95 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 96 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 97 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 98 'trunc' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_15, i7 %tmp_14)" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 99 'bitconcatenate' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "store i11 %tmp_16, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:35]   --->   Operation 100 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 101 'partselect' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_2_i = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp_33, i13 0)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 102 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%sext1_cast = sext i38 %tmp_2_i to i77" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 103 'sext' 'sext1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (8.51ns)   --->   "%mul1 = mul i77 %sext1_cast, 351843720889" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 104 'mul' 'mul1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_36 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul1, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 105 'partselect' 'tmp_36' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i39 @_ssdm_op_BitConcatenate.i39.i26.i13(i26 %tmp_45, i13 0)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 106 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%sext3_cast = sext i39 %tmp_2_i1 to i79" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 107 'sext' 'sext3_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [2/2] (6.91ns)   --->   "%mul2 = mul i79 %sext3_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 108 'mul' 'mul2' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 109 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (1.88ns)   --->   "%tmp_117_2 = icmp ult i11 %channels_2_load, 200" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 110 'icmp' 'tmp_117_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (1.88ns)   --->   "%tmp_120_2 = icmp ugt i11 %channels_2_load, -248" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 111 'icmp' 'tmp_120_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_39 = or i1 %tmp_117_2, %tmp_120_2" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 112 'or' 'tmp_39' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_58_cast = select i1 %tmp_117_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 113 'select' 'tmp_58_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_52 = select i1 %tmp_39, i11 %tmp_58_cast, i11 %channels_2_load" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 114 'select' 'tmp_52' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%p_Val2_4 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_52, i13 0)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 115 'bitconcatenate' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node r_V_2)   --->   "%tmp_9_i2_cast = zext i24 %p_Val2_4 to i25" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 116 'zext' 'tmp_9_i2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_2 = add i25 %tmp_9_i2_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 117 'add' 'r_V_2' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.50>
ST_10 : Operation 118 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 118 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 119 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 120 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 121 'trunc' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_18, i4 %tmp_17)" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 122 'bitconcatenate' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "store i11 %tmp_19, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:36]   --->   Operation 123 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 124 'bitselect' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (3.89ns)   --->   "%neg_mul1 = sub i77 0, %mul1" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 125 'sub' 'neg_mul1' <Predicate = (tmp_34)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_35 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %neg_mul1, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 126 'partselect' 'tmp_35' <Predicate = (tmp_34)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.75ns)   --->   "%p_v_v = select i1 %tmp_34, i15 %tmp_35, i15 %tmp_36" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 127 'select' 'p_v_v' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/2] (6.91ns)   --->   "%mul2 = mul i79 %sext3_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 128 'mul' 'mul2' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_50 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %mul2, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 129 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%r_V_2_cast = sext i25 %r_V_2 to i33" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 130 'sext' 'r_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = zext i33 %r_V_2_cast to i45" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 131 'zext' 'OP2_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (8.50ns)   --->   "%p_Val2_5 = mul i45 %OP2_V_2_cast, 16375" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 132 'mul' 'p_Val2_5' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_53 = call i26 @_ssdm_op_PartSelect.i26.i45.i32.i32(i45 %p_Val2_5, i32 13, i32 38)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 133 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_5, i32 38)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 134 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 135 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.88ns)   --->   "%tmp_117_3 = icmp ult i11 %channels_3_load, 200" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 136 'icmp' 'tmp_117_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (1.88ns)   --->   "%tmp_120_3 = icmp ugt i11 %channels_3_load, -248" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 137 'icmp' 'tmp_120_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_41 = or i1 %tmp_117_3, %tmp_120_3" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 138 'or' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_67_cast = select i1 %tmp_117_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 139 'select' 'tmp_67_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_58 = select i1 %tmp_41, i11 %tmp_67_cast, i11 %channels_3_load" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 140 'select' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%p_Val2_6 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_58, i13 0)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 141 'bitconcatenate' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node r_V_3)   --->   "%tmp_9_i3_cast = zext i24 %p_Val2_6 to i25" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 142 'zext' 'tmp_9_i3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_3 = add i25 %tmp_9_i3_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 143 'add' 'r_V_3' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 144 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 144 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 145 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 146 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc1 = sext i15 %p_v_v to i16" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 147 'sext' 'trunc1' <Predicate = (tmp_34)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.94ns)   --->   "%neg_ti1 = sub i16 0, %trunc1" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 148 'sub' 'neg_ti1' <Predicate = (tmp_34)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_38 = sext i15 %p_v_v to i16" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 149 'sext' 'tmp_38' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.80ns)   --->   "%tmp_40 = select i1 %tmp_34, i16 %neg_ti1, i16 %tmp_38" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 150 'select' 'tmp_40' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 6)" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 151 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 152 [1/1] (3.94ns)   --->   "%neg_mul2 = sub i79 0, %mul2" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 152 'sub' 'neg_mul2' <Predicate = (tmp_48)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%tmp_49 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %neg_mul2, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 153 'partselect' 'tmp_49' <Predicate = (tmp_48)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node neg_ti2)   --->   "%p_v1_v = select i1 %tmp_48, i16 %tmp_49, i16 %tmp_50" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 154 'select' 'p_v1_v' <Predicate = (tmp_48)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti2 = sub i16 0, %p_v1_v" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 155 'sub' 'neg_ti2' <Predicate = (tmp_48)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8_i)   --->   "%tmp_51 = select i1 %tmp_48, i16 %neg_ti2, i16 %tmp_50" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 156 'select' 'tmp_51' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_8_i = add i16 %tmp_51, -8192" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 157 'add' 'p_Val2_8_i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_2_i2 = call i39 @_ssdm_op_BitConcatenate.i39.i26.i13(i26 %tmp_53, i13 0)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 158 'bitconcatenate' 'tmp_2_i2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%sext4_cast = sext i39 %tmp_2_i2 to i79" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 159 'sext' 'sext4_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [2/2] (6.91ns)   --->   "%mul4 = mul i79 %sext4_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 160 'mul' 'mul4' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%r_V_3_cast = sext i25 %r_V_3 to i33" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 161 'sext' 'r_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = zext i33 %r_V_3_cast to i45" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 162 'zext' 'OP2_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (8.50ns)   --->   "%p_Val2_7 = mul i45 %OP2_V_3_cast, 16375" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 163 'mul' 'p_Val2_7' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_59 = call i26 @_ssdm_op_PartSelect.i26.i45.i32.i32(i45 %p_Val2_7, i32 13, i32 38)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 164 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_7, i32 38)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 165 'bitselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 166 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (1.88ns)   --->   "%tmp_119_4 = icmp ult i11 %channels_4_load, 200" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 167 'icmp' 'tmp_119_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (1.88ns)   --->   "%tmp_121_4 = icmp ugt i11 %channels_4_load, -248" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 168 'icmp' 'tmp_121_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_43 = or i1 %tmp_119_4, %tmp_121_4" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 169 'or' 'tmp_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_77_cast = select i1 %tmp_119_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 170 'select' 'tmp_77_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_64 = select i1 %tmp_43, i11 %tmp_77_cast, i11 %channels_4_load" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 171 'select' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%p_Val2_8 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_64, i13 0)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 172 'bitconcatenate' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node r_V_4)   --->   "%tmp_9_i4_cast = zext i24 %p_Val2_8 to i25" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 173 'zext' 'tmp_9_i4_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_4 = add i25 %tmp_9_i4_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 174 'add' 'r_V_4' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 175 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 175 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 176 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 177 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_21 = zext i1 %tmp_20 to i8" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 178 'zext' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 179 'bitconcatenate' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 180 'trunc' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_21)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 181 'bitconcatenate' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.99ns)   --->   "%tmp_25 = or i9 %tmp_24, %tmp_22" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 182 'or' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_26 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_23, i9 %tmp_25)" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 183 'bitconcatenate' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "store i11 %tmp_26, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 184 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %tmp_40, i2 -1)" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 185 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 186 [1/2] (6.91ns)   --->   "%mul4 = mul i79 %sext4_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 186 'mul' 'mul4' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_56 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %mul4, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 187 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_2_i3 = call i39 @_ssdm_op_BitConcatenate.i39.i26.i13(i26 %tmp_59, i13 0)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 188 'bitconcatenate' 'tmp_2_i3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%sext5_cast = sext i39 %tmp_2_i3 to i79" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 189 'sext' 'sext5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 190 [2/2] (6.91ns)   --->   "%mul5 = mul i79 %sext5_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 190 'mul' 'mul5' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 191 [1/1] (0.00ns)   --->   "%r_V_4_cast = sext i25 %r_V_4 to i33" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 191 'sext' 'r_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 192 [1/1] (0.00ns)   --->   "%OP2_V_4_cast = zext i33 %r_V_4_cast to i45" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 192 'zext' 'OP2_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 193 [1/1] (8.50ns)   --->   "%p_Val2_9 = mul i45 %OP2_V_4_cast, 8183" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 193 'mul' 'p_Val2_9' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_65 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %p_Val2_9, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 194 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_9, i32 37)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 195 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 196 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:25]   --->   Operation 196 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_10, i32 2)" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 197 'bitselect' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %tmp_27, label %2, label %._crit_edge51" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 198 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_8_i, i2 -1)" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 199 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 200 [1/1] (3.94ns)   --->   "%neg_mul3 = sub i79 0, %mul4" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 200 'sub' 'neg_mul3' <Predicate = (tmp_54)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%tmp_55 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %neg_mul3, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 201 'partselect' 'tmp_55' <Predicate = (tmp_54)> <Delay = 0.00>
ST_13 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node neg_ti3)   --->   "%p_v2_v = select i1 %tmp_54, i16 %tmp_55, i16 %tmp_56" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 202 'select' 'p_v2_v' <Predicate = (tmp_54)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 203 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti3 = sub i16 0, %p_v2_v" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 203 'sub' 'neg_ti3' <Predicate = (tmp_54)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8_i1)   --->   "%tmp_57 = select i1 %tmp_54, i16 %neg_ti3, i16 %tmp_56" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 204 'select' 'tmp_57' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_8_i1 = add i16 %tmp_57, -8192" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 205 'add' 'p_Val2_8_i1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/2] (6.91ns)   --->   "%mul5 = mul i79 %sext5_cast, 703687441777" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 206 'mul' 'mul5' <Predicate = true> <Delay = 6.91> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_62 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %mul5, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 207 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_2_i4 = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp_65, i13 0)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 208 'bitconcatenate' 'tmp_2_i4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%sext2_cast = sext i38 %tmp_2_i4 to i77" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 209 'sext' 'sext2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (8.51ns)   --->   "%mul3 = mul i77 %sext2_cast, 351843720889" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 210 'mul' 'mul3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 211 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (1.88ns)   --->   "%tmp_119_5 = icmp ult i11 %channels_5_load, 200" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 212 'icmp' 'tmp_119_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [1/1] (1.88ns)   --->   "%tmp_121_5 = icmp ugt i11 %channels_5_load, -248" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 213 'icmp' 'tmp_121_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_47 = or i1 %tmp_119_5, %tmp_121_5" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 214 'or' 'tmp_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_87_cast = select i1 %tmp_119_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 215 'select' 'tmp_87_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_69 = select i1 %tmp_47, i11 %tmp_87_cast, i11 %channels_5_load" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 216 'select' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%p_Val2_10 = call i24 @_ssdm_op_BitConcatenate.i24.i11.i13(i11 %tmp_69, i13 0)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 217 'bitconcatenate' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node r_V_5)   --->   "%tmp_9_i5_cast = zext i24 %p_Val2_10 to i25" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 218 'zext' 'tmp_9_i5_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (2.31ns) (out node of the LUT)   --->   "%r_V_5 = add i25 %tmp_9_i5_cast, -1638400" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 219 'add' 'r_V_5' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 220 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_8_i1, i2 -1)" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 220 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 221 [1/1] (3.94ns)   --->   "%neg_mul5 = sub i79 0, %mul5" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 221 'sub' 'neg_mul5' <Predicate = (tmp_60)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%tmp_61 = call i16 @_ssdm_op_PartSelect.i16.i79.i32.i32(i79 %neg_mul5, i32 63, i32 78)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 222 'partselect' 'tmp_61' <Predicate = (tmp_60)> <Delay = 0.00>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node neg_ti4)   --->   "%p_v3_v = select i1 %tmp_60, i16 %tmp_61, i16 %tmp_62" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 223 'select' 'p_v3_v' <Predicate = (tmp_60)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 224 [1/1] (2.07ns) (out node of the LUT)   --->   "%neg_ti4 = sub i16 0, %p_v3_v" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 224 'sub' 'neg_ti4' <Predicate = (tmp_60)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8_i2)   --->   "%tmp_63 = select i1 %tmp_60, i16 %neg_ti4, i16 %tmp_62" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 225 'select' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_8_i2 = add i16 %tmp_63, -8192" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 226 'add' 'p_Val2_8_i2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (3.89ns)   --->   "%neg_mul4 = sub i77 0, %mul3" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 227 'sub' 'neg_mul4' <Predicate = (tmp_66)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_67 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %neg_mul4, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 228 'partselect' 'tmp_67' <Predicate = (tmp_66)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%tmp_68 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul3, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 229 'partselect' 'tmp_68' <Predicate = false> <Delay = 0.00>
ST_14 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node neg_ti9)   --->   "%p_v4_v = select i1 %tmp_66, i15 %tmp_67, i15 %tmp_68" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 230 'select' 'p_v4_v' <Predicate = (tmp_66)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (1.94ns) (out node of the LUT)   --->   "%neg_ti9 = sub i15 0, %p_v4_v" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 231 'sub' 'neg_ti9' <Predicate = (tmp_66)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 232 [1/1] (0.00ns)   --->   "%r_V_5_cast = sext i25 %r_V_5 to i33" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 232 'sext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 233 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = zext i33 %r_V_5_cast to i45" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 233 'zext' 'OP2_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 234 [1/1] (8.50ns)   --->   "%p_Val2_11 = mul i45 %OP2_V_5_cast, 8183" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 234 'mul' 'p_Val2_11' <Predicate = true> <Delay = 8.50> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_70 = call i25 @_ssdm_op_PartSelect.i25.i45.i32.i32(i45 %p_Val2_11, i32 13, i32 37)" [RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 235 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i45.i32(i45 %p_Val2_11, i32 37)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 236 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_75 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %neg_ti9, i32 12, i32 14)" [RC_Receiver/RC_Receiver.cpp:94->RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 237 'partselect' 'tmp_75' <Predicate = (tmp_66)> <Delay = 0.00>
ST_14 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_76 = call i3 @_ssdm_op_PartSelect.i3.i77.i32.i32(i77 %mul3, i32 74, i32 76)" [RC_Receiver/RC_Receiver.cpp:94->RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 238 'partselect' 'tmp_76' <Predicate = (!tmp_66)> <Delay = 0.00>
ST_14 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node icmp)   --->   "%tmp_77 = select i1 %tmp_66, i3 %tmp_75, i3 %tmp_76" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 239 'select' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 240 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp = icmp sgt i3 %tmp_77, 0" [RC_Receiver/RC_Receiver.cpp:94->RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 240 'icmp' 'icmp' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 241 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_8_i2, i2 -1)" [RC_Receiver/RC_Receiver.cpp:70]   --->   Operation 241 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_2_i5 = call i38 @_ssdm_op_BitConcatenate.i38.i25.i13(i25 %tmp_70, i13 0)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 242 'bitconcatenate' 'tmp_2_i5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%sext_cast = sext i38 %tmp_2_i5 to i77" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 243 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (8.51ns)   --->   "%mul = mul i77 %sext_cast, 351843720889" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 244 'mul' 'mul' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_73 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %mul, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 245 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 246 [1/1] (3.89ns)   --->   "%neg_mul = sub i77 0, %mul" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 246 'sub' 'neg_mul' <Predicate = (tmp_71)> <Delay = 3.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_72 = call i15 @_ssdm_op_PartSelect.i15.i77.i32.i32(i77 %neg_mul, i32 62, i32 76)" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 247 'partselect' 'tmp_72' <Predicate = (tmp_71)> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%p_v5_v = select i1 %tmp_71, i15 %tmp_72, i15 %tmp_73" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 248 'select' 'p_v5_v' <Predicate = (tmp_71)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 249 [1/1] (1.94ns) (out node of the LUT)   --->   "%neg_ti = sub i15 0, %p_v5_v" [RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 249 'sub' 'neg_ti' <Predicate = (tmp_71)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/1] (0.75ns)   --->   "%tmp_74 = select i1 %tmp_71, i15 %neg_ti, i15 %tmp_73" [RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66]   --->   Operation 250 'select' 'tmp_74' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_44 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %icmp, i13 0)" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 251 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i14 %tmp_44 to i16" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 252 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %tmp_44_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:75]   --->   Operation 253 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_78 = call i4 @_ssdm_op_PartSelect.i4.i15.i32.i32(i15 %tmp_74, i32 11, i32 14)" [RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 254 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (1.30ns)   --->   "%icmp1 = icmp slt i4 %tmp_78, 1" [RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 255 'icmp' 'icmp1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 256 [1/1] (2.31ns)   --->   "%tmp_1_i6 = icmp slt i15 %tmp_74, 6144" [RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 256 'icmp' 'tmp_1_i6' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_79)   --->   "%tmp_96_cast = select i1 %icmp1, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 257 'select' 'tmp_96_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_79 = select i1 %tmp_1_i6, i2 %tmp_96_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 258 'select' 'tmp_79' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_46 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_79, i13 0)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 259 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i15 %tmp_46 to i16" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 260 'zext' 'tmp_46_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %tmp_46_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 261 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 262 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 262 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 263 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 263 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 264 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 264 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 265 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 265 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !96"   --->   Operation 266 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 267 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !102"   --->   Operation 267 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 268 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 268 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 269 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 271 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 271 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 272 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 272 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 273 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 273 'specinterface' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 274 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 274 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_23 : Operation 275 [1/1] (2.55ns)   --->   "%tmp_s = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 275 'add' 'tmp_s' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 276 [1/1] (0.00ns)   --->   "store i32 %tmp_s, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 276 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_23 : Operation 277 [1/1] (0.00ns)   --->   "br label %._crit_edge54.0_ifconv"   --->   Operation 277 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_23 : Operation 278 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 278 'load' 'lost_load' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_23 : Operation 279 [1/1] (2.55ns)   --->   "%tmp_28 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 279 'add' 'tmp_28' <Predicate = (or_cond & tmp_27)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 280 [1/1] (0.00ns)   --->   "store i32 %tmp_28, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 280 'store' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "br label %._crit_edge51" [RC_Receiver/RC_Receiver.cpp:53]   --->   Operation 281 'br' <Predicate = (or_cond & tmp_27)> <Delay = 0.00>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "br label %._crit_edge54.0_ifconv" [RC_Receiver/RC_Receiver.cpp:55]   --->   Operation 282 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 283 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:78]   --->   Operation 283 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 284 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:25) [19]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [20]  (2.32 ns)

 <State 2>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [20]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:28) [43]  (1.55 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [22]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [24]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [26]  (2.32 ns)

 <State 6>: 5.83ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_11', RC_Receiver/RC_Receiver.cpp:25) on array 'SBUS_data' [42]  (2.32 ns)
	'icmp' operation ('tmp_9', RC_Receiver/RC_Receiver.cpp:28) [44]  (1.55 ns)
	'and' operation ('or_cond', RC_Receiver/RC_Receiver.cpp:28) [45]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 7>: 4.19ns
The critical path consists of the following:
	'load' operation ('channels_0_load') on static variable 'channels_0' [94]  (0 ns)
	'icmp' operation ('tmp_29', RC_Receiver/RC_Receiver.cpp:66) [95]  (1.88 ns)
	'select' operation ('tmp_32_cast', RC_Receiver/RC_Receiver.cpp:66) [98]  (0 ns)
	'select' operation ('tmp_32', RC_Receiver/RC_Receiver.cpp:66) [99]  (0 ns)
	'add' operation ('r.V', RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66) [102]  (2.31 ns)

 <State 8>: 8.5ns
The critical path consists of the following:
	'mul' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:66) [105]  (8.5 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul1', RC_Receiver/RC_Receiver.cpp:87->RC_Receiver/RC_Receiver.cpp:66) [109]  (8.51 ns)

 <State 10>: 8.5ns
The critical path consists of the following:
	'mul' operation ('__Val2__', RC_Receiver/RC_Receiver.cpp:85->RC_Receiver/RC_Receiver.cpp:70) [157]  (8.5 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:66) [119]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:66) [120]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:70) [145]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:70) [170]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:70) [195]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:75) [247]  (8.75 ns)

 <State 17>: 3.31ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i6', RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78) [250]  (2.32 ns)
	'select' operation ('tmp_79', RC_Receiver/RC_Receiver.cpp:102->RC_Receiver/RC_Receiver.cpp:78) [252]  (0.993 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [255]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [256]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [256]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [256]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [256]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:78) [256]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
