0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/AESL_axi_master_gmem.v,1611687646,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/AESL_axi_slave_control.v,1611687646,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/csv_file_dump.sv,1611687646,systemVerilog,,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dataflow_monitor.sv,1611687646,systemVerilog,,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_manager.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/csv_file_dump.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_fifo_monitor.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_process_monitor.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_fifo_interface.sv,1611687646,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_fifo_monitor.sv,1611687646,systemVerilog,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_fifo_interface.sv,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_agent.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dump_file_agent.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_process_interface.sv,1611687646,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_process_monitor.sv,1611687646,systemVerilog,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_process_interface.sv,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_agent.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dump_file_agent.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dump_file_agent.sv,1611687646,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/fifo_para.vh,1611687646,verilog,,,,,,,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/ip/xil_defaultlib/relu_top_ap_fcmp_0_no_dsp_32.v,1611687656,systemVerilog,,,,relu_top_ap_fcmp_0_no_dsp_32,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/nodf_module_interface.sv,1611687646,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/nodf_module_monitor.sv,1611687646,systemVerilog,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/nodf_module_interface.sv,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_agent.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dump_file_agent.sv;C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/relu_top.autotb.v,1611687646,systemVerilog,,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/fifo_para.vh,apatb_relu_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/relu_top.v,1611687599,systemVerilog,,,,relu_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/relu_top_control_s_axi.v,1611687600,systemVerilog,,,,relu_top_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/relu_top_fcmp_32ns_32ns_1_2_no_dsp_1.v,1611687600,systemVerilog,,,,relu_top_fcmp_32ns_32ns_1_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/relu_top_gmem_m_axi.v,1611687600,systemVerilog,,,,relu_top_gmem_m_axi;relu_top_gmem_m_axi_buffer;relu_top_gmem_m_axi_decoder;relu_top_gmem_m_axi_fifo;relu_top_gmem_m_axi_read;relu_top_gmem_m_axi_reg_slice;relu_top_gmem_m_axi_throttle;relu_top_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_agent.sv,1611687646,systemVerilog,,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_manager.sv,1611687646,systemVerilog,,,C:/Users/dianhsu/Desktop/Using_IP_with_Zynq/mylab2/hls/relu/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
