// Seed: 622381276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50
);
  input wire id_50;
  output wire id_49;
  output wire id_48;
  inout wire id_47;
  inout wire id_46;
  input wire id_45;
  output wire id_44;
  inout wire id_43;
  output wire id_42;
  input wire id_41;
  output wire id_40;
  output wire id_39;
  input wire id_38;
  input wire id_37;
  inout wire id_36;
  input wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_27 = 1 & 1;
  logic [7:0] id_51;
  wire id_52;
  assign id_15 = id_51[1'b0][1];
  initial begin
    id_17 = 1'b0;
  end
  assign id_11 = 1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    input supply1 id_5,
    output wire id_6,
    input wand id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10
    , id_24,
    output uwire id_11,
    input uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    output tri id_15,
    output tri id_16,
    input supply1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    output tri id_20,
    output wor id_21,
    output tri1 id_22
);
  assign id_8 = id_4 - id_9;
  module_0(
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
  wire id_25;
  assign id_24 = 1;
endmodule
