[
    {
        "content": "<p>afonso360 opened <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p><span aria-label=\"wave\" class=\"emoji emoji-1f44b\" role=\"img\" title=\"wave\">:wave:</span> Hey,</p>\n<p>This is a follow up to a <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997#discussion_r987218051\">discussion we recently had about I-Cache maintenance</a>. I'm filing this as a separate issue since I would prefer to deal with this in a different PR than that one.</p>\n<p>That PR cleans up our interface for I-Cache maintenance in a way that's hopefully not too AArch64 specific. In the process we noticed that RISC-V does not perform any I-Cache maintenance actions, despite the architecture not guaranteeing that it is cache coherent.</p>\n<p>For AArch64 we do a <code>CORE_SYNC</code> membarrier, but from my look at the <a href=\"https://docs.kernel.org/riscv/features.html\">kernel docs</a> it looks like this operation is not yet available for RISC-V. They have a custom syscall that seems to do exactly what we want, but we should double check.</p>\n</blockquote>",
        "id": 302819549,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665138308
    },
    {
        "content": "<p>afonso360 edited <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p><span aria-label=\"wave\" class=\"emoji emoji-1f44b\" role=\"img\" title=\"wave\">:wave:</span> Hey,</p>\n<p>This is a follow up to a <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997#discussion_r987218051\">discussion we recently had about I-Cache maintenance</a>. I'm filing this as a separate issue since I would prefer to deal with this in a different PR than that one.</p>\n<p>That PR cleans up our interface for I-Cache maintenance in a way that's hopefully not too AArch64 specific. In the process we noticed that RISC-V does not perform any I-Cache maintenance actions, despite the architecture not guaranteeing that it is cache coherent.</p>\n<p>For AArch64 we do a <code>CORE_SYNC</code> membarrier, but from my look at the <a href=\"https://docs.kernel.org/riscv/features.html\">kernel docs</a> it looks like this operation is not yet available for RISC-V. They have a <a href=\"https://github.com/torvalds/linux/blob/2bca25eaeba6190efbfcb38ed169bd7ee43b5aaf/arch/riscv/include/uapi/asm/unistd.h#L28-L45\">custom syscall</a> that seems to do exactly what we want, but we should double check.</p>\n</blockquote>",
        "id": 302819665,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665138356
    },
    {
        "content": "<p>afonso360 edited <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p><span aria-label=\"wave\" class=\"emoji emoji-1f44b\" role=\"img\" title=\"wave\">:wave:</span> Hey,</p>\n<p>This is a follow up to a <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997#discussion_r987218051\">discussion we recently had about I-Cache maintenance</a>. I'm filing this as a separate issue since I would prefer to deal with this in a different PR than that one.</p>\n<p>That PR cleans up our interface for I-Cache maintenance in a way that's hopefully not too AArch64 specific. In the process we noticed that RISC-V does not perform any I-Cache maintenance actions, despite the architecture not guaranteeing that it is cache coherent.</p>\n<p>For AArch64 we do a <code>CORE_SYNC</code> membarrier + a <code>mprotect</code> call (as a temporary solution), but from my look at the <a href=\"https://docs.kernel.org/riscv/features.html\">kernel docs</a> it looks like this operation is not yet available for RISC-V. They have a <a href=\"https://github.com/torvalds/linux/blob/2bca25eaeba6190efbfcb38ed169bd7ee43b5aaf/arch/riscv/include/uapi/asm/unistd.h#L28-L45\">custom syscall</a> that seems to do exactly what we want, but we should double check.</p>\n</blockquote>",
        "id": 302823362,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665139920
    },
    {
        "content": "<p>afonso360 edited <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p><span aria-label=\"wave\" class=\"emoji emoji-1f44b\" role=\"img\" title=\"wave\">:wave:</span> Hey,</p>\n<p>This is a follow up to a <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997#discussion_r987218051\">discussion we recently had about I-Cache maintenance</a>. I'm filing this as a separate issue since I would prefer to deal with this in a different PR than that one.</p>\n<p>That PR cleans up our interface for I-Cache maintenance in a way that's hopefully not too AArch64 specific. In the process we noticed that RISC-V does not perform any I-Cache maintenance actions, despite the architecture not guaranteeing that it is cache coherent.</p>\n<p>For AArch64 we do a <code>CORE_SYNC</code> membarrier and a <code>clear_cache</code> (some asterisks here, see the PR discussion), but from my look at the <a href=\"https://docs.kernel.org/riscv/features.html\">kernel docs</a> it looks like this operation is not yet available for RISC-V. They have a <a href=\"https://github.com/torvalds/linux/blob/2bca25eaeba6190efbfcb38ed169bd7ee43b5aaf/arch/riscv/include/uapi/asm/unistd.h#L28-L45\">custom syscall</a> that seems to do exactly what we want, but we should double check.</p>\n</blockquote>",
        "id": 302823491,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665139975
    },
    {
        "content": "<p>afonso360 edited <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p><span aria-label=\"wave\" class=\"emoji emoji-1f44b\" role=\"img\" title=\"wave\">:wave:</span> Hey,</p>\n<p>This is a follow up to a <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997#discussion_r987218051\">discussion we recently had about I-Cache maintenance</a>. I'm filing this as a separate issue since I would prefer to deal with this in a different PR than that one.</p>\n<p>That PR cleans up our interface for I-Cache maintenance in a way that's hopefully not too AArch64 specific. In the process we noticed that RISC-V does not perform any I-Cache maintenance actions, despite the architecture not guaranteeing that it is cache coherent.</p>\n<p>For AArch64 we do a <code>CORE_SYNC</code> membarrier and a <code>clear_cache</code> (some asterisks here, see the PR discussion), but from my look at the <a href=\"https://docs.kernel.org/riscv/features.html\">kernel docs</a> it looks like <code>CORE_SYNC</code> is not yet available for RISC-V.  They have a <a href=\"https://github.com/torvalds/linux/blob/2bca25eaeba6190efbfcb38ed169bd7ee43b5aaf/arch/riscv/include/uapi/asm/unistd.h#L28-L45\">custom syscall</a> that seems to do the <code>clear_cache</code> part, but we should double check what other guarantees it provides us.</p>\n</blockquote>",
        "id": 302823693,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665140063
    },
    {
        "content": "<p>afonso360 edited <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p><span aria-label=\"wave\" class=\"emoji emoji-1f44b\" role=\"img\" title=\"wave\">:wave:</span> Hey,</p>\n<p>This is a follow up to a <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997#discussion_r987218051\">discussion we recently had about I-Cache maintenance</a>. I'm filing this as a separate issue since I would prefer to deal with this in a different PR than that one.</p>\n<p>That PR cleans up our interface for I-Cache maintenance in a way that's hopefully not too AArch64 specific. In the process we noticed that RISC-V does not perform any I-Cache maintenance actions, despite the architecture not guaranteeing that it is cache coherent.</p>\n<p>For AArch64 we do a <code>CORE_SYNC</code> membarrier and a <code>clear_cache</code> (some asterisks here, see the PR discussion), but from my look at the <a href=\"https://docs.kernel.org/riscv/features.html\">kernel docs</a> it looks like <code>CORE_SYNC</code> is not yet available for RISC-V.  They have a <a href=\"https://github.com/torvalds/linux/blob/2bca25eaeba6190efbfcb38ed169bd7ee43b5aaf/arch/riscv/include/uapi/asm/unistd.h#L28-L45\">custom syscall</a> that seems to do the all-core <code>clear_cache</code> part, but we should double check what other guarantees it provides us.</p>\n</blockquote>",
        "id": 302831144,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665142899
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272204252\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>@afonso360 <code>riscv64</code> have the instruction <code>fence.i</code> which is not called right now.</p>\n</blockquote>",
        "id": 302960034,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665196802
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272267010\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>looks like if we execute <code>fence.i</code> on riscv,we are done. Right? @afonso360 </p>\n</blockquote>",
        "id": 302982253,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665218146
    },
    {
        "content": "<p>yuyang-ok edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272267010\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>looks like if we execute <code>fence.i</code> on riscv after compile to code,we are done. Right? @afonso360 </p>\n</blockquote>",
        "id": 302986404,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665220366
    },
    {
        "content": "<p>yuyang-ok edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272267010\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>looks like if we execute <code>fence.i</code> on riscv after compile the code,we are done. Right? @afonso360 </p>\n</blockquote>",
        "id": 302986423,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665220377
    },
    {
        "content": "<p>yuyang-ok edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272267010\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>looks like if we execute <code>fence.i</code> on riscv after compile the code,we are done. Right? @afonso360 <br>\n</p>\n</blockquote>",
        "id": 302986515,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665220430
    },
    {
        "content": "<p>afonso360 <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272279555\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Well sort of, yes, maybe. At a minimum we need to use the broadcast <code>fence.i</code> that executes that instruction on all threads for the current process (i.e. that custom syscall above). Also, that syscall is only guaranteed to clear the icache for a region of memory (despite being implemented as a global <code>fence.i</code>). That maps fairly well into the <code>clear_cache</code> interface that we now have after #4997.</p>\n<p>But additionally the unresolved question is, does flushing the icache guarantee that it also flushes the pipeline?</p>\n<p>On AArch64 it does not, thus we need an additional action, but maybe on RISC-V it does? </p>\n<p>Reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/zifencei.html\">ISA manual for <code>fence.i</code></a> </p>\n<blockquote>\n<p>A more complex implementation might snoop the instruction (data) cache on every data (instruction) cache miss, or use an inclusive unified private L2 cache to invalidate lines from the primary instruction cache when they are being written by a local store instruction. If instruction and data caches are kept coherent in this way, or if the memory system consists of only uncached RAMs, <strong>then just the fetch pipeline needs to be flushed at a FENCE.I.</strong></p>\n</blockquote>\n<p>(emphasis mine). I don't think this section is normative, but it indicates that that's the expected behaviour. That helps us with the current implementation. Calling the above syscall will almost certainly do everything that we want.</p>\n<p><strong>However</strong> that syscall itself does  not guarantee that it flushes the pipeline since a possible future <code>fence.i</code> instruction may not behave this way. (i.e. when they introduce a <code>fence.i</code> for just an address range, maybe the pipeline flush won't be done there)</p>\n<p>To my reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/rvwmo.html#ch:memorymodel\">RVWMO Memory Consistency Model</a> does not clarify this, although I can barely understand it so....  ¯\\\\\\_(ツ)\\_/¯</p>\n<hr>\n<p>TL;DR: We will almost certainly be fine calling the custom <code>riscv_clear_cache</code> sycall for now, and perhaps future revisions to the ISA manual will clarify this and we can update our implementation then</p>\n</blockquote>",
        "id": 302989930,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665222270
    },
    {
        "content": "<p>afonso360 edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272279555\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Well sort of, yes, maybe. At a minimum we need to use the broadcast <code>fence.i</code> that executes that instruction on all threads for the current process (i.e. that custom syscall above). Also, that syscall is only guaranteed to clear the icache for a region of memory (despite being implemented as a global <code>fence.i</code>). That maps fairly well into the <code>clear_cache</code> interface that we now have after #4997.</p>\n<p>But additionally the unresolved question is, does flushing the icache guarantee that it also flushes the pipeline?</p>\n<p>On AArch64 it does not, thus we need an additional action, but maybe on RISC-V it does? </p>\n<p>Reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/zifencei.html\">ISA manual for <code>fence.i</code></a> </p>\n<blockquote>\n<p>A more complex implementation might snoop the instruction (data) cache on every data (instruction) cache miss, or use an inclusive unified private L2 cache to invalidate lines from the primary instruction cache when they are being written by a local store instruction. If instruction and data caches are kept coherent in this way, or if the memory system consists of only uncached RAMs, <strong>then just the fetch pipeline needs to be flushed at a FENCE.I.</strong></p>\n</blockquote>\n<p>(emphasis mine). I don't think this section is normative, but it indicates that that's the expected behaviour. That helps us with the current implementation. Calling the above syscall will almost certainly do everything that we want.</p>\n<p><strong>However</strong> that syscall itself does  not guarantee that it flushes the pipeline since a possible future <code>fence.i</code> instruction may not behave this way. (i.e. when they introduce a <code>fence.i</code> for just an address range, maybe the pipeline flush won't be done there)</p>\n<p>To fix the above we would need a guarantee that a pipeline flush would always accompany a icache flush and to my reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/rvwmo.html#ch:memorymodel\">RVWMO Memory Consistency Model</a> does not clarify this, although I can barely understand it so....  ¯\\\\\\_(ツ)\\_/¯</p>\n<hr>\n<p>TL;DR: We will almost certainly be fine calling the custom <code>riscv_clear_cache</code> sycall for now, and perhaps future revisions to the ISA manual will clarify this and we can update our implementation then</p>\n</blockquote>",
        "id": 302991004,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665222889
    },
    {
        "content": "<p>afonso360 edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272279555\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Well sort of, yes, maybe. At a minimum we need to use the broadcast <code>fence.i</code> that executes that instruction on all threads for the current process (i.e. that custom syscall above). Also, that syscall is only guaranteed to clear the icache for a region of memory (despite being implemented as a global <code>fence.i</code>). That maps fairly well onto the <code>clear_cache</code> interface that we now have after #4997.</p>\n<p>But additionally the unresolved question is, does flushing the icache guarantee that it also flushes the pipeline?</p>\n<p>On AArch64 it does not, thus we need an additional action, but maybe on RISC-V it does? </p>\n<p>Reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/zifencei.html\">ISA manual for <code>fence.i</code></a> </p>\n<blockquote>\n<p>A more complex implementation might snoop the instruction (data) cache on every data (instruction) cache miss, or use an inclusive unified private L2 cache to invalidate lines from the primary instruction cache when they are being written by a local store instruction. If instruction and data caches are kept coherent in this way, or if the memory system consists of only uncached RAMs, <strong>then just the fetch pipeline needs to be flushed at a FENCE.I.</strong></p>\n</blockquote>\n<p>(emphasis mine). I don't think this section is normative, but it indicates that that's the expected behaviour. That helps us with the current implementation. Calling the above syscall will almost certainly do everything that we want.</p>\n<p><strong>However</strong> that syscall itself does  not guarantee that it flushes the pipeline since a possible future <code>fence.i</code> instruction may not behave this way. (i.e. when they introduce a <code>fence.i</code> for just an address range, maybe the pipeline flush won't be done there)</p>\n<p>To fix the above we would need a guarantee that a pipeline flush would always accompany a icache flush and to my reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/rvwmo.html#ch:memorymodel\">RVWMO Memory Consistency Model</a> does not clarify this, although I can barely understand it so....  ¯\\\\\\_(ツ)\\_/¯</p>\n<hr>\n<p>TL;DR: We will almost certainly be fine calling the custom <code>riscv_clear_cache</code> sycall for now, and perhaps future revisions to the ISA manual will clarify this and we can update our implementation then</p>\n</blockquote>",
        "id": 302992144,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665223489
    },
    {
        "content": "<p>afonso360 edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272279555\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Well sort of, yes, maybe. At a minimum we need to use the broadcast <code>fence.i</code> that executes that instruction on all threads for the current process (i.e. that custom syscall above). Also, that syscall is only guaranteed to clear the icache for a region of memory (despite being implemented as a global <code>fence.i</code>). That maps fairly well onto the <code>clear_cache</code> interface that we now have after #4997.</p>\n<p>But additionally the unresolved question is, does flushing the icache guarantee that it also flushes the pipeline?</p>\n<p>On AArch64 it does not, thus we need an additional action, but maybe on RISC-V it does? </p>\n<p>Reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/zifencei.html\">ISA manual for <code>fence.i</code></a> </p>\n<blockquote>\n<p>A more complex implementation might snoop the instruction (data) cache on every data (instruction) cache miss, or use an inclusive unified private L2 cache to invalidate lines from the primary instruction cache when they are being written by a local store instruction. If instruction and data caches are kept coherent in this way, or if the memory system consists of only uncached RAMs, <strong>then just the fetch pipeline needs to be flushed at a FENCE.I.</strong></p>\n</blockquote>\n<p>(emphasis mine). I don't think this section is normative, but it indicates that that's the expected behaviour. That helps us with the current implementation. Calling the above syscall will almost certainly do everything that we want.</p>\n<p><strong>However</strong> that syscall itself does  not guarantee that it flushes the pipeline since a possible future <code>fence.i</code> instruction may not behave this way. (i.e. when they introduce a <code>fence.i</code> for just an address range, maybe the pipeline flush won't be done there)</p>\n<p>To fix the above we would need a guarantee that a pipeline flush would always accompany a icache flush and to my reading the <a href=\"https://five-embeddev.com/riscv-isa-manual/latest/rvwmo.html#ch:memorymodel\">RVWMO Memory Consistency Model</a> does not clarify this, although I can barely understand it so....  ¯\\\\\\_(ツ)\\_/¯</p>\n<hr>\n<p>TL;DR: We will almost certainly be fine calling the custom <code>riscv_flush_icache</code> sycall for now, and perhaps future revisions to the ISA manual will clarify this and we can update our implementation then</p>\n</blockquote>",
        "id": 302992485,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665223680
    },
    {
        "content": "<p>bjorn3 <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272284825\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>As I understand it the fence.i instruction will always be the correct way to handle modification of code. Depending on the cpu it may only flush the pipeline (if the instruction cache is coherent with the data cache) or also flush the instruction cache (if it isn't coherent), but the end result is the same: The instruction cache is brought in sync with the data cache and the pipeline is flushed.</p>\n<p>As for the instruction cache flush syscall being guaranteed to flush the pipeline, I'm not sure.</p>\n</blockquote>",
        "id": 302992945,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665223913
    },
    {
        "content": "<p>afonso360 <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272289381\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Yeah, you're right, it would probably be a different instruction if those semantics would change. </p>\n</blockquote>",
        "id": 302996190,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665225456
    },
    {
        "content": "<p>afonso360 edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272289381\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Yeah, you're right, it would probably be a different instruction if those semantics were to change. </p>\n</blockquote>",
        "id": 302996474,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665225577
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272292269\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<blockquote>\n<p>We will almost certainly be fine calling the custom riscv_flush_icache sycall for now, and perhaps future revisions to the ISA manual will clarify this and we can update our implementation then</p>\n</blockquote>\n<p>I think we can trust the linux implmentation. <br>\n</p>\n</blockquote>",
        "id": 302998533,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665226517
    },
    {
        "content": "<p>yuyang-ok edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1272292269\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<blockquote>\n<p>We will almost certainly be fine calling the custom riscv_flush_icache sycall for now, and perhaps future revisions to the ISA manual will clarify this and we can update our implementation then</p>\n</blockquote>\n<p>I think we can trust the linux implementation. <br>\n</p>\n</blockquote>",
        "id": 302999628,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665226936
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1275543724\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>@afonso360 <a href=\"https://github.com/bytecodealliance/wasmtime/pull/4997\">https://github.com/bytecodealliance/wasmtime/pull/4997</a> is not merged,I think maybe I can  begin with this after merge.</p>\n</blockquote>",
        "id": 303554499,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665546316
    },
    {
        "content": "<p>afonso360 <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1275765715\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Yeah, sure! I'm still waiting for a re-review on that, but it shouldn't take too long.</p>\n</blockquote>",
        "id": 303578897,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1665562306
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1282214689\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>@afonso360  I cannot find the constant.</p>\n</blockquote>\n<p>diff --git a/crates/jit-icache-coherence/src/libc.rs b/crates/jit-icache-coherence/src/libc.rs<br>\nindex 6ea9cea08..17f37a7c5 100644<br>\n--- a/crates/jit-icache-coherence/src/libc.rs<br>\n+++ b/crates/jit-icache-coherence/src/libc.rs<br>\n@@ -60,7 +60,18 @@ pub(crate) fn pipeline_flush_mt() -&gt; Result&lt;()&gt; {<br>\n         // In any other case we got an actual error, so lets propagate that up<br>\n         e =&gt; e?,<br>\n     }<br>\n-</p>\n<ul>\n<li>#[cfg(all(target_arch = \"riscv64\", target_os = \"linux\"))]</li>\n<li>match unsafe {</li>\n<li>libc::syscall({</li>\n<li>// libc don't define the special syscall,So define it By My own.</li>\n<li>// <a href=\"https://github.com/torvalds/linux/search?q=__NR_arch_specific_syscall\">https://github.com/torvalds/linux/search?q=__NR_arch_specific_syscall</a></li>\n<li>let __NR_arch_specific_syscall = 244;</li>\n<li>__NR_arch_specific_syscall + 15</li>\n<li>})</li>\n<li>} {</li>\n<li>0 =&gt; {}</li>\n<li>_ =&gt; return Err(Error::last_os_error()),</li>\n<li>}<br>\n     Ok(())<br>\n }</li>\n</ul>",
        "id": 304655602,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1666091366
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1282227018\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>@afonso360  I don't see <code>clear_cache</code> on riscv64, I think <code>clear_cache</code>  will do all the job.</p>\n</blockquote>",
        "id": 304657146,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1666092063
    },
    {
        "content": "<p>afonso360 <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1282261793\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Right, I also think the <code>flush_icache</code> syscall will work. However, that syscall takes <a href=\"https://github.com/torvalds/linux/blob/4d1044fcb996e8de9b9ab392f4a767890e45202d/arch/riscv/kernel/sys_riscv.c#L64-L66\">three arguments</a> which we need to pass.  It currently doesn't do anything with them but we still need to pass them.</p>\n<p>Another thing that it would be nice if we could do is call the <a href=\"https://github.com/torvalds/linux/blob/5bfc75d92efd494db37f5c4c173d3639d4772966/arch/riscv/kernel/vdso/flush_icache.S#L10\">vDSO implementation</a> which would be lot faster on single core systems since it would just call the <code>flush.i</code> instruction and be done with it (I'm not sure how hard it is to do this, so feel free to disregard it).</p>\n</blockquote>",
        "id": 304661693,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1666093849
    },
    {
        "content": "<p>afonso360 edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1282261793\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Right, I also think the <code>flush_icache</code> syscall will work. However, that syscall takes <a href=\"https://github.com/torvalds/linux/blob/4d1044fcb996e8de9b9ab392f4a767890e45202d/arch/riscv/kernel/sys_riscv.c#L64-L66\">three arguments</a> which we need to pass.  It currently doesn't do anything with them but we still need to pass them.</p>\n<p>It would also be nice if we could call the <a href=\"https://github.com/torvalds/linux/blob/5bfc75d92efd494db37f5c4c173d3639d4772966/arch/riscv/kernel/vdso/flush_icache.S#L10\">vDSO implementation</a> which would be lot faster on single core systems since it would just call the <code>flush.i</code> instruction and be done with it (I'm not sure how hard it is to do this, so feel free to disregard it).</p>\n</blockquote>",
        "id": 304661747,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1666093877
    },
    {
        "content": "<p>afonso360 edited a <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1282261793\">comment</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>Right, I also think the <code>flush_icache</code> syscall will work. However, that syscall takes <a href=\"https://github.com/torvalds/linux/blob/4d1044fcb996e8de9b9ab392f4a767890e45202d/arch/riscv/kernel/sys_riscv.c#L64-L66\">three arguments</a> which we need to pass.  It currently doesn't do anything with them but we still need to pass them.</p>\n<p>It would also be nice if we could call the <a href=\"https://github.com/torvalds/linux/blob/5bfc75d92efd494db37f5c4c173d3639d4772966/arch/riscv/kernel/vdso/flush_icache.S#L10\">vDSO implementation</a> which would be lot faster on single core systems since it would just call the <code>fence.i</code> instruction and be done with it (I'm not sure how hard it is to do this, so feel free to disregard it).</p>\n</blockquote>",
        "id": 304661891,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1666093936
    },
    {
        "content": "<p>yuyang-ok <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033#issuecomment-1283166688\">commented</a> on <a href=\"https://github.com/bytecodealliance/wasmtime/issues/5033\">issue #5033</a>:</p>\n<blockquote>\n<p>@afonso360  It is wired <code>SYS_RISCV_FLUSH_ICACHE_ALL</code> is same as <code>SYS_RISCV_FLUSH_ICACHE_LOCAL</code>.</p>\n<p><a href=\"https://github.com/torvalds/linux/search?q=SYS_RISCV_FLUSH_ICACHE_ALL\">https://github.com/torvalds/linux/search?q=SYS_RISCV_FLUSH_ICACHE_ALL</a></p>\n</blockquote>",
        "id": 304861533,
        "sender_full_name": "Wasmtime GitHub notifications bot",
        "timestamp": 1666138626
    }
]