Analysis & Synthesis report for MIPS_32bit
Thu Oct 29 10:38:28 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for data_memory:DM|altsyncram:memory_rtl_0|altsyncram_qsd1:auto_generated
 14. Source assignments for MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated
 15. Parameter Settings for Inferred Entity Instance: data_memory:DM|altsyncram:memory_rtl_0
 16. Parameter Settings for Inferred Entity Instance: MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31"
 19. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu"
 20. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu"
 21. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu"
 22. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu"
 23. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu"
 24. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu"
 25. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu"
 26. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu"
 27. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu"
 28. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu"
 29. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu"
 30. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu"
 31. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu"
 32. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu"
 33. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu"
 34. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu"
 35. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu"
 36. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu"
 37. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu"
 38. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu"
 39. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu"
 40. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu"
 41. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu"
 42. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu"
 43. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu"
 44. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu"
 45. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu"
 46. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu"
 47. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu"
 48. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu"
 49. Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 29 10:38:28 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MIPS_32bit                                  ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,715                                       ;
;     Total combinational functions  ; 1,755                                       ;
;     Dedicated logic registers      ; 1,024                                       ;
; Total registers                    ; 1024                                        ;
; Total pins                         ; 142                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; top_level          ; MIPS_32bit         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                              ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                           ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; data_memory.v                                          ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v                                          ;         ;
; MIPS_32bit.v                                           ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v                                           ;         ;
; ALU_32bit.v                                            ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v                                            ;         ;
; ALU_Control.v                                          ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v                                          ;         ;
; Instruction_memory.v                                   ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v                                   ;         ;
; register_file.v                                        ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v                                        ;         ;
; Control_Unit.v                                         ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v                                         ;         ;
; top_level.v                                            ; yes             ; User Verilog HDL File                                 ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v                                            ;         ;
; registers_init.mem                                     ; yes             ; Auto-Found Unspecified File                           ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/registers_init.mem                                     ;         ;
; instructions.mem                                       ; yes             ; Auto-Found Unspecified File                           ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/instructions.mem                                       ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                             ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                             ;         ;
; aglobal180.inc                                         ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                             ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                 ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                 ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; d:/0_installed_programs/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                               ;         ;
; db/altsyncram_qsd1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/db/altsyncram_qsd1.tdf                                 ;         ;
; db/altsyncram_le81.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/db/altsyncram_le81.tdf                                 ;         ;
; db/mips_32bit.ram0_instruction_memory_895be9cc.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/db/mips_32bit.ram0_instruction_memory_895be9cc.hdl.mif ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,715     ;
;                                             ;           ;
; Total combinational functions               ; 1755      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1565      ;
;     -- 3 input functions                    ; 117       ;
;     -- <=2 input functions                  ; 73        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1693      ;
;     -- arithmetic mode                      ; 62        ;
;                                             ;           ;
; Total registers                             ; 1024      ;
;     -- Dedicated logic registers            ; 1024      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 142       ;
; Total memory bits                           ; 16384     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 1088      ;
; Total fan-out                               ; 10794     ;
; Average fan-out                             ; 3.45      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top_level                                   ; 1755 (0)            ; 1024 (0)                  ; 16384       ; 0            ; 0       ; 0         ; 142  ; 0            ; |top_level                                                                                                         ; top_level          ; work         ;
;    |MIPS_32bit:mips_core|                    ; 1755 (237)          ; 1024 (32)                 ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core                                                                                    ; MIPS_32bit         ; work         ;
;       |ALU_32bit:ALU|                        ; 167 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU                                                                      ; ALU_32bit          ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[10].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[11].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[12].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[13].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[14].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[15].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[16].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[17].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[18].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[19].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[1].alu|  ; 6 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[20].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[21].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[22].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[23].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[24].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[25].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[26].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[27].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[28].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[29].alu| ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[2].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[30].alu| ; 6 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu                                    ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu|adder_1bit:adder                   ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu|mux_4x1:opMUX                      ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[3].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[4].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[5].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[6].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[7].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[8].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:ALU_bits_1_to_30[9].alu|  ; 5 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu                                     ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu|adder_1bit:adder                    ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu|mux_4x1:opMUX                       ; mux_4x1            ; work         ;
;          |ALU_1bit:alu0|                     ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0                                                        ; ALU_1bit           ; work         ;
;             |adder_1bit:adder|               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0|adder_1bit:adder                                       ; adder_1bit         ; work         ;
;             |mux_4x1:opMUX|                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0|mux_4x1:opMUX                                          ; mux_4x1            ; work         ;
;          |ALU_1bit_MSB:alu31|                ; 5 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31                                                   ; ALU_1bit_MSB       ; work         ;
;             |mux_4x1:opMUX|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31|mux_4x1:opMUX                                     ; mux_4x1            ; work         ;
;       |ALU_Control:ALU_CU|                   ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|ALU_Control:ALU_CU                                                                 ; ALU_Control        ; work         ;
;       |Control_Unit:CU|                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|Control_Unit:CU                                                                    ; Control_Unit       ; work         ;
;       |Instruction_memory:IM|                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|Instruction_memory:IM                                                              ; Instruction_memory ; work         ;
;          |altsyncram:instructions_rtl_0|     ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_le81:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated ; altsyncram_le81    ; work         ;
;       |register_file:RF|                     ; 1326 (1326)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|MIPS_32bit:mips_core|register_file:RF                                                                   ; register_file      ; work         ;
;    |data_memory:DM|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|data_memory:DM                                                                                          ; data_memory        ; work         ;
;       |altsyncram:memory_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|data_memory:DM|altsyncram:memory_rtl_0                                                                  ; altsyncram         ; work         ;
;          |altsyncram_qsd1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|data_memory:DM|altsyncram:memory_rtl_0|altsyncram_qsd1:auto_generated                                   ; altsyncram_qsd1    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                    ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif ;
; data_memory:DM|altsyncram:memory_rtl_0|altsyncram_qsd1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; None                                                   ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+--------------------------------------------------------+----------------------------------------+
; Register name                                          ; Reason for Removal                     ;
+--------------------------------------------------------+----------------------------------------+
; MIPS_32bit:mips_core|register_file:RF|registers[0][31] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][30] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][29] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][28] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][27] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][26] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][25] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][24] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][23] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][22] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][21] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][20] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][19] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][18] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][17] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][16] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][15] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][14] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][13] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][12] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][11] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][10] ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][9]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][8]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][7]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][6]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][5]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][4]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][3]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][2]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][1]  ; Stuck at GND due to stuck port data_in ;
; MIPS_32bit:mips_core|register_file:RF|registers[0][0]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32                 ;                                        ;
+--------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                       ;
+-------------------------------------------------------------+---------------------------------------------------------------+------+
; Register Name                                               ; Megafunction                                                  ; Type ;
+-------------------------------------------------------------+---------------------------------------------------------------+------+
; data_memory:DM|read_data[0..31]                             ; data_memory:DM|memory_rtl_0                                   ; RAM  ;
; MIPS_32bit:mips_core|Instruction_memory:IM|read_data[0..31] ; MIPS_32bit:mips_core|Instruction_memory:IM|instructions_rtl_0 ; RAM  ;
+-------------------------------------------------------------+---------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_level|MIPS_32bit:mips_core|PC[28]                                                            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |top_level|MIPS_32bit:mips_core|PC[14]                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_level|MIPS_32bit:mips_core|WriteRegister_in[4]                                               ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top_level|MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu|mux_4x1:opMUX|Out ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_level|MIPS_32bit:mips_core|WriteData_in[10]                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |top_level|MIPS_32bit:mips_core|register_file:RF|Mux63                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |top_level|MIPS_32bit:mips_core|register_file:RF|Mux1                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for data_memory:DM|altsyncram:memory_rtl_0|altsyncram_qsd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0|altsyncram_le81:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: data_memory:DM|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 8                    ; Untyped                     ;
; NUMWORDS_A                         ; 256                  ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 8                    ; Untyped                     ;
; NUMWORDS_B                         ; 256                  ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_qsd1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0 ;
+------------------------------------+--------------------------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                                  ; Type                        ;
+------------------------------------+--------------------------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                     ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped                     ;
; WIDTH_A                            ; 32                                                     ; Untyped                     ;
; WIDTHAD_A                          ; 8                                                      ; Untyped                     ;
; NUMWORDS_A                         ; 256                                                    ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                     ;
; WIDTH_B                            ; 1                                                      ; Untyped                     ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                     ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped                     ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                     ;
; INIT_FILE                          ; db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                           ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_le81                                        ; Untyped                     ;
+------------------------------------+--------------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                        ;
; Entity Instance                           ; data_memory:DM|altsyncram:memory_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 32                                                                       ;
;     -- NUMWORDS_B                         ; 256                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
; Entity Instance                           ; MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                      ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 256                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[30].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[29].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[28].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[27].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[26].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[25].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[24].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[23].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[22].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[21].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[20].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[19].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[18].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[17].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[16].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[15].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[14].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[13].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[12].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[11].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[10].alu" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[9].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[8].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[7].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[6].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[5].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[4].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[3].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[2].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:ALU_bits_1_to_30[1].alu" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; Less ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS_32bit:mips_core|ALU_32bit:ALU"                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Carry_Out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 142                         ;
; cycloneiii_ff         ; 1024                        ;
;     CLR               ; 26                          ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 992                         ;
; cycloneiii_lcell_comb ; 1756                        ;
;     arith             ; 62                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 1694                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 86                          ;
;         4 data inputs ; 1565                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 45.00                       ;
; Average LUT depth     ; 26.87                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 29 10:38:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_32bit -c MIPS_32bit
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: data_memory File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mips_32bit.v
    Info (12023): Found entity 1: MIPS_32bit File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 7
Info (12021): Found 5 design units, including 5 entities, in source file alu_32bit.v
    Info (12023): Found entity 1: ALU_32bit File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 7
    Info (12023): Found entity 2: ALU_1bit_MSB File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 73
    Info (12023): Found entity 3: ALU_1bit File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 121
    Info (12023): Found entity 4: adder_1bit File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 165
    Info (12023): Found entity 5: mux_4x1 File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 187
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_Control File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v Line: 17
Info (12021): Found 4 design units, including 4 entities, in source file test.v
    Info (12023): Found entity 1: test File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v Line: 4
    Info (12023): Found entity 2: test_reg_file File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v Line: 55
    Info (12023): Found entity 3: test_inst_mem File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v Line: 126
    Info (12023): Found entity 4: test_ALU File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/test.v Line: 151
Info (12021): Found 1 design units, including 1 entities, in source file instruction_memory.v
    Info (12023): Found entity 1: Instruction_memory File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: register_file File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: Control_Unit File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Control_Unit.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v Line: 5
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "MIPS_32bit" for hierarchy "MIPS_32bit:mips_core" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v Line: 39
Warning (10175): Verilog HDL warning at MIPS_32bit.v(84): ignoring unsupported system task File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 84
Info (12128): Elaborating entity "Instruction_memory" for hierarchy "MIPS_32bit:mips_core|Instruction_memory:IM" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 91
Warning (10850): Verilog HDL warning at Instruction_memory.v(23): number of words (18) in memory file does not match the number of elements in the address range [0:255] File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v Line: 23
Warning (10030): Net "instructions.data_a" at Instruction_memory.v(19) has no driver or initial value, using a default initial value '0' File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v Line: 19
Warning (10030): Net "instructions.waddr_a" at Instruction_memory.v(19) has no driver or initial value, using a default initial value '0' File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v Line: 19
Warning (10030): Net "instructions.we_a" at Instruction_memory.v(19) has no driver or initial value, using a default initial value '0' File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/Instruction_memory.v Line: 19
Info (12128): Elaborating entity "Control_Unit" for hierarchy "MIPS_32bit:mips_core|Control_Unit:CU" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 94
Info (12128): Elaborating entity "register_file" for hierarchy "MIPS_32bit:mips_core|register_file:RF" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 103
Warning (10175): Verilog HDL warning at register_file.v(32): ignoring unsupported system task File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v Line: 32
Warning (10175): Verilog HDL warning at register_file.v(42): ignoring unsupported system task File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v Line: 42
Warning (10175): Verilog HDL warning at register_file.v(48): ignoring unsupported system task File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/register_file.v Line: 48
Info (12128): Elaborating entity "ALU_Control" for hierarchy "MIPS_32bit:mips_core|ALU_Control:ALU_CU" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 113
Warning (10175): Verilog HDL warning at ALU_Control.v(85): ignoring unsupported system task File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_Control.v Line: 85
Info (12128): Elaborating entity "ALU_32bit" for hierarchy "MIPS_32bit:mips_core|ALU_32bit:ALU" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/MIPS_32bit.v Line: 117
Info (12128): Elaborating entity "ALU_1bit" for hierarchy "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 29
Info (12128): Elaborating entity "adder_1bit" for hierarchy "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0|adder_1bit:adder" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 145
Info (12128): Elaborating entity "mux_4x1" for hierarchy "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit:alu0|mux_4x1:opMUX" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 154
Info (12128): Elaborating entity "ALU_1bit_MSB" for hierarchy "MIPS_32bit:mips_core|ALU_32bit:ALU|ALU_1bit_MSB:alu31" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/ALU_32bit.v Line: 42
Info (12128): Elaborating entity "data_memory" for hierarchy "data_memory:DM" File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/top_level.v Line: 42
Warning (10175): Verilog HDL warning at data_memory.v(35): ignoring unsupported system task File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/data_memory.v Line: 35
Warning (276027): Inferred dual-clock RAM node "data_memory:DM|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "data_memory:DM|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MIPS_32bit:mips_core|Instruction_memory:IM|instructions_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif
Info (12130): Elaborated megafunction instantiation "data_memory:DM|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "data_memory:DM|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsd1.tdf
    Info (12023): Found entity 1: altsyncram_qsd1 File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/db/altsyncram_qsd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0"
Info (12133): Instantiated megafunction "MIPS_32bit:mips_core|Instruction_memory:IM|altsyncram:instructions_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf
    Info (12023): Found entity 1: altsyncram_le81 File: E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS_32bit/db/altsyncram_le81.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2953 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 140 output pins
    Info (21061): Implemented 2747 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Thu Oct 29 10:38:28 2020
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:31


