
*************************************************************************
         Assignment_4: pipeline RISC-V sim with VM and VIPT cache
*************************************************************************

Files: All in root dirextion.
    riscv_pipeline.c	riscv_sim_framework.c
    riscv_sim_framework.h  riscv_pipeline_registers.h riscv_pipeline_registers_vars.h
	   Makefile	designdoc.txt	README.md

Compile: type 'make' to compile.

Implement VIPT cache, TLB, and page table
