{
  "Header": {
    "Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
    "Info": "Performance Monitoring Events for Intel(R) Xeon(R) 6 Processor with P-cores - V1.10",
    "DatePublished": "05/16/2025",
    "Version": "1.10",
    "Legend": ""
  },
  "Events": [
    {
      "Unit": "B2CMI",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_CLOCKTICKS",
      "BriefDescription": "Clockticks of the mesh to memory (B2CMI)",
      "PublicDescription": "Clockticks of the mesh to memory (B2CMI)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x24",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_READS.NORMAL",
      "BriefDescription": "Counts normal reads issue to CMI",
      "PublicDescription": "Counts normal reads issue to CMI",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x24",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_READS.ALL",
      "BriefDescription": "Counts any read",
      "PublicDescription": "Counts any read",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x25",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_WRITES.FULL",
      "BriefDescription": "Full Non-ISOCH - All Channels",
      "PublicDescription": "Full Non-ISOCH - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x25",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_WRITES.PARTIAL",
      "BriefDescription": "Partial Non-ISOCH - All Channels",
      "PublicDescription": "Partial Non-ISOCH - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x25",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_IMC_WRITES.ALL",
      "BriefDescription": "All Writes - All Channels",
      "PublicDescription": "All Writes - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x33",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_TRACKER_OCCUPANCY.CH0",
      "BriefDescription": "Tracker Occupancy : Channel 0",
      "PublicDescription": "Tracker Occupancy : Channel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x4B",
      "UMask": "0x05",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_TAG_MISS.CLEAN",
      "BriefDescription": "Counts the 2lm second way read miss for a WrNI",
      "PublicDescription": "Counts the 2lm second way read miss for a WrNI",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x4B",
      "UMask": "0x0A",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_TAG_MISS.DIRTY",
      "BriefDescription": "Counts the 2lm second way read miss for a WrNI",
      "PublicDescription": "Counts the 2lm second way read miss for a WrNI",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x56",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_PREFCAM_INSERTS.UPI_ALLCH",
      "BriefDescription": "Prefetch CAM Inserts : UPI - All Channels",
      "PublicDescription": "Prefetch CAM Inserts : UPI - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x56",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_PREFCAM_INSERTS.XPT_ALLCH",
      "BriefDescription": "Prefetch CAM Inserts : XPT -All Channels",
      "PublicDescription": "Prefetch CAM Inserts : XPT - All Channels",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1F",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_TAG_HIT.RD_CLEAN",
      "BriefDescription": "Counts the 2lm reads which were a hit clean",
      "PublicDescription": "Counts the 2lm reads which were a hit clean",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1F",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_TAG_HIT.RD_DIRTY",
      "BriefDescription": "Counts the 2lm reads which were a hit dirty",
      "PublicDescription": "Counts the 2lm reads which were a hit dirty",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x21",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.ANY",
      "BriefDescription": "Counts cisgress directory updates",
      "PublicDescription": "Counts cisgress directory updates",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x21",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.I2S",
      "BriefDescription": "Any I2S Transition",
      "PublicDescription": "Any I2S Transition",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x21",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.I2A",
      "BriefDescription": "Any I2A Transition",
      "PublicDescription": "Any I2A Transition",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x21",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.A2I",
      "BriefDescription": "Any A2I Transition",
      "PublicDescription": "Any A2I Transition",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x21",
      "UMask": "0x40",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000003",
      "EventName": "UNC_B2CMI_DIRECTORY_UPDATE.A2S",
      "BriefDescription": "Any A2S Transition",
      "PublicDescription": "Any A2S Transition",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x20",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.ANY",
      "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with any directory to non persistent memory",
      "PublicDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with any directory to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x20",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_I",
      "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory I to non persistent memory",
      "PublicDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory I to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x20",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_S",
      "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory S to non persistent memory",
      "PublicDescription": "Counts the number of 1lm or 2lm hit read  data returns to egress with directory S to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x20",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECTORY_LOOKUP.STATE_A",
      "BriefDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory A to non persistent memory",
      "PublicDescription": "Counts the number of 1lm or 2lm hit read data returns to egress with directory A to non persistent memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1A",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_DIRSTATE.EGRESS",
      "BriefDescription": "Cycles when Direct2UPI was Disabled : Egress Ignored D2U : Counts the number of time D2K was not honoured by egress due to directory state constraints",
      "PublicDescription": "Cycles when Direct2UPI was Disabled : Egress Ignored D2U",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1B",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_CREDITS.EGRESS",
      "BriefDescription": "Direct to UPI Transactions - Ignored due to lack of credits : All : Counts the number of d2k wasn't done due to credit constraints",
      "PublicDescription": "Direct to UPI Transactions - Ignored due to lack of credits : All",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x18",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2CORE_TXN_OVERRIDE",
      "BriefDescription": "Counts the number of times D2C wasn't honoured even though the incoming request had d2c set for non cisgress txn",
      "PublicDescription": "Counts the number of times D2C wasn't honoured even though the incoming request had d2c set for non cisgress txn",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_CLOCKTICKS",
      "BriefDescription": "Number of CHA clock cycles while the event is enabled",
      "PublicDescription": "Clockticks of the uncore caching and home agent (CHA)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80FFD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD",
      "BriefDescription": "Code read from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : CRds issued by iA Cores that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C817FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD",
      "BriefDescription": "Data read from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCC7FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFRFO",
      "BriefDescription": "Last level cache prefetch read for ownership from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C807FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO",
      "BriefDescription": "Read for ownership from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS",
      "BriefDescription": "All locally initiated requests from IA Cores which miss the cache",
      "PublicDescription": "TOR Inserts : All requests from iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80FFE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD",
      "BriefDescription": "Code read from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : CRds issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C817FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD",
      "BriefDescription": "Data read from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCC7FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFRFO",
      "BriefDescription": "Last level cache prefetch read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C807FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO",
      "BriefDescription": "Read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC43FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOM",
      "BriefDescription": "All TOR ItoM inserts from local IO devices which miss the cache",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C803FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_RFO",
      "BriefDescription": "All TOR RFO inserts from local IO devices which miss the cache",
      "PublicDescription": "TOR Inserts : RFOs issued by IO Devices that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88FFD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CRD_PREF",
      "BriefDescription": "Code read prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C897FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRD_PREF",
      "BriefDescription": "Data read prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : DRd_Prefs issued by iA Cores that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C887FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_RFO_PREF",
      "BriefDescription": "Read for ownership prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88FFE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF",
      "BriefDescription": "Code read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C897FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF",
      "BriefDescription": "Data read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : DRd_Prefs issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C887FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF",
      "BriefDescription": "Read for ownership prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC43FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOM",
      "BriefDescription": "ItoMs from local IO devices which hit the cache",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C803FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_RFO",
      "BriefDescription": "RFOs from local IO devices which hit the cache",
      "PublicDescription": "TOR Inserts : RFOs issued by IO Devices that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C803FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_RFO",
      "BriefDescription": "RFOs from local IO devices",
      "PublicDescription": "TOR Inserts : RFOs issued by IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC43FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM",
      "BriefDescription": "All TOR ItoM inserts from local IO devices",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C887FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO_PREF",
      "BriefDescription": "Read for ownership prefetch from local IA",
      "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C807FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_RFO",
      "BriefDescription": "Read for ownership from local IA",
      "PublicDescription": "TOR Inserts : RFOs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCC7FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFRFO",
      "BriefDescription": "Last level cache prefetch read for ownership from local IA",
      "PublicDescription": "TOR Inserts : LLCPrefRFO issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C817FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD",
      "BriefDescription": "Data read from local IA",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C897FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_DRD_PREF",
      "BriefDescription": "Data read prefetch from local IA",
      "PublicDescription": "TOR Inserts : DRd_Prefs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88FFF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD_PREF",
      "BriefDescription": "Code read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Inserts; Code read prefetch from local IA that misses in the snoop filter",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80FFF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_CRD",
      "BriefDescription": "Code read from local IA",
      "PublicDescription": "TOR Inserts : CRDs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C816FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL",
      "BriefDescription": "Data read from local IA that miss the cache and targets local memory",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8177E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE",
      "BriefDescription": "Data read from local IA that miss the cache and targets remote memory",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C896FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL",
      "BriefDescription": "Data read prefetch from local IA that miss the cache and targets local memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF, and target local memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8977E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE",
      "BriefDescription": "Data read prefetch from local IA that miss the cache and targets remote memory",
      "PublicDescription": "Inserts into the TOR from local IA cores which miss the LLC and snoop filter with the opcode DRD_PREF, and target remote memory",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C806FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_LOCAL",
      "BriefDescription": "Read for ownership from local IA that miss the LLC targeting local memory",
      "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8077E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_REMOTE",
      "BriefDescription": "Read for ownership from local IA that miss the LLC targeting remote memory",
      "PublicDescription": "TOR Inserts : RFOs issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C886FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_LOCAL",
      "BriefDescription": "Read for ownership prefetch from local IA that miss the LLC targeting local memory",
      "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8877E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_REMOTE",
      "BriefDescription": "Read for ownership prefetch from local IA that miss the LLC targeting remote memory",
      "PublicDescription": "TOR Inserts : RFO_Prefs issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8C7FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_CLFLUSH",
      "BriefDescription": "CLFlush events that are initiated from the Core",
      "PublicDescription": "TOR Inserts : CLFlushes issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC47FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_ITOM",
      "BriefDescription": "ItoM events that are initiated from the Core",
      "PublicDescription": "TOR Inserts : ItoMs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC57FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_SPECITOM",
      "BriefDescription": "SpecItoM events that are initiated from the Core",
      "PublicDescription": "TOR Inserts : SpecItoMs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C81786",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_DDR",
      "BriefDescription": "DRds issued by iA Cores targeting DDR Mem that Missed the LLC",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD43FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_ITOMCACHENEAR",
      "BriefDescription": "ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD43FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_ITOMCACHENEAR",
      "BriefDescription": "ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C837FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRDPTE",
      "BriefDescription": "DRd PTEs issued by iA Cores due to a page walk that missed the LLC",
      "PublicDescription": "TOR Inserts : DRdPte issued by iA Cores due to a page walk that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C837FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_DRDPTE",
      "BriefDescription": "DRd PTEs issued by iA Cores due to page walks that hit the LLC",
      "PublicDescription": "TOR Inserts : DRdPte issued by iA Cores due to a page walk that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C837FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_DRDPTE",
      "BriefDescription": "DRd PTEs issued by iA Cores due to a page walk",
      "PublicDescription": "TOR Inserts : DRdPte issued by iA Cores due to a page walk",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC3FFF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WBEFTOE",
      "BriefDescription": "WbEFtoEs issued by iA Cores.  (Non Modified Write Backs)",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F3FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_HIT_PCIRDCUR",
      "BriefDescription": "PCIRDCURs issued by IO devices which hit the LLC",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F3FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_MISS_PCIRDCUR",
      "BriefDescription": "PCIRDCURs issued by IO devices which miss the LLC",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F3FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR",
      "BriefDescription": "PCIRDCURs issued by IO devices",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCCFFD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFCODE",
      "BriefDescription": "Last level cache prefetch code read from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : LLCPrefCode issued by iA Cores that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCD7FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_LLCPREFDATA",
      "BriefDescription": "Last level cache prefetch data read from local IA that hit the cache",
      "PublicDescription": "TOR Inserts : LLCPrefData issued by iA Cores that hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCD7FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFDATA",
      "BriefDescription": "Last level cache prefetch data read from local IA.",
      "PublicDescription": "TOR Inserts : LLCPrefData issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCCFFE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFCODE",
      "BriefDescription": "Last level cache prefetch code read from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : LLCPrefCode issued by iA Cores that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCD7FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA",
      "BriefDescription": "Last level cache prefetch data read from local IA that miss the cache",
      "PublicDescription": "TOR Inserts : LLCPrefData issued by iA Cores that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCCFFF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_LLCPREFCODE",
      "BriefDescription": "Last level cache prefetch code read from local IA.",
      "PublicDescription": "TOR Inserts : LLCPrefCode issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD43FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR",
      "BriefDescription": "ItoMCacheNears, indicating a partial write request, from IO Devices",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C81686",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_LOCAL_DDR",
      "BriefDescription": "DRds from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C81706",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_REMOTE_DDR",
      "BriefDescription": "DRds from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C89786",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_DDR",
      "BriefDescription": "DRd Prefetches from local IA cores to DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C89686",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_LOCAL_DDR",
      "BriefDescription": "DRd Prefetches from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C89706",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_REMOTE_DDR",
      "BriefDescription": "DRd Prefetches from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80EFE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_LOCAL",
      "BriefDescription": "CRDs from local IA cores to locally homed memory",
      "PublicDescription": "TOR Inserts : CRd issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80F7E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_REMOTE",
      "BriefDescription": "CRDs from local IA cores to remotely homed memory",
      "PublicDescription": "TOR Inserts : CRd issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88EFE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF_LOCAL",
      "BriefDescription": "CRD Prefetches from local IA cores to locally homed memory",
      "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88F7E",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CRD_PREF_REMOTE",
      "BriefDescription": "CRD Prefetches from local IA cores to remotely homed memory",
      "PublicDescription": "TOR Inserts : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD47FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_ITOMCACHENEAR",
      "BriefDescription": "ItoMCacheNear requests from local IA cores",
      "PublicDescription": "TOR Inserts : ItoMCacheNears issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC27FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WBMTOI",
      "BriefDescription": "WbMtoI requests from local IA cores",
      "PublicDescription": "TOR Inserts : WbMtoIs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC47FD",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_ITOM",
      "BriefDescription": "ItoM requests from local IA cores that hit the cache",
      "PublicDescription": "TOR Inserts : ItoMs issued by iA Cores that Hit LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC47FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_ITOM",
      "BriefDescription": "ItoM requests from local IA cores that miss the cache",
      "PublicDescription": "TOR Inserts : ItoMs issued by iA Cores that Missed LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C877DE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_UCRDF",
      "BriefDescription": "UCRDF requests from local IA cores that miss the cache",
      "PublicDescription": "TOR Inserts : UCRdFs issued by iA Cores that Missed LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C87FDE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WIL",
      "BriefDescription": "WIL requests from local IA cores that miss the cache",
      "PublicDescription": "TOR Inserts : WiLs issued by iA Cores that Missed LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C867FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WCILF",
      "BriefDescription": "WCILF requests from local IA core",
      "PublicDescription": "TOR Inserts : WCiLF issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C867FE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF",
      "BriefDescription": "WCILF requests from local IA core that miss the cache",
      "PublicDescription": "TOR Inserts : WCiLF issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86786",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCILF_DDR",
      "BriefDescription": "WCILF requests from local IA cores to DDR homed addresses which miss the cache",
      "PublicDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86686",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCILF_DDR",
      "BriefDescription": "WCILF requests from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86706",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_REMOTE_WCILF_DDR",
      "BriefDescription": "WCILF requests from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86FFF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WCIL",
      "BriefDescription": "WCIL requests from a local IA core",
      "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86FFE",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL",
      "BriefDescription": "WCIL requests from a local IA core that miss the cache",
      "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores that Missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86F86",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_WCIL_DDR",
      "BriefDescription": "WCIL requests from local IA cores to DDR homed addresses which miss the cache",
      "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86E86",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LOCAL_WCIL_DDR",
      "BriefDescription": "WCIL requests from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86F06",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_REMOTE_WCIL_DDR",
      "BriefDescription": "WCIL requests from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Inserts : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC23FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_WBMTOI",
      "BriefDescription": "WBMtoI requests from IO devices",
      "PublicDescription": "TOR Inserts : WbMtoIs issued by IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8C3FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_CLFLUSH",
      "BriefDescription": "CLFlush requests from IO devices",
      "PublicDescription": "TOR Inserts : CLFlushes issued by IO Devices",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC2FFF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WBMTOE",
      "BriefDescription": "WbMtoEs issued by iA Cores .  (Modified Write Backs)",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC37FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WBEFTOI",
      "BriefDescription": "WbEFtoIs issued by iA Cores .  (Non Modified Write Backs)",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC67FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_WBSTOI",
      "BriefDescription": "WbStoIs issued by iA Cores .  (Non Modified Write Backs)",
      "PublicDescription": "TOR Inserts : ItoMs issued by IO Devices that Hit the LLC",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C81782",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_CXL_ACC",
      "BriefDescription": "DRds and equivalent opcodes issued from an IA core which miss the L3 and target memory in a CXL type 2 memory expander card.",
      "PublicDescription": "DRds issued from an IA core which miss the L3 and target memory in a CXL type 2 memory expander card.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C80782",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_CXL_ACC",
      "BriefDescription": "RFOs issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "RFOs issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C88782",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFRFO_CXL_ACC",
      "BriefDescription": "L2 RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "L2 RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10CCC782",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_RFO_PREF_CXL_ACC",
      "BriefDescription": "LLC RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "LLC RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C89782",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_DRD_PREF_CXL_ACC",
      "BriefDescription": "L2 data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "L2 data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10CCD782",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_LLCPREFDATA_CXL_ACC",
      "BriefDescription": "LLC data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "LLC data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C00182",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_MISS_CXL_ACC",
      "BriefDescription": "All requests issued from IA cores to CXL accelerator memory regions that miss the LLC.",
      "PublicDescription": "All requests issued from IA cores to CXL accelerator memory regions that miss the LLC.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C00181",
      "EventName": "UNC_CHA_TOR_INSERTS.IA_HIT_CXL_ACC",
      "BriefDescription": "All requests issued from IA cores to CXL accelerator memory regions that hit the LLC.",
      "PublicDescription": "All requests issued from IA cores to CXL accelerator memory regions that hit the LLC.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80FFD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD",
      "BriefDescription": "TOR Occupancy for Code read from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : CRds issued by iA Cores that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C817FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD",
      "BriefDescription": "TOR Occupancy for Data read from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCC7FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFRFO",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch read for ownership from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefRFO issued by iA Cores that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C807FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO",
      "BriefDescription": "TOR Occupancy for Read for ownership from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80FFE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD",
      "BriefDescription": "TOR Occupancy for Code read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : CRds issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C817FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD",
      "BriefDescription": "TOR Occupancy for Data read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCC7FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFRFO",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefRFO issued by iA Cores that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C807FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO",
      "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C803FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_RFO",
      "BriefDescription": "TOR Occupancy for All TOR RFO inserts from local IO devices which miss the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC43FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOM",
      "BriefDescription": "TOR Occupancy for All TOR ItoM inserts from local IO devices which miss the cache",
      "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88FFD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CRD_PREF",
      "BriefDescription": "TOR Occupancy for Code read prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C897FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRD_PREF",
      "BriefDescription": "TOR Occupancy for Data read prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C887FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_RFO_PREF",
      "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88FFE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF",
      "BriefDescription": "TOR Occupancy for Code read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C897FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF",
      "BriefDescription": "TOR Occupancy for Data read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C887FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF",
      "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC43FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOM",
      "BriefDescription": "TOR Occupancy for ItoMs from local IO devices which hit the cache",
      "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices that Hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C803FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_RFO",
      "BriefDescription": "TOR Occupancy for RFOs from local IO devices which hit the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C803FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_RFO",
      "BriefDescription": "TOR Occupancy for RFOs from local IO devices",
      "PublicDescription": "TOR Occupancy : RFOs issued by IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC43FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_ITOM",
      "BriefDescription": "TOR Occupancy for All TOR ItoM inserts from local IO devices",
      "PublicDescription": "TOR Occupancy : ItoMs issued by IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C807FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO",
      "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C887FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_RFO_PREF",
      "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCC7FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFRFO",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefRFO issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C817FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD",
      "BriefDescription": "TOR Occupancy for Data read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80FFF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD",
      "BriefDescription": "TOR Occupancy for Code read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : CRDs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88FFF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CRD_PREF",
      "BriefDescription": "TOR Occupancy for Code read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy; Code read prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C897FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRD_PREF",
      "BriefDescription": "TOR Occupancy for Data read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C816FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL",
      "BriefDescription": "TOR Occupancy for Data read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8177E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE",
      "BriefDescription": "TOR Occupancy for Data read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C896FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_LOCAL",
      "BriefDescription": "TOR Occupancy for Data read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8977E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_REMOTE",
      "BriefDescription": "TOR Occupancy for Data read prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy; Data read prefetch from local IA that misses in the snoop filter",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C806FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_LOCAL",
      "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8077E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_REMOTE",
      "BriefDescription": "TOR Occupancy for Read for ownership from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFOs issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C886FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_LOCAL",
      "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8877E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_REMOTE",
      "BriefDescription": "TOR Occupancy for Read for ownership prefetch from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : RFO_Prefs issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C81786",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_DDR",
      "BriefDescription": "TOR Occupancy for DRds issued by iA Cores targeting DDR Mem that Missed the LLC",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F3FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_PCIRDCUR",
      "BriefDescription": "TOR Occupancy for PCIRDCURs issued by IO devices which hit the LLC",
      "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F3FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_PCIRDCUR",
      "BriefDescription": "TOR Occupancy for PCIRDCURs issued by IO devices which miss the LLC",
      "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F3FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_PCIRDCUR",
      "BriefDescription": "TOR Occupancy for PCIRDCURs issued by IO devices",
      "PublicDescription": "TOR Occupancy : PCIRdCurs issued by IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCCFFD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFCODE",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch code read from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefCode issued by iA Cores that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCD7FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_LLCPREFDATA",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch data read from local IA that hit the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefData issued by iA Cores that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCD7FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFDATA",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch data read from local IA.",
      "PublicDescription": "TOR Occupancy : LLCPrefData issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCCFFE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFCODE",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch code read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefCode issued by iA Cores that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCD7FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFDATA",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch data read from local IA that miss the cache",
      "PublicDescription": "TOR Occupancy : LLCPrefData issued by iA Cores that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CCCFFF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_LLCPREFCODE",
      "BriefDescription": "TOR Occupancy for Last level cache prefetch code read from local IA.",
      "PublicDescription": "TOR Occupancy : LLCPrefCode issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C81686",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_LOCAL_DDR",
      "BriefDescription": "TOR Occupancy for DRds from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C81706",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_REMOTE_DDR",
      "BriefDescription": "TOR Occupancy for DRds from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : DRds issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C89786",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_DDR",
      "BriefDescription": "TOR Occupancy for DRd Prefetches from local IA cores to DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C89686",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_LOCAL_DDR",
      "BriefDescription": "TOR Occupancy for DRd Prefetches from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C89706",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_REMOTE_DDR",
      "BriefDescription": "TOR Occupancy for DRd Prefetches from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : DRd_Prefs issued by iA Cores targeting DDR Mem that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80EFE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_LOCAL",
      "BriefDescription": "TOR Occupancy for CRDs from local IA cores to locally homed memory",
      "PublicDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C80F7E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_REMOTE",
      "BriefDescription": "TOR Occupancy for CRDs from local IA cores to remotely homed memory",
      "PublicDescription": "TOR Occupancy : CRd issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88EFE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF_LOCAL",
      "BriefDescription": "TOR Occupancy for CRD Prefetches from local IA cores to locally homed memory",
      "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C88F7E",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CRD_PREF_REMOTE",
      "BriefDescription": "TOR Occupancy for CRD Prefetches from local IA cores to remotely homed memory",
      "PublicDescription": "TOR Occupancy : CRd_Prefs issued by iA Cores that Missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8C7FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_CLFLUSH",
      "BriefDescription": "TOR Occupancy for CLFlush events that are initiated from the Core",
      "PublicDescription": "TOR Occupancy : CLFlushes issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD47FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_ITOMCACHENEAR",
      "BriefDescription": "TOR Occupancy for ItoMCacheNear requests from local IA cores",
      "PublicDescription": "TOR Occupancy : ItoMCacheNears issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC57FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_SPECITOM",
      "BriefDescription": "TOR Occupancy for SpecItoM events that are initiated from the Core",
      "PublicDescription": "TOR Occupancy : SpecItoMs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC27FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WBMTOI",
      "BriefDescription": "TOR Occupancy for WbMtoI requests from local IA cores",
      "PublicDescription": "TOR Occupancy : WbMtoIs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC47FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_ITOM",
      "BriefDescription": "TOR Occupancy for ItoM events that are initiated from the Core",
      "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC47FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_ITOM",
      "BriefDescription": "TOR Occupancy for ItoM requests from local IA cores that hit the cache",
      "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores that Hit LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC47FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_ITOM",
      "BriefDescription": "TOR Occupancy for ItoM requests from local IA cores that miss the cache",
      "PublicDescription": "TOR Occupancy : ItoMs issued by iA Cores that Missed LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C877DE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_UCRDF",
      "BriefDescription": "TOR Occupancy for UCRDF requests from local IA cores that miss the cache",
      "PublicDescription": "TOR Occupancy : UCRdFs issued by iA Cores that Missed LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C87FDE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WIL",
      "BriefDescription": "TOR Occupancy for WIL requests from local IA cores that miss the cache",
      "PublicDescription": "TOR Occupancy : WiLs issued by iA Cores that Missed LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C867FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WCILF",
      "BriefDescription": "TOR Occupancy for WCILF requests from local IA core",
      "PublicDescription": "TOR Occupancy : WCiLF issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C867FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF",
      "BriefDescription": "TOR Occupancy for WCILF requests from local IA core that miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLF issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86786",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCILF_DDR",
      "BriefDescription": "TOR Occupancy for WCILF requests from local IA cores to DDR homed addresses which miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86686",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCILF_DDR",
      "BriefDescription": "TOR Occupancy for WCILF requests from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86706",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_REMOTE_WCILF_DDR",
      "BriefDescription": "TOR Occupancy for WCILF requests from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLFs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86FFF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_WCIL",
      "BriefDescription": "TOR Occupancy for WCIL requests from a local IA core",
      "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86FFE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL",
      "BriefDescription": "TOR Occupancy for WCIL requests from a local IA core that miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores that Missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86F86",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_WCIL_DDR",
      "BriefDescription": "TOR Occupancy for WCIL requests from local IA cores to DDR homed addresses which miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86E86",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LOCAL_WCIL_DDR",
      "BriefDescription": "TOR Occupancy for WCIL requests from local IA cores to locally homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed locally",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C86F06",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_REMOTE_WCIL_DDR",
      "BriefDescription": "TOR Occupancy for WCIL requests from local IA cores to remotely homed DDR addresses that miss the cache",
      "PublicDescription": "TOR Occupancy : WCiLs issued by iA Cores targeting DDR that missed the LLC - HOMed remotely",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC23FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_WBMTOI",
      "BriefDescription": "TOR Occupancy for WBMtoI requests from IO devices",
      "PublicDescription": "TOR Occupancy : WbMtoIs issued by IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8C3FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_CLFLUSH",
      "BriefDescription": "TOR Occupancy for CLFlush requests from IO devices",
      "PublicDescription": "TOR Occupancy : CLFlushes issued by IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD43FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_HIT_ITOMCACHENEAR",
      "BriefDescription": "TOR Occupancy for ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
      "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD43FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_MISS_ITOMCACHENEAR",
      "BriefDescription": "TOR Occupancy for ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
      "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C837FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_DRDPTE",
      "BriefDescription": "TOR Occupancy for DRd PTEs issued by iA Cores due to a page walk",
      "PublicDescription": "TOR Occupancy : DRdPte issued by iA Cores due to a page walk",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C837FD",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_DRDPTE",
      "BriefDescription": "TOR Occupancy for DRd PTEs issued by iA Cores due to page walks that hit the LLC",
      "PublicDescription": "TOR Occupancy : DRdPte issued by iA Cores due to a page walk that hit the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C837FE",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRDPTE",
      "BriefDescription": "TOR Occupancy for DRd PTEs issued by iA Cores due to a page walk that missed the LLC",
      "PublicDescription": "TOR Occupancy : DRdPte issued by iA Cores due to a page walk that missed the LLC",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD43FF",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IO_ITOMCACHENEAR",
      "BriefDescription": "TOR Occupancy for ItoMCacheNears, indicating a partial write request, from IO Devices",
      "PublicDescription": "TOR Occupancy : ItoMCacheNears, indicating a partial write request, from IO Devices",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C80782",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_CXL_ACC",
      "BriefDescription": "TOR Occupancy for RFOs issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "TOR Occupancy for RFOs issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C81782",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_CXL_ACC",
      "BriefDescription": "TOR Occupancy for DRds and equivalent opcodes issued from an IA core which miss the L3 and target memory in a CXL type 2 memory expander card.",
      "PublicDescription": "TOR Occupancy for DRds and equivalent opcodes issued from an IA core which miss the L3 and target memory in a CXL type 2 memory expander card.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C89782",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_DRD_PREF_CXL_ACC",
      "BriefDescription": "TOR Occupancy for L2 data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "TOR Occupancy for L2 data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10CCD782",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFDATA_CXL_ACC",
      "BriefDescription": "TOR Occupancy for LLC data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "TOR Occupancy for LLC data prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C88782",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_LLCPREFRFO_CXL_ACC",
      "BriefDescription": "TOR Occupancy for L2 RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "TOR Occupancy for L2 RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10CCC782",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_RFO_PREF_CXL_ACC",
      "BriefDescription": "TOR Occupancy for LLC RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "PublicDescription": "TOR Occupancy for LLC RFO prefetches issued from an IA core which miss the L3 and target memory in a CXL type 2 accelerator.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C00182",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_MISS_CXL_ACC",
      "BriefDescription": "TOR Occupancy for All requests issued from IA cores to CXL accelerator memory regions that miss the LLC.",
      "PublicDescription": "TOR Occupancy for All requests issued from IA cores to CXL accelerator memory regions that miss the LLC.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x36",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x10C00181",
      "EventName": "UNC_CHA_TOR_OCCUPANCY.IA_HIT_CXL_ACC",
      "BriefDescription": "TOR Occupancy for All requests issued from IA cores to CXL accelerator memory regions that hit the LLC.",
      "PublicDescription": "TOR Occupancy for All requests issued from IA cores to CXL accelerator memory regions that hit the LLC.",
      "Counter": "0",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x39",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_MISC.RFO_HIT_S",
      "BriefDescription": "Counts when a RFO (the Read for Ownership issued before a  write) request hit a cacheline in the S (Shared) state.",
      "PublicDescription": "Cbo Misc : RFO HitS",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x3d",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_SF_EVICTION.M_STATE",
      "BriefDescription": "Counts snoop filter capacity evictions for entries tracking modified lines in the core's cache. Snoop filter capacity evictions occur when the snoop filter is full and evicts an existing entry to track a new entry. Does not count clean evictions such as when a core's cache replaces a tracked cacheline with a new cacheline.",
      "PublicDescription": "Snoop Filter Capacity Evictions : M state",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS_LOCAL",
      "BriefDescription": "Counts read requests coming from a unit on this socket made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "PublicDescription": "Counts read requests coming from a unit on this socket made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS_REMOTE",
      "BriefDescription": "Counts read requests coming from a remote socket made into the CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "PublicDescription": "Counts read requests coming from a remote socket made into the CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES_LOCAL",
      "BriefDescription": "Counts  write requests coming from a unit on this socket made into this CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
      "PublicDescription": "Counts  write requests coming from a unit on this socket made into this CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES_REMOTE",
      "BriefDescription": "Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).",
      "PublicDescription": "Counts the total number of read requests made into the Home Agent. Reads include all read opcodes (including RFO).  Writes include all writes (streaming, evictions, HitM, etc).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.INVITOE_LOCAL",
      "BriefDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "PublicDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.INVITOE_REMOTE",
      "BriefDescription": "Counts the total number of requests coming from a remote socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "PublicDescription": "Counts the total number of requests coming from a remote socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x30",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.INVITOE",
      "BriefDescription": "Counts the total number of requests coming from a unit on this socket for exclusive ownership of a cache line without receiving data (INVITOE) to the CHA.",
      "PublicDescription": "HA Read and Write Requests : InvalItoE",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x03",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.READS",
      "BriefDescription": "Counts read requests made into this CHA. Reads include all read opcodes (including RFO: the Read for Ownership issued before a  write) .",
      "PublicDescription": "HA Read and Write Requests : Reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x50",
      "UMask": "0x0C",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REQUESTS.WRITES",
      "BriefDescription": "Counts write requests made into the CHA, including streaming, evictions, HitM (Reads from another core to a Modified cacheline), etc.",
      "PublicDescription": "HA Read and Write Requests : Writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x55",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_OSB.RFO_HITS_SNP_BCAST",
      "BriefDescription": "OSB Snoop Broadcast : RFO HitS Snoop Broadcast : Count of OSB snoop broadcasts. Counts by 1 per request causing OSB snoops to be broadcast. Does not count all the snoops generated by OSB.",
      "PublicDescription": "OSB Snoop Broadcast : RFO HitS Snoop Broadcast",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x01",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CLOCKTICKS",
      "BriefDescription": "Number of DRAM DCLK clock cycles while the event is enabled.  DCLK is 1/4 of DRAM data rate.",
      "PublicDescription": "DRAM Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x02",
      "UMask": "0xF7",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_ACT_COUNT.ALL",
      "BriefDescription": "DRAM Activate Count : Counts the number of DRAM Activate commands sent on this channel.  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS.  One can calculate the number of Page Misses by subtracting the number of Page Miss precharges from the number of Activates.",
      "PublicDescription": "DRAM Activate Count",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x03",
      "UMask": "0xF8",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.PGT",
      "BriefDescription": "DRAM Precharge commands. : Precharge due to (?) : Counts the number of DRAM Precharge commands sent on this channel.",
      "PublicDescription": "DRAM Precharge commands.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xC1",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.RD_REG",
      "BriefDescription": "CAS count for SubChannel 0 regular reads",
      "PublicDescription": "CAS count for SubChannel 0 regular reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xC4",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.RD_UNDERFILL",
      "BriefDescription": "CAS count for SubChannel 0 underfill reads",
      "PublicDescription": "CAS count for SubChannel 0 underfill reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xCF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.RD",
      "BriefDescription": "CAS count for SubChannel 0, all reads",
      "PublicDescription": "CAS count for SubChannel 0, all reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xF0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.WR",
      "BriefDescription": "CAS count for SubChannel 0, all writes",
      "PublicDescription": "CAS count for SubChannel 0, all writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x05",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH0.ALL",
      "BriefDescription": "CAS count for SubChannel 0, all CAS operations",
      "PublicDescription": "CAS count for SubChannel 0, all CAS operations",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xC1",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.RD_REG",
      "BriefDescription": "CAS count for SubChannel 1 regular reads",
      "PublicDescription": "CAS count for SubChannel 1 regular reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xC4",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.RD_UNDERFILL",
      "BriefDescription": "CAS count for SubChannel 1 underfill reads",
      "PublicDescription": "CAS count for SubChannel 1 underfill reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xCF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.RD",
      "BriefDescription": "CAS count for SubChannel 1, all reads",
      "PublicDescription": "CAS count for SubChannel 1, all reads",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xF0",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.WR",
      "BriefDescription": "CAS count for SubChannel 1, all writes",
      "PublicDescription": "CAS count for SubChannel 1, all writes",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x06",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_CAS_COUNT_SCH1.ALL",
      "BriefDescription": "CAS count for SubChannel 1, all CAS operations",
      "PublicDescription": "CAS count for SubChannel 1, all CAS operations",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x17",
      "UMask": "0x40",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RDB_INSERTS.SCH0",
      "BriefDescription": "Read buffer inserts on subchannel 0",
      "PublicDescription": "Read buffer inserts on subchannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x17",
      "UMask": "0x80",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RDB_INSERTS.SCH1",
      "BriefDescription": "Read buffer inserts on subchannel 1",
      "PublicDescription": "Read buffer inserts on subchannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x1a",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RDB_OCCUPANCY_SCH0",
      "BriefDescription": "Read buffer occupancy on subchannel 0",
      "PublicDescription": "Read buffer occupancy on subchannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x1b",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RDB_OCCUPANCY_SCH1",
      "BriefDescription": "Read buffer occupancy on subchannel 1",
      "PublicDescription": "Read buffer occupancy on subchannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x80",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH0",
      "BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 0",
      "PublicDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x81",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_SCH0_PCH1",
      "BriefDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 1",
      "PublicDescription": "Read pending queue occupancy for subchannel 0, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x82",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH0",
      "BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 0",
      "PublicDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x83",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_OCCUPANCY_SCH1_PCH1",
      "BriefDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 1",
      "PublicDescription": "Read pending queue occupancy for subchannel 1, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x84",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH0",
      "BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 0",
      "PublicDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x85",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_SCH0_PCH1",
      "BriefDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 1",
      "PublicDescription": "Write pending queue occupancy for subchannel 0, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x86",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH0",
      "BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 0",
      "PublicDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x87",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_OCCUPANCY_SCH1_PCH1",
      "BriefDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 1",
      "PublicDescription": "Write pending queue occupancy for subchannel 1, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CXLCM",
      "EventCode": "0x41",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CXLCM_RxC_PACK_BUF_INSERTS.MEM_DATA",
      "BriefDescription": "Number of Allocation to Mem Data Packing buffer",
      "PublicDescription": "Number of Allocation to Mem Data Packing buffer",
      "Counter": "4,5,6,7",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CXLDP",
      "EventCode": "0x02",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CXLDP_TxC_AGF_INSERTS.M2S_DATA",
      "BriefDescription": "Number of Allocation to M2S Data AGF",
      "PublicDescription": "Number of Allocation to M2S Data AGF",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2HOT",
      "EventCode": "0x01",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2HOT_CLOCKTICKS",
      "BriefDescription": "UNC_B2HOT_CLOCKTICKS",
      "PublicDescription": "Clockticks for the B2HOT unit",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_IIO_CLOCKTICKS",
      "BriefDescription": "IIO Clockticks",
      "PublicDescription": "IIO Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART0",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.ALL_PARTS",
      "BriefDescription": "Counts once for every 4 bytes read from this card to memory.  This event does include reads to IO.",
      "PublicDescription": "Counts once for every 4 bytes read from this card to memory.  This event does include reads to IO.",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.ALL_PARTS",
      "BriefDescription": "Counts once for every 4 bytes written from this card to memory.  This event does include writes to IO.",
      "PublicDescription": "Counts once for every 4 bytes written from this card to memory.  This event does include writes to IO.",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART0",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART0",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x001",
      "FCMask": "0x07",
      "UMaskExt": "0x00070010",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART0",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_CLOCKTICKS",
      "BriefDescription": "IRP Clockticks",
      "PublicDescription": "IRP Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x11",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_TRANSACTIONS.WR_PREF",
      "BriefDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.",
      "PublicDescription": "Inbound write (fast path) requests to coherent memory, received by the IRP resulting in write ownership requests issued by IRP to the mesh.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IRP",
      "EventCode": "0x18",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_I_FAF_INSERTS",
      "BriefDescription": "Inbound read requests received by the IRP and inserted into the FAF queue",
      "PublicDescription": "Inbound read requests received by the IRP and inserted into the FAF queue",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_CLOCKTICKS",
      "BriefDescription": "Number of UPI LL clock cycles while the event is enabled",
      "PublicDescription": "Number of kfclks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x0F",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.ALL_DATA",
      "BriefDescription": "Valid Flits Sent : All Data : Counts number of data flits across this UPI link.",
      "PublicDescription": "Valid Flits Sent : All Data",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x27",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.ALL_NULL",
      "BriefDescription": "All Null Flits",
      "PublicDescription": "Valid Flits Sent : Idle",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x47",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.IDLE",
      "BriefDescription": "Valid Flits Sent : Idle : Shows legal flit time (hides impact of L0p and L0c).",
      "PublicDescription": "Valid Flits Sent",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x02",
      "UMask": "0x97",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_TxL_FLITS.NON_DATA",
      "BriefDescription": "Valid Flits Sent : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
      "PublicDescription": "Valid Flits Sent : Null FLITs transmitted to any slot",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x03",
      "UMask": "0x0F",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_FLITS.ALL_DATA",
      "BriefDescription": "Valid Flits Received : All Data : Shows legal flit time (hides impact of L0p and L0c).",
      "PublicDescription": "Valid Flits Received : All Data",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x03",
      "UMask": "0x97",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_FLITS.NON_DATA",
      "BriefDescription": "Valid Flits Received : All Non Data : Shows legal flit time (hides impact of L0p and L0c).",
      "PublicDescription": "Valid Flits Received : All Non Data",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x05",
      "UMask": "0x08",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.REQ",
      "BriefDescription": "Matches on Receive path of a UPI Port : Request",
      "PublicDescription": "Matches on Receive path of a UPI Port : Request",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UPI LL",
      "EventCode": "0x05",
      "UMask": "0x0D",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_UPI_RxL_BASIC_HDR_MATCH.WB",
      "BriefDescription": "Matches on Receive path of a UPI Port : Writeback",
      "PublicDescription": "Matches on Receive path of a UPI Port : Writeback",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2UPI",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2UPI_CLOCKTICKS",
      "BriefDescription": "Number of uclks in domain",
      "PublicDescription": "Number of uclks in domain",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CXL",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CXL_CLOCKTICKS",
      "BriefDescription": "B2CXL Clockticks",
      "PublicDescription": "B2CXL Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "UBOX",
      "EventCode": "0x42",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_U_EVENT_MSG.MSI_RCVD",
      "BriefDescription": "Message Received : MSI",
      "PublicDescription": "Message Received : MSI : Message Signaled Interrupts - interrupts sent by devices (including PCIe via IOxAPIC) (Socket Mode only)",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "PCU",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_CLOCKTICKS",
      "BriefDescription": "PCU Clockticks",
      "PublicDescription": "PCU Clockticks:  The PCU runs off a fixed 1 GHz clock.  This event counts the number of pclk cycles measured while the counter was enabled.  The pclk, like the Memory Controller's dclk, counts at a constant rate making it a good measure of actual wall time.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "PCU",
      "EventCode": "0x35",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C0",
      "BriefDescription": "Number of cores in C0",
      "PublicDescription": "Number of cores in C0 : This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "PCU",
      "EventCode": "0x37",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_P_POWER_STATE_OCCUPANCY_CORES_C6",
      "BriefDescription": "Number of cores in C6",
      "PublicDescription": "Number of cores in C6 : This is an occupancy event that tracks the number of cores that are in the chosen C-State.  It can be used by itself to get the average number of cores in that C-state with thresholding to generate histograms, or with other PCU events and occupancy triggering to capture other details.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x03",
      "UMask": "0xFF",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_PRE_COUNT.ALL",
      "BriefDescription": "DRAM Precharge commands. : Counts the number of DRAM Precharge commands sent on this channel.",
      "PublicDescription": "DRAM Precharge commands.",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x32",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000001",
      "EventName": "UNC_B2CMI_TRACKER_INSERTS.CH0",
      "BriefDescription": "Tracker Inserts : Channel 0",
      "PublicDescription": "Tracker Inserts : Channel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x19",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2UPI_TAKEN",
      "BriefDescription": "Counts the number of times egress did D2K (Direct to KTI)",
      "PublicDescription": "Counts the number of times egress did D2K (Direct to KTI)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1A",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_DIRSTATE",
      "BriefDescription": "Counts the number of time D2K was not honoured by egress due to directory state constraints",
      "PublicDescription": "Counts the number of time D2K was not honoured by egress due to directory state constraints",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1B",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2UPI_NOT_TAKEN_CREDITS",
      "BriefDescription": "Counts the number of d2k wasn't done due to credit constraints",
      "PublicDescription": "Counts the number of d2k wasn't done due to credit constraints",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1C",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2UPI_TXN_OVERRIDE",
      "BriefDescription": "Counts the number of times D2K wasn't honoured even though the incoming request had d2k set for non cisgress txn",
      "PublicDescription": "Counts the number of times D2K wasn't honoured even though the incoming request had d2k set for non cisgress txn",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x16",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2CORE_TAKEN",
      "BriefDescription": "Counts the number of times B2CMI egress did D2C (direct to core)",
      "PublicDescription": "Counts the number of times B2CMI egress did D2C (direct to core)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x17",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_DIRECT2CORE_NOT_TAKEN_DIRSTATE",
      "BriefDescription": "Counts the number of time D2C was not honoured by egress due to directory state constraints",
      "PublicDescription": "Counts the number of time D2C was not honoured by egress due to directory state constraints",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x02",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x04",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x08",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x10",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x20",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x40",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x01",
      "PortMask": "0x80",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x02",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART1",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x04",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART2",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x08",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART3",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x10",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART4",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x20",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART5",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x40",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART6",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x83",
      "UMask": "0x04",
      "PortMask": "0x80",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_DATA_REQ_OF_CPU.MEM_READ.PART7",
      "BriefDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "PublicDescription": "Four byte data request of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "B2CMI",
      "EventCode": "0x1F",
      "UMask": "0x0F",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_B2CMI_TAG_HIT.ALL",
      "BriefDescription": "Counts the 2lm reads and WRNI which were a hit",
      "PublicDescription": "Counts the 2lm reads and WRNI which were a hit",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x59",
      "UMask": "0x01",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DISTRESS_ASSERTED.DPT_IRQ",
      "BriefDescription": "Distress signal assertion for dynamic prefetch throttle (DPT).  Threshold for distress signal assertion reached in IRQ (immediate cause for triggering).",
      "PublicDescription": "Distress signal assertion for dynamic prefetch throttle (DPT).  Threshold for distress signal assertion reached in IRQ (immediate cause for triggering).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x59",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DISTRESS_ASSERTED.DPT_TOR",
      "BriefDescription": "Distress signal assertion for dynamic prefetch throttle (DPT).  Threshold for distress signal assertion reached in TOR (immediate cause for triggering).",
      "PublicDescription": "Distress signal assertion for dynamic prefetch throttle (DPT).  Threshold for distress signal assertion reached in TOR (immediate cause for triggering).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x59",
      "UMask": "0x03",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_DISTRESS_ASSERTED.DPT_ANY",
      "BriefDescription": "Distress signal assertion for dynamic prefetch throttle (DPT).  Threshold for distress signal assertion reached in TOR or IRQ (immediate cause for triggering).",
      "PublicDescription": "Distress signal assertion for dynamic prefetch throttle (DPT).  Threshold for distress signal assertion reached in TOR or IRQ (immediate cause for triggering).",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHACMS",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x000",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHACMS_CLOCKTICKS",
      "BriefDescription": "Clockticks for CMS units attached to CHA",
      "PublicDescription": "UNC_CHACMS_CLOCKTICKS",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART1",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART2",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART3",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART4",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART5",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART6",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x01",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card writing to DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x84",
      "UMask": "0x04",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_TXN_REQ_OF_CPU.MEM_READ.PART7",
      "BriefDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "PublicDescription": "Number Transactions requested of the CPU : Card reading from DRAM",
      "Counter": "0,1",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x01",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Data requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x02",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.PEER_WRITE.ALL_PARTS",
      "BriefDescription": "Data requested by the CPU : Another card (different IIO stack) writing to this card.",
      "PublicDescription": "Data requested by the CPU : Another card (different IIO stack) writing to this card.",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC0",
      "UMask": "0x08",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_DATA_REQ_BY_CPU.PEER_READ.ALL_PARTS",
      "BriefDescription": "Data requested by the CPU : Another card (different IIO stack) reading from this card.",
      "PublicDescription": "Data requested by the CPU : Another card (different IIO stack) reading from this card.",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART1",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x002",
      "FCMask": "0x07",
      "UMaskExt": "0x00070020",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART1",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART2",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x004",
      "FCMask": "0x07",
      "UMaskExt": "0x00070040",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART2",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART3",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x008",
      "FCMask": "0x07",
      "UMaskExt": "0x00070080",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART3",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART4",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x010",
      "FCMask": "0x07",
      "UMaskExt": "0x00070100",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART4",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART5",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x020",
      "FCMask": "0x07",
      "UMaskExt": "0x00070200",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART5",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART6",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x040",
      "FCMask": "0x07",
      "UMaskExt": "0x00070400",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART6",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.PART7",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x080",
      "FCMask": "0x07",
      "UMaskExt": "0x00070800",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.PART7",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x01",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_WRITE.ALL_PARTS",
      "BriefDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core writing to Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x02",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.PEER_WRITE.ALL_PARTS",
      "BriefDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.",
      "PublicDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) writing to this card.",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x04",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.MEM_READ.ALL_PARTS",
      "BriefDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "PublicDescription": "Number Transactions requested by the CPU : Core reading from Cards MMIO space",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0xC1",
      "UMask": "0x08",
      "PortMask": "0x0FF",
      "FCMask": "0x07",
      "UMaskExt": "0x00070FF0",
      "EventName": "UNC_IIO_TXN_REQ_BY_CPU.PEER_READ.ALL_PARTS",
      "BriefDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.",
      "PublicDescription": "Number Transactions requested by the CPU : Another card (different IIO stack) reading from this card.",
      "Counter": "2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x10",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH0",
      "BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 0",
      "PublicDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x10",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.SCH0_PCH1",
      "BriefDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 1",
      "PublicDescription": "Read Pending Queue inserts for subchannel 0, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x10",
      "UMask": "0x40",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH0",
      "BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 0",
      "PublicDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x10",
      "UMask": "0x80",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_RPQ_INSERTS.SCH1_PCH1",
      "BriefDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 1",
      "PublicDescription": "Read Pending Queue inserts for subchannel 1, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x22",
      "UMask": "0x10",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH0",
      "BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 0",
      "PublicDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x22",
      "UMask": "0x20",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.SCH0_PCH1",
      "BriefDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 1",
      "PublicDescription": "Write Pending Queue inserts for subchannel 0, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x22",
      "UMask": "0x40",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH0",
      "BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 0",
      "PublicDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 0",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IMC",
      "EventCode": "0x22",
      "UMask": "0x80",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_M_WPQ_INSERTS.SCH1_PCH1",
      "BriefDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 1",
      "PublicDescription": "Write Pending Queue inserts for subchannel 1, pseudochannel 1",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x02",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C001FF",
      "EventName": "UNC_CHA_TOR_INSERTS.LLC_OR_SF_EVICTIONS",
      "BriefDescription": "TOR Inserts for SF or LLC Evictions",
      "PublicDescription": "TOR allocation occurred as a result of SF/LLC evictions (came from the ISMQ)",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x69",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_CHA_REMOTE_SF.MISS",
      "BriefDescription": "UNC_CHA_REMOTE_SF.MISS",
      "PublicDescription": "UNC_CHA_REMOTE_SF.MISS",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "MDF",
      "EventCode": "0x01",
      "UMask": "0x00",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00000000",
      "EventName": "UNC_MDF_CLOCKTICKS",
      "BriefDescription": "MDF Clockticks",
      "PublicDescription": "MDF Clockticks",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD42FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_LOCAL",
      "BriefDescription": "ItoMCacheNear (partial write) transactions from an IO device that addresses memory on the local socket",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that address memory on the local socket",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CD437F",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOMCACHENEAR_REMOTE",
      "BriefDescription": "ItoMCacheNear (partial write) transactions from an IO device that addresses memory on a remote socket",
      "PublicDescription": "TOR Inserts : ItoMCacheNears, indicating a partial write request, from IO Devices that address memory on a remote socket",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC42FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM_LOCAL",
      "BriefDescription": "ItoM (write) transactions from an IO device that addresses memory on the local socket",
      "PublicDescription": "TOR Inserts : ItoM, indicating a write request, from IO Devices that address memory on the local socket",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00CC437F",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_ITOM_REMOTE",
      "BriefDescription": "ItoM (write) transactions from an IO device that addresses memory on a remote socket",
      "PublicDescription": "TOR Inserts : ItoM, indicating a write request, from IO Devices that address memory on a remote socket",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F2FF",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_LOCAL",
      "BriefDescription": "PCIRDCUR (read) transactions from an IO device that addresses memory on the local socket",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that addresses memory on the local socket",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "CHA",
      "EventCode": "0x35",
      "UMask": "0x04",
      "PortMask": "0x00",
      "FCMask": "0x00",
      "UMaskExt": "0x00C8F37F",
      "EventName": "UNC_CHA_TOR_INSERTS.IO_PCIRDCUR_REMOTE",
      "BriefDescription": "PCIRDCUR (read) transactions from an IO device that addresses memory on a remote socket",
      "PublicDescription": "TOR Inserts : PCIRdCurs issued by IO Devices that addresses memory on a remote socket",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    },
    {
      "Unit": "IIO",
      "EventCode": "0x8e",
      "UMask": "0x04",
      "PortMask": "0x0FF",
      "FCMask": "0x01",
      "UMaskExt": "0x00010FF0",
      "EventName": "UNC_IIO_NUM_REQ_OF_CPU_BY_TGT.UBOX_POSTED",
      "BriefDescription": "Posted requests sent by the integrated IO (IIO) controller to the Ubox, useful for counting message signaled interrupts (MSI).",
      "PublicDescription": "-",
      "Counter": "0,1,2,3",
      "ELLC": "0",
      "Filter": "na",
      "ExtSel": "0",
      "Deprecated": "0",
      "FILTER_VALUE": "0",
      "CounterType": "PGMABLE"
    }
  ]
}