// Seed: 1898661705
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_2 = 32'd5,
    parameter id_3 = 32'd46
);
  parameter id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  _id_2 :
  assert property (@(posedge id_2) -1) #1 $clog2(14);
  ;
  logic [7:0][-1 'b0] _id_3 = -1;
  bit id_4[id_2 : id_3  ^  id_3], id_5;
  always id_4 = id_1 == id_3;
  assign id_5 = 1;
  wire id_6, id_7;
endmodule
