
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../../biswa/SPEC2017Traces/602.gcc_s-734B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
Initialize DRRIP state for L2C
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000002 cycles: 3229040 heartbeat IPC: 3.0969 cumulative IPC: 3.0969 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6470942 heartbeat IPC: 3.08461 cumulative IPC: 3.09074 (Simulation time: 0 hr 7 min 8 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9690395 heartbeat IPC: 3.10612 cumulative IPC: 3.09585 (Simulation time: 0 hr 10 min 50 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 12934655 heartbeat IPC: 3.08237 cumulative IPC: 3.09247 (Simulation time: 0 hr 14 min 25 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 16155966 heartbeat IPC: 3.10433 cumulative IPC: 3.09483 (Simulation time: 0 hr 18 min 2 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16155967 (Simulation time: 0 hr 18 min 2 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 40945007 heartbeat IPC: 0.403404 cumulative IPC: 0.403404 (Simulation time: 0 hr 21 min 9 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 66547318 heartbeat IPC: 0.39059 cumulative IPC: 0.396894 (Simulation time: 0 hr 24 min 9 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 91320994 heartbeat IPC: 0.403654 cumulative IPC: 0.399122 (Simulation time: 0 hr 27 min 11 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 116263816 heartbeat IPC: 0.400917 cumulative IPC: 0.399569 (Simulation time: 0 hr 30 min 4 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 143821805 heartbeat IPC: 0.362871 cumulative IPC: 0.391647 (Simulation time: 0 hr 32 min 15 sec) 
Finished CPU 0 instructions: 50000003 cycles: 127665839 cumulative IPC: 0.391647 (Simulation time: 0 hr 32 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.391647 instructions: 50000003 cycles: 127665839
ITLB TOTAL     ACCESS:    7726388  HIT:    7726378  MISS:         10  HIT %:    99.9999  MISS %: 0.000129427   MPKI: 0.0002
ITLB LOAD TRANSLATION ACCESS:    7726388  HIT:    7726378  MISS:         10  HIT %:    99.9999  MISS %: 0.000129427   MPKI: 0.0002
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 324.4 cycles
ITLB RQ	ACCESS:    8326868	FORWARD:          0	MERGED:     600476	TO_CACHE:    7726392

Revised Interactions: positive negative neutral
ITLB_interactions 0 0 0 -nan -nan -nan
ITLB_positive -nan -nan -nan
ITLB_negative -nan -nan -nan -nan -nan
ITLB_neutral -nan -nan -nan
DTLB TOTAL     ACCESS:   14257568  HIT:   14231974  MISS:      25594  HIT %:    99.8205  MISS %:   0.179512   MPKI: 0.51188
DTLB LOAD TRANSLATION ACCESS:   14257568  HIT:   14231974  MISS:      25594  HIT %:    99.8205  MISS %:   0.179512   MPKI: 0.51188
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 99.1322 cycles
DTLB RQ	ACCESS:   14598870	FORWARD:          0	MERGED:     340922	TO_CACHE:   14257948

Revised Interactions: positive negative neutral
DTLB_interactions 0 0 0 -nan -nan -nan
DTLB_positive -nan -nan -nan
DTLB_negative -nan -nan -nan -nan -nan
DTLB_neutral -nan -nan -nan
STLB TOTAL     ACCESS:     920729  HIT:     901830  MISS:      18899  HIT %:    97.9474  MISS %:    2.05261   MPKI: 0.37798
STLB LOAD TRANSLATION ACCESS:      25604  HIT:       6708  MISS:      18896  HIT %:     26.199  MISS %:     73.801   MPKI: 0.37792
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:     895125  HIT:     895122  MISS:          3  HIT %:    99.9997  MISS %: 0.000335149   MPKI: 6e-05
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          2  USELESS:          1
STLB USEFUL LOAD PREFETCHES:          2 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:          2 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 122.245 cycles
STLB RQ	ACCESS:    1419822	FORWARD:          0	MERGED:     499093	TO_CACHE:     920729

Revised Interactions: positive negative neutral
STLB_interactions 0 0 0 -nan -nan -nan
STLB_positive -nan -nan -nan
STLB_negative -nan -nan -nan -nan -nan
STLB_neutral -nan -nan -nan
STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   15975363  HIT:   14856771  MISS:    1118592  HIT %:     92.998  MISS %:    7.00198   MPKI: 22.3718
L1D LOAD      ACCESS:    9791767  HIT:    9737634  MISS:      54133  HIT %:    99.4472  MISS %:   0.552842   MPKI: 1.08266
L1D RFO       ACCESS:    4791824  HIT:    4791105  MISS:        719  HIT %:     99.985  MISS %:  0.0150047   MPKI: 0.01438
L1D PREFETCH  ACCESS:    1391772  HIT:     328032  MISS:    1063740  HIT %:    23.5694  MISS %:    76.4306   MPKI: 21.2748
L1D PREFETCH  REQUESTED:    2788527  ISSUED:    2788443  USEFUL:     873442  USELESS:     190209
L1D USEFUL LOAD PREFETCHES:     873442 PREFETCH ISSUED TO LOWER LEVEL:    1065914  ACCURACY: 81.943
L1D TIMELY PREFETCHES:     873442 LATE PREFETCHES: 10821 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 1065914 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 14439.6 cycles
L1D RQ	ACCESS:   13246469	FORWARD:          0	MERGED:    3431684	TO_CACHE:    9806546
L1D WQ	ACCESS:    5368851	FORWARD:       8246	MERGED:     576527	TO_CACHE:    4792324
L1D PQ	ACCESS:    1394225	FORWARD:          0	MERGED:          0	TO_CACHE:    1394218

Revised Interactions: positive negative neutral
L1D_interactions 0 0 0 -nan -nan -nan
L1D_positive -nan -nan -nan
L1D_negative -nan -nan -nan -nan -nan
L1D_neutral -nan -nan -nan
L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 2583014
L1D ROI Sum of L1D PQ occupancy: 18659157
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    8326856  HIT:    8326767  MISS:         89  HIT %:    99.9989  MISS %: 0.00106883   MPKI: 0.00178
L1I LOAD      ACCESS:    8326856  HIT:    8326767  MISS:         89  HIT %:    99.9989  MISS %: 0.00106883   MPKI: 0.00178
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 197.551 cycles
L1I RQ	ACCESS:   13992428	FORWARD:          0	MERGED:    5665560	TO_CACHE:    8326868

Revised Interactions: positive negative neutral
L1I_interactions 0 0 0 -nan -nan -nan
L1I_positive -nan -nan -nan
L1I_negative -nan -nan -nan -nan -nan
L1I_neutral -nan -nan -nan
BTB TOTAL     ACCESS:    9291547  HIT:    9274276  MISS:      17271  HIT %:    99.8141  MISS %:   0.185879   MPKI: 0.34542
BTB BRANCH_DIRECT_JUMP	ACCESS:    1184499  HIT:    1184424  MISS:         75
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    6903437  HIT:    6903269  MISS:        168
BTB BRANCH_DIRECT_CALL	ACCESS:     601785  HIT:     601743  MISS:         42
BTB BRANCH_INDIRECT_CALL	ACCESS:         21  HIT:         20  MISS:          1
BTB BRANCH_RETURN	ACCESS:     601805  HIT:     584820  MISS:      16985
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    4698208  HIT:    3958636  MISS:     739572  HIT %:    84.2584  MISS %:    15.7416   MPKI: 14.7914
L2C LOAD      ACCESS:      54222  HIT:      27730  MISS:      26492  HIT %:    51.1416  MISS %:    48.8584   MPKI: 0.52984
L2C DATA LOAD MPKI: 0.52806
L2C INSTRUCTION LOAD MPKI: 0.00178
L2C RFO       ACCESS:        591  HIT:        169  MISS:        422  HIT %:    28.5956  MISS %:    71.4044   MPKI: 0.00844
L2C PREFETCH  ACCESS:    4610193  HIT:    3906419  MISS:     703774  HIT %:    84.7344  MISS %:    15.2656   MPKI: 14.0755
L2C DATA PREFETCH MPKI: 14.0755
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:      12720  HIT:      12556  MISS:        164  HIT %:    98.7107  MISS %:    1.28931   MPKI: 0.00328
L2C LOAD TRANSLATION ACCESS:      20477  HIT:      11761  MISS:       8716  HIT %:    57.4352  MISS %:    42.5648   MPKI: 0.17432
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:          5  HIT:          1  MISS:          4  HIT %:         20  MISS %:         80   MPKI: 8e-05
L2C PREFETCH  REQUESTED:    4253329  ISSUED:    4250567  USEFUL:       7594  USELESS:     696228
L2C USEFUL LOAD PREFETCHES:       7594 PREFETCH ISSUED TO LOWER LEVEL:     703882  ACCURACY: 1.07887
L2C TIMELY PREFETCHES:       7594 LATE PREFETCHES: 107 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 519783 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 122.98 cycles
L2C RQ	ACCESS:      75295	FORWARD:          0	MERGED:          0	TO_CACHE:      75295
L2C WQ	ACCESS:      12720	FORWARD:          0	MERGED:          0	TO_CACHE:      12720
L2C PQ	ACCESS:    5314435	FORWARD:          0	MERGED:     600599	TO_CACHE:    4713836

Revised Interactions: positive negative neutral
L2C_interactions 9644 697274 21172 1.32456 95.7676 2.90788
L2C_positive 46.6715 2.88262 50.4459
L2C_negative 0.000860494 0.0295436 0.0709907 4.6732 95.2254
L2C_neutral 99.9764 0.0188929 0.00472322
L2C Instructions Evicting Data 86
L2C Translations Evicting Data 8586
L2C Data Evicting Data 721958
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 1
L2C Data Evicting Instructions 88
L2C Instructions Evicting Translations 3
L2C Translations Evicting Translations 133
L2C Data Evicting Translations 8553
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:      18899  HIT:      18899  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:      18896  HIT:      18896  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:          3  HIT:          3  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL5_interactions 0 0 0 -nan -nan -nan
PSCL5_positive -nan -nan -nan
PSCL5_negative -nan -nan -nan -nan -nan
PSCL5_neutral -nan -nan -nan
PSCL4 TOTAL     ACCESS:      18899  HIT:      18899  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:      18896  HIT:      18896  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:          3  HIT:          3  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL4_interactions 0 0 0 -nan -nan -nan
PSCL4_positive -nan -nan -nan
PSCL4_negative -nan -nan -nan -nan -nan
PSCL4_neutral -nan -nan -nan
PSCL3 TOTAL     ACCESS:      18899  HIT:      18899  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:      18896  HIT:      18896  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:          3  HIT:          3  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL3_interactions 0 0 0 -nan -nan -nan
PSCL3_positive -nan -nan -nan
PSCL3_negative -nan -nan -nan -nan -nan
PSCL3_neutral -nan -nan -nan
PSCL2 TOTAL     ACCESS:      18899  HIT:      17295  MISS:       1604  HIT %:    91.5128  MISS %:    8.48722   MPKI: 0.03208
PSCL2 LOAD TRANSLATION ACCESS:      18898  HIT:      17294  MISS:       1604  HIT %:    91.5123  MISS %:    8.48767   MPKI: 0.03208
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:          1  HIT:          1  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

Revised Interactions: positive negative neutral
PSCL2_interactions 0 0 0 -nan -nan -nan
PSCL2_positive -nan -nan -nan
PSCL2_negative -nan -nan -nan -nan -nan
PSCL2_neutral -nan -nan -nan
LLC TOTAL     ACCESS:     747842  HIT:      32481  MISS:     715361  HIT %:     4.3433  MISS %:    95.6567   MPKI: 14.3072
LLC LOAD      ACCESS:      26386  HIT:       1994  MISS:      24392  HIT %:    7.55704  MISS %:     92.443   MPKI: 0.48784
LLC RFO       ACCESS:        421  HIT:         39  MISS:        382  HIT %:    9.26366  MISS %:    90.7363   MPKI: 0.00764
LLC PREFETCH  ACCESS:     703881  HIT:      22149  MISS:     681732  HIT %:     3.1467  MISS %:    96.8533   MPKI: 13.6346
LLC WRITEBACK ACCESS:       8434  HIT:       7150  MISS:       1284  HIT %:    84.7759  MISS %:    15.2241   MPKI: 0.02568
LLC LOAD TRANSLATION ACCESS:       8716  HIT:       1147  MISS:       7569  HIT %:    13.1597  MISS %:    86.8403   MPKI: 0.15138
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:          4  HIT:          2  MISS:          2  HIT %:         50  MISS %:         50   MPKI: 4e-05
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        615  USELESS:     681202
LLC USEFUL LOAD PREFETCHES:        615 PREFETCH ISSUED TO LOWER LEVEL:     681733  ACCURACY: 0.0902113
LLC TIMELY PREFETCHES:        615 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 95.9052 cycles
LLC RQ	ACCESS:      35527	FORWARD:          0	MERGED:          0	TO_CACHE:      35527
LLC WQ	ACCESS:       8434	FORWARD:          0	MERGED:          0	TO_CACHE:       8434
LLC PQ	ACCESS:     703882	FORWARD:          0	MERGED:          0	TO_CACHE:     703882

Revised Interactions: positive negative neutral
LLC_interactions 129 680642 23287 0.0183224 96.6741 3.30754
LLC_positive 58.1395 0 41.8605
LLC_negative 0.00029384 0.00499528 0.0189527 3.66771 96.308
LLC_neutral 100 0 0
LLC Dense regions hint to LLC: 0

RAW hits: 20324
Loads Generated: 13266793
Loads sent to L1D: 13246469
Stores Generated: 5368850
Stores sent to L1D: 5368851
Major fault: 0 Minor fault: 8936
Allocated PAGES: 8936

stream: 
stream:times selected: 7540846
stream:pref_filled: 1779676
stream:pref_useful: 1522964
stream:pref_late: 5938
stream:misses: 6148
stream:misses_by_poll: 0

CS: 
CS:times selected: 6145670
CS:pref_filled: 11877
CS:pref_useful: 9916
CS:pref_late: 254
CS:misses: 46499
CS:misses_by_poll: 82

CPLX: 
CPLX:times selected: 1393874
CPLX:pref_filled: 149257
CPLX:pref_useful: 106072
CPLX:pref_late: 438
CPLX:misses: 46892
CPLX:misses_by_poll: 406

NL_L1: 
NL:times selected: 1265
NL:pref_filled: 139
NL:pref_useful: 120
NL:pref_late: 2
NL:misses: 84
NL:misses_by_poll: 0

total selections: 15081655
total_filled: 1063740
total_useful: 873442
total_late: 6634
total_polluted: 488
total_misses_after_warmup: 68911
conflicts: 7704
Degree Incremented Times: 142922
Degree Decremented Times: 0

L1 IP Table Write Accesses: 9777960
L1 IP Table Read Accesses: 9770256
L1 RST Write Accesses: 3714339
L1 RST Read Accesses: 7428678
L1 CSPT Write Accesses: 3714339
L1 CSPT Read Accesses: 5703096
L1 RR Filter Tag Write Accesses: 1394309
L1 RR Filter Tag Read Accesses: 755586723
L1 IP Table Tag Write Accesses: 9806545
L1 IP Table Tag Read Accesses: 9806545
L1 RST Tag Write Accesses: 0
L1 RST Tag Read Accesses: 33679087
L1 RR Filter Write Accesses: 0
L1 RR Filter Read Accesses: 31062685
test: 500922
L2 IP Table Read Accesses: 1701531
L2 IP Table Write Accesses: 1650403
L2 IP Table Tag Read Accesses: 851916
L2 IP Table Tag Write Accesses: 851916

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     584416  ROW_BUFFER_MISS:     129661
 DBUS_CONGESTED:        226
 WQ ROW_BUFFER_HIT:       1420  ROW_BUFFER_MISS:       6701  FULL:          0

 AVG_CONGESTED_CYCLE: 3
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 102760638
0banks busy for write cycles: 5090
1banks busy for read cycles: 17160635
1banks busy for write cycles: 860307
2banks busy for read cycles: 1539409
2banks busy for write cycles: 165245
3banks busy for read cycles: 841864
3banks busy for write cycles: 65124
4banks busy for read cycles: 569820
4banks busy for write cycles: 32023
5banks busy for read cycles: 810649
5banks busy for write cycles: 18490
6banks busy for read cycles: 638420
6banks busy for write cycles: 16516
7banks busy for read cycles: 1472866
7banks busy for write cycles: 13995
8banks busy for read cycles: 679354
8banks busy for write cycles: 15395

CPU 0 Branch Prediction Accuracy: 95.0334% MPKI: 12.0195 Average ROB Occupancy at Mispredict: 57.8053
Branch types
NOT_BRANCH: 37899464 75.7989%
BRANCH_DIRECT_JUMP: 1184499 2.369%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 9712134 19.4243%
BRANCH_DIRECT_CALL: 601785 1.20357%
BRANCH_INDIRECT_CALL: 21 4.2e-05%
BRANCH_RETURN: 601805 1.20361%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D    873442     10821     10821    190209   1063740   2788443   2788527
@Sumon_Early_by_class_L1D    811454      5605     56336         1
@Sumon_Late_by_class_L1D      5426       246       374         1

@Sumon_Early_by_cycle_L1D     47866     99707     16158     16516     18626    615689     29049     14008      3538      3748      8327       210
@Sumon_Late_by_cycle_L1D      1281      1596      1356      1503       312         0
@Sumon_Early_stream_L1D     45474     95544     14836     14879     16026    596060     12054      2895      2028      3441      8099       118
@Sumon_Early_CS_L1D       999       247       235       492      1709      1130       376       193        98        70        56         0
@Sumon_Early_CPLX_L1D      1386      3913      1060      1141       891     18496     16618     10919      1411       237       172        92
@Sumon_Late_stream_L1D      1170      1336      1247      1394       279         0
@Sumon_Late_CS_L1D        30        86        65        49        16         0
@Sumon_Late_CPLX_L1D        81       173        44        59        17         0
@sumon_overall_L2C      7594       107         0    696228    703778   4250567   4253329
@Sumon_Early_by_class_L2C      7176        98       202         0
@Sumon_Late_by_class_L2C        94         0         0         0

@Sumon_Early_by_cycle_L2C       241       266       218       201       153      1126       397       186       105       202       120      4379
@Sumon_Late_by_cycle_L2C        10        16        34        22        25         0
@Sumon_Early_stream_L2C       231       262       207       198       151      1118       390       184       101       195       105      4034
@Sumon_Early_CS_L2C         3         3         9         2         1         5         6         2         1         2         1        63
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         1         5        14       182
@Sumon_Late_stream_L2C         0        16        33        22        23         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 8936
