pci_write_config_dword	,	F_3
data	,	V_29
dbg_mcr	,	V_41
iosf_mbi_pci_read_mdr	,	F_2
pci_enable_device	,	F_26
opcode	,	V_17
mbi_pdev	,	V_9
pci_read_config_dword	,	F_4
debugfs_create_x32	,	F_20
BT_MBI_UNIT_GFX	,	V_20
pdev	,	V_44
dev	,	V_15
pci_unregister_driver	,	F_31
u32	,	T_1
iosf_mbi_write	,	F_11
mcr	,	V_6
MBI_RD_MASK	,	V_27
ret	,	V_19
iosf_mbi_available	,	F_13
val	,	V_30
MBI_MDR_OFFSET	,	V_14
offset	,	V_3
dbg_mdr	,	V_36
fail_read	,	V_12
iosf_sideband_debug_init	,	F_17
iosf_mbi_pci_driver	,	V_47
spin_unlock_irqrestore	,	F_10
pci_dev	,	V_43
MBI_WR_MASK	,	V_28
CAP_SYS_RAWIO	,	V_33
port	,	V_2
spin_lock_irqsave	,	F_9
cleanup	,	V_40
pci_register_driver	,	F_29
mdr	,	V_7
"mcr"	,	L_5
unused	,	V_46
"PCI config access failed with %d\n"	,	L_1
ENODEV	,	V_10
debugfs_remove_recursive	,	F_22
"iosf_sb"	,	L_2
iosf_mbi_pci_write_mdr	,	F_6
iosf_debugfs_remove	,	F_24
EPERM	,	V_21
iosf_mbi_init	,	F_28
MBI_ENABLE	,	V_4
flags	,	V_18
pci_dev_get	,	F_27
capable	,	F_16
debugfs_create_file	,	F_21
iosf_mbi_exit	,	F_30
dev_err	,	F_5
iosf_mbi_read	,	F_7
result	,	V_8
iosf_mcr_fops	,	V_42
iosf_mbi_modify	,	F_12
"error: could not enable device\n"	,	L_6
debugfs_create_dir	,	F_18
mcr_set	,	F_15
iosf_dbg	,	V_39
"mcrx"	,	L_4
mcr_get	,	F_14
iosf_mbi_lock	,	V_24
EACCES	,	V_34
value	,	V_26
MBI_MCR_OFFSET	,	V_13
mask	,	V_25
op	,	V_1
u8	,	T_2
err	,	V_32
d	,	V_38
MBI_MASK_HI	,	V_23
MBI_MASK_LO	,	V_22
WARN_ON	,	F_8
dentry	,	V_37
iosf_mbi_probe	,	F_25
MBI_MCRX_OFFSET	,	V_11
command	,	V_31
mcrx	,	V_5
iosf_debugfs_init	,	F_23
pci_device_id	,	V_45
IS_ERR_OR_NULL	,	F_19
fail_write	,	V_16
u64	,	T_3
pci_dev_put	,	F_32
__init	,	T_4
__exit	,	T_5
dbg_mcrx	,	V_35
"mdr"	,	L_3
iosf_mbi_form_mcr	,	F_1
