// Seed: 2675782662
module module_0 (
    output wand id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output tri id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    output supply0 id_9,
    output wor id_10,
    output tri0 id_11
    , id_13
);
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
    , id_3
);
  logic id_4[-1 : 1  -  1];
  assign id_1 = -1'b0 - id_0 == id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
