

================================================================
== Vitis HLS Report for 'conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9'
================================================================
* Date:           Sun Oct 12 22:06:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.060 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      250|      250|  2.500 us|  2.500 us|  250|  250|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_8_VITIS_LOOP_27_9  |      248|      248|         9|          3|          3|    81|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.06>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_4 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 13 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 14 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln20_2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln20_2"   --->   Operation 16 'read' 'zext_ln20_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%select_ln15_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln15_2"   --->   Operation 17 'read' 'select_ln15_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add_ln32_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln32"   --->   Operation 18 'read' 'add_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%select_ln19_8_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %select_ln19_8"   --->   Operation 19 'read' 'select_ln19_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%select_ln18_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln18_2"   --->   Operation 20 'read' 'select_ln18_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln20_2_cast = zext i5 %zext_ln20_2_read"   --->   Operation 21 'zext' 'zext_ln20_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%select_ln15_2_cast = zext i8 %select_ln15_2_read"   --->   Operation 22 'zext' 'select_ln15_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln19_8_cast = zext i9 %select_ln19_8_read"   --->   Operation 23 'zext' 'select_ln19_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kx"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln18_2_read, i32 %acc_4"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ky_2 = load i4 %ky" [src/conv1.cpp:24]   --->   Operation 31 'load' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [src/conv1.cpp:24]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln26_1 = add i4 %ky_2, i4 12" [src/conv1.cpp:26]   --->   Operation 33 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i4 %add_ln26_1" [src/conv1.cpp:26]   --->   Operation 34 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln26 = add i10 %sext_ln26, i10 %select_ln19_8_cast" [src/conv1.cpp:26]   --->   Operation 35 'add' 'add_ln26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.78ns)   --->   "%icmp_ln200 = icmp_sgt  i10 %add_ln26, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv1.cpp:26]   --->   Operation 36 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.40ns)   --->   "%select_ln224 = select i1 %icmp_ln200, i10 254, i10 %add_ln26" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:26]   --->   Operation 37 'select' 'select_ln224' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i10 %select_ln224" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:26]   --->   Operation 38 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.78ns)   --->   "%icmp_ln224 = icmp_sgt  i10 %select_ln224, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:26]   --->   Operation 39 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.39ns)   --->   "%iy = select i1 %icmp_ln224, i8 %trunc_ln224, i8 0" [src/conv1.cpp:26]   --->   Operation 40 'select' 'iy' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.77ns)   --->   "%icmp_ln24 = icmp_eq  i7 %indvar_flatten_load, i7 81" [src/conv1.cpp:24]   --->   Operation 41 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln24_1 = add i7 %indvar_flatten_load, i7 1" [src/conv1.cpp:24]   --->   Operation 42 'add' 'add_ln24_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc62, void %for.inc77.exitStub" [src/conv1.cpp:24]   --->   Operation 43 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kx_load = load i4 %kx" [src/conv1.cpp:27]   --->   Operation 44 'load' 'kx_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.79ns)   --->   "%add_ln24 = add i4 %ky_2, i4 1" [src/conv1.cpp:24]   --->   Operation 45 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln27 = icmp_eq  i4 %kx_load, i4 9" [src/conv1.cpp:27]   --->   Operation 46 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.39ns)   --->   "%select_ln24 = select i1 %icmp_ln27, i4 0, i4 %kx_load" [src/conv1.cpp:24]   --->   Operation 47 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%select_ln24_1 = select i1 %icmp_ln27, i4 %add_ln24, i4 %ky_2" [src/conv1.cpp:24]   --->   Operation 48 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i4 %select_ln24_1" [src/conv1.cpp:32]   --->   Operation 49 'zext' 'zext_ln32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln32_1 = add i10 %add_ln32_read, i10 %zext_ln32" [src/conv1.cpp:32]   --->   Operation 50 'add' 'add_ln32_1' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i10 %add_ln32_1" [src/conv1.cpp:32]   --->   Operation 51 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln32_1, i3 0" [src/conv1.cpp:32]   --->   Operation 52 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln32_2 = add i13 %p_shl2, i13 %zext_ln32_1" [src/conv1.cpp:32]   --->   Operation 53 'add' 'add_ln32_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln26_2 = add i4 %ky_2, i4 13" [src/conv1.cpp:26]   --->   Operation 54 'add' 'add_ln26_2' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i4 %add_ln26_2" [src/conv1.cpp:26]   --->   Operation 55 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.77ns)   --->   "%add_ln26_3 = add i10 %sext_ln26_1, i10 %select_ln19_8_cast" [src/conv1.cpp:26]   --->   Operation 56 'add' 'add_ln26_3' <Predicate = (!icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%icmp_ln200_3 = icmp_sgt  i10 %add_ln26_3, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv1.cpp:26]   --->   Operation 57 'icmp' 'icmp_ln200_3' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.40ns)   --->   "%select_ln224_3 = select i1 %icmp_ln200_3, i10 254, i10 %add_ln26_3" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:26]   --->   Operation 58 'select' 'select_ln224_3' <Predicate = (!icmp_ln24)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%trunc_ln224_3 = trunc i10 %select_ln224_3" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:26]   --->   Operation 59 'trunc' 'trunc_ln224_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln224_4 = icmp_sgt  i10 %select_ln224_3, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:26]   --->   Operation 60 'icmp' 'icmp_ln224_4' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln24_2)   --->   "%select_ln26 = select i1 %icmp_ln224_4, i8 %trunc_ln224_3, i8 0" [src/conv1.cpp:26]   --->   Operation 61 'select' 'select_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln24_2 = select i1 %icmp_ln27, i8 %select_ln26, i8 %iy" [src/conv1.cpp:24]   --->   Operation 62 'select' 'select_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i8 %select_ln24_2" [src/conv1.cpp:32]   --->   Operation 63 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln24_2, i8 0" [src/conv1.cpp:32]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln32 = sub i16 %tmp_s, i16 %zext_ln32_2" [src/conv1.cpp:32]   --->   Operation 65 'sub' 'sub_ln32' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i4 %select_ln24" [src/conv1.cpp:32]   --->   Operation 66 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln32_3 = add i13 %add_ln32_2, i13 %zext_ln32_3" [src/conv1.cpp:32]   --->   Operation 67 'add' 'add_ln32_3' <Predicate = (!icmp_ln24)> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln32_4 = zext i13 %add_ln32_3" [src/conv1.cpp:32]   --->   Operation 68 'zext' 'zext_ln32_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln32_4" [src/conv1.cpp:32]   --->   Operation 69 'getelementptr' 'conv1_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i9 %select_ln15_2_cast, i9 %zext_ln20_2_cast" [src/conv1.cpp:30]   --->   Operation 70 'add' 'add_ln30_1' <Predicate = (!icmp_ln24)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i9 %add_ln30_1" [src/conv1.cpp:30]   --->   Operation 71 'zext' 'zext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln30_2 = add i4 %select_ln24, i4 12" [src/conv1.cpp:30]   --->   Operation 72 'add' 'add_ln30_2' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i4 %add_ln30_2" [src/conv1.cpp:30]   --->   Operation 73 'sext' 'sext_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.77ns)   --->   "%add_ln30 = add i10 %sext_ln30, i10 %zext_ln30" [src/conv1.cpp:30]   --->   Operation 74 'add' 'add_ln30' <Predicate = (!icmp_ln24)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.78ns)   --->   "%icmp_ln200_2 = icmp_sgt  i10 %add_ln30, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv1.cpp:30]   --->   Operation 75 'icmp' 'icmp_ln200_2' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%select_ln224_2 = select i1 %icmp_ln200_2, i10 254, i10 %add_ln30" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:30]   --->   Operation 76 'select' 'select_ln224_2' <Predicate = (!icmp_ln24)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln224_4 = trunc i10 %select_ln224_2" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:30]   --->   Operation 77 'trunc' 'trunc_ln224_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%icmp_ln224_2 = icmp_sgt  i10 %select_ln224_2, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:30]   --->   Operation 78 'icmp' 'icmp_ln224_2' <Predicate = (!icmp_ln24)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.39ns)   --->   "%ix = select i1 %icmp_ln224_2, i9 %trunc_ln224_4, i9 0" [src/conv1.cpp:30]   --->   Operation 79 'select' 'ix' <Predicate = (!icmp_ln24)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln32_5 = zext i9 %ix" [src/conv1.cpp:32]   --->   Operation 80 'zext' 'zext_ln32_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln32_4 = add i16 %sub_ln32, i16 %zext_ln32_5" [src/conv1.cpp:32]   --->   Operation 81 'add' 'add_ln32_4' <Predicate = (!icmp_ln24)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln32_6 = zext i16 %add_ln32_4" [src/conv1.cpp:32]   --->   Operation 82 'zext' 'zext_ln32_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln32_6" [src/conv1.cpp:32]   --->   Operation 83 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:32]   --->   Operation 84 'load' 'input_ftmap_load' <Predicate = (!icmp_ln24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:32]   --->   Operation 85 'load' 'conv1_weights_load' <Predicate = (!icmp_ln24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_1 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln27 = add i4 %select_ln24, i4 1" [src/conv1.cpp:27]   --->   Operation 86 'add' 'add_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %add_ln24_1, i7 %indvar_flatten" [src/conv1.cpp:27]   --->   Operation 87 'store' 'store_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %select_ln24_1, i4 %ky" [src/conv1.cpp:27]   --->   Operation 88 'store' 'store_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln27 = store i4 %add_ln27, i4 %kx" [src/conv1.cpp:27]   --->   Operation 89 'store' 'store_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:32]   --->   Operation 90 'load' 'input_ftmap_load' <Predicate = (!icmp_ln24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:32]   --->   Operation 91 'load' 'conv1_weights_load' <Predicate = (!icmp_ln24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:32]   --->   Operation 92 'bitcast' 'bitcast_ln32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln32_1 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:32]   --->   Operation 93 'bitcast' 'bitcast_ln32_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : [1/1] (0.47ns)   --->   Input mux for Operation 94 '%mul = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1'
ST_3 : Operation 94 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1" [src/conv1.cpp:32]   --->   Operation 94 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 95 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1" [src/conv1.cpp:32]   --->   Operation 95 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 96 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_1" [src/conv1.cpp:32]   --->   Operation 96 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%acc_4_load_1 = load i32 %acc_4" [src/conv1.cpp:32]   --->   Operation 97 'load' 'acc_4_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 98 '%acc = fadd i32 %acc_4_load_1, i32 %mul'
ST_6 : Operation 98 [4/4] (5.96ns)   --->   "%acc = fadd i32 %acc_4_load_1, i32 %mul" [src/conv1.cpp:32]   --->   Operation 98 'fadd' 'acc' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4"   --->   Operation 108 'load' 'acc_4_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_6_out, i32 %acc_4_load"   --->   Operation 109 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 99 [3/4] (6.43ns)   --->   "%acc = fadd i32 %acc_4_load_1, i32 %mul" [src/conv1.cpp:32]   --->   Operation 99 'fadd' 'acc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 100 [2/4] (6.43ns)   --->   "%acc = fadd i32 %acc_4_load_1, i32 %mul" [src/conv1.cpp:32]   --->   Operation 100 'fadd' 'acc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_8_VITIS_LOOP_27_9_str"   --->   Operation 101 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 102 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [src/conv1.cpp:28]   --->   Operation 103 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:27]   --->   Operation 104 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/4] (6.43ns)   --->   "%acc = fadd i32 %acc_4_load_1, i32 %mul" [src/conv1.cpp:32]   --->   Operation 105 'fadd' 'acc' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln27 = store i32 %acc, i32 %acc_4" [src/conv1.cpp:27]   --->   Operation 106 'store' 'store_ln27' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc" [src/conv1.cpp:27]   --->   Operation 107 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.060ns
The critical path consists of the following:
	'alloca' operation ('kx') [10]  (0.000 ns)
	'load' operation ('kx_load', src/conv1.cpp:27) on local variable 'kx' [44]  (0.000 ns)
	'icmp' operation ('icmp_ln27', src/conv1.cpp:27) [48]  (0.797 ns)
	'select' operation ('select_ln24', src/conv1.cpp:24) [49]  (0.391 ns)
	'add' operation ('add_ln30_2', src/conv1.cpp:30) [76]  (0.797 ns)
	'add' operation ('add_ln30', src/conv1.cpp:30) [78]  (0.776 ns)
	'icmp' operation ('icmp_ln200_2', D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv1.cpp:30) [79]  (0.787 ns)
	'select' operation ('select_ln224_2', D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:30) [80]  (0.403 ns)
	'icmp' operation ('icmp_ln224_2', D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv1.cpp:30) [82]  (0.787 ns)
	'select' operation ('ix', src/conv1.cpp:30) [83]  (0.398 ns)
	'add' operation ('add_ln32_4', src/conv1.cpp:32) [85]  (0.687 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:32) [87]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:32) on array 'input_ftmap' [88]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('input_ftmap_load', src/conv1.cpp:32) on array 'input_ftmap' [88]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv1.cpp:32) [92]  (6.540 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:32) [92]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:32) [92]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'load' operation ('acc_4_load_1', src/conv1.cpp:32) on local variable 'acc' [43]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc', src/conv1.cpp:32) [93]  (5.961 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:32) [93]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:32) [93]  (6.437 ns)

 <State 9>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:32) [93]  (6.437 ns)
	'store' operation ('store_ln27', src/conv1.cpp:27) of variable 'acc', src/conv1.cpp:32 on local variable 'acc' [98]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
