Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

PC-VINCENT::  Fri May 20 18:52:14 2016

par -w -intstyle ise -ol high -mt off mandelbrot_map.ncd mandelbrot.ncd
mandelbrot.pcf 


Constraints file: mandelbrot.pcf.
Loading device for application Rf_Device from file '7a100t.nph' in environment D:\ISE\14.7\ISE_DS\ISE\.
   "mandelbrot" is an NCD, version 3.2, device xc7a100t, package csg324, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.10 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 2,712 out of 126,800    2%
    Number used as Flip Flops:               2,171
    Number used as Latches:                    338
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:              203
  Number of Slice LUTs:                      3,983 out of  63,400    6%
    Number used as logic:                    3,967 out of  63,400    6%
      Number using O6 output only:           2,689
      Number using O5 output only:             267
      Number using O5 and O6:                1,011
      Number used as ROM:                        0
    Number used as Memory:                       0 out of  19,000    0%
    Number used exclusively as route-thrus:     16
      Number with same-slice register load:      0
      Number with same-slice carry load:        16
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,931 out of  15,850   12%
  Number of LUT Flip Flop pairs used:        4,503
    Number with an unused Flip Flop:         1,854 out of   4,503   41%
    Number with an unused LUT:                 520 out of   4,503   11%
    Number of fully used LUT-FF pairs:       2,129 out of   4,503   47%
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,800    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        22 out of     210   10%
    Number of LOCed IOBs:                       22 out of      22  100%

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                112 out of     135   82%
    Number using RAMB36E1 only:                112
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     270    1%
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     300    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        0 out of     300    0%
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        0 out of     300    0%
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      24    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      24    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      96    0%
  Number of BUFRs:                               0 out of      24    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                          168 out of     240   70%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of IBUFDS_GTE2s:                        0 out of       4    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       6    0%
  Number of IN_FIFOs:                            0 out of      24    0%
  Number of MMCME2_ADVs:                         0 out of       6    0%
  Number of OUT_FIFOs:                           0 out of      24    0%
  Number of PCIE_2_1s:                           0 out of       1    0%
  Number of PHASER_REFs:                         0 out of       6    0%
  Number of PHY_CONTROLs:                        0 out of       6    0%
  Number of PLLE2_ADVs:                          0 out of       6    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:2802 - Read 339 constraints.  If you are experiencing memory or runtime issues it may help to consolidate some of these
   constraints.  For more details please do a search for "timing:2802" at http://www.xilinx.com/support.
Starting initial Timing Analysis.  REAL time: 38 secs 
Finished initial Timing Analysis.  REAL time: 39 secs 

Starting Router


Phase  1  : 61861 unrouted;      REAL time: 40 secs 

Phase  2  : 28249 unrouted;      REAL time: 41 secs 

Phase  3  : 4681 unrouted;      REAL time: 53 secs 

Phase  4  : 4733 unrouted; (Setup:6207029, Hold:10323, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  5  : 0 unrouted; (Setup:6359916, Hold:10189, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  6  : 0 unrouted; (Setup:6359916, Hold:10189, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  7  : 0 unrouted; (Setup:6359916, Hold:10189, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  8  : 0 unrouted; (Setup:6359916, Hold:10189, Component Switching Limit:0)     REAL time: 1 mins 19 secs 

Phase  9  : 0 unrouted; (Setup:6282224, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 
Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion: 1 mins 35 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP |BUFGCTRL_X0Y31| No   | 1383 |  0.309     |  1.899      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.548      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.529      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.766      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.789      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.483      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.928      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.774      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.187      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.695      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.364      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.536      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.648      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.840      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.905      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.641      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.114      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.049      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.777      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.660      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.182      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.593      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.924      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.773      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.795      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.699      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.783      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.727      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.657      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.552      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.825      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.525      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.342      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.517      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.650      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.480      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.619      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.639      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.662      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.541      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.628      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.741      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.786      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.645      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.487      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.828      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.645      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.829      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.862      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.893      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.622      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.555      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.498      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.765      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.491      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.555      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.803      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.845      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.500      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.718      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.830      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.491      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.879      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.797      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.962      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.519      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.784      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.547      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.544      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.210      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.783      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.358      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.775      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.629      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.692      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.783      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.544      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.799      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.529      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.501      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.844      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.553      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.491      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.791      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.549      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.652      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.505      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.685      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.679      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.946      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.534      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.496      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.360      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.589      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.981      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.516      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.532      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[7]_AND_115 |              |      |      |            |             |
|                  _o |         Local|      |    8 |  0.000     |  0.666      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.651      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.580      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[7]_AND_51_ |              |      |      |            |             |
|                   o |         Local|      |    8 |  0.000     |  0.554      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.738      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.713      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.628      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.351      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.659      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.940      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.215      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.550      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.089      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.772      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.638      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.789      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.647      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.553      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.207      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.554      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.492      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.496      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.488      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.659      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.897      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.346      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.483      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.757      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.869      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.353      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.543      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.727      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.723      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  1.106      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  1.012      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.631      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.746      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.720      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.785      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.613      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.782      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.770      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.658      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.644      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.795      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.535      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.675      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.345      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.781      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.547      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.514      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.503      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.748      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.512      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.651      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.352      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.792      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.635      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.588      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.375      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.728      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[18]_AND_29 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.347      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.542      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.804      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.756      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.551      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.539      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.800      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.673      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[16]_AND_97 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.708      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.774      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.829      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[31]_AND_3_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.847      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.492      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.514      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  1.110      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.844      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.011      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[11]_AND_10 |              |      |      |            |             |
|                 7_o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.489      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[25]_AND_15 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.398      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.696      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.623      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.537      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[13]_AND_39 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.686      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[30]_AND_69 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.687      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[20]_AND_89 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.546      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[10]_AND_10 |              |      |      |            |             |
|                 9_o |         Local|      |    2 |  0.000     |  0.717      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.674      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.624      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.482      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[28]_AND_9_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[18]_AND_93 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.350      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.699      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.741      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.727      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[26]_AND_77 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.829      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[29]_AND_71 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.834      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.794      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[21]_AND_23 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.405      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.646      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[14]_AND_37 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.497      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.795      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.652      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[22]_AND_85 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.817      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.632      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.585      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[12]_AND_41 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.614      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[23]_AND_83 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.768      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[13]_AND_10 |              |      |      |            |             |
|                 3_o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[22]_AND_21 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[15]_AND_35 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.836      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.667      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.758      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[9]_AND_47_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.959      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_y_start[14]_AND_10 |              |      |      |            |             |
|                 1_o |         Local|      |    2 |  0.000     |  0.624      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_x_start[11]_AND_43 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.399      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_y_start[24]_AND_81 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.541      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[17]_AND_95 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.724      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[27]_AND_75 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.709      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[9]_AND_111 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.626      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[16]_AND_33 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.339      |
+---------------------+--------------+------+------+------------+-------------+
|I2/Instincrment/rese |              |      |      |            |             |
|t_x_start[26]_AND_13 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[19]_AND_27 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[19]_AND_91 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.656      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.538      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[29]_AND_7_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.774      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[8]_AND_49_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.805      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_x_start[24]_AND_17 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.595      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[17]_AND_31 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.916      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[27]_AND_11 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.486      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[21]_AND_87 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.625      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_y_start[31]_AND_67 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.660      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[8]_AND_113 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.975      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_x_start[10]_AND_45 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.360      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_x_start[20]_AND_25 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.537      |
+---------------------+--------------+------+------+------------+-------------+
|I1/Instincrment/rese |              |      |      |            |             |
|t_y_start[12]_AND_10 |              |      |      |            |             |
|                 5_o |         Local|      |    2 |  0.000     |  0.963      |
+---------------------+--------------+------+------+------------+-------------+
|I5/Instincrment/rese |              |      |      |            |             |
|t_y_start[15]_AND_99 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.587      |
+---------------------+--------------+------+------+------------+-------------+
|I4/Instincrment/rese |              |      |      |            |             |
|t_y_start[25]_AND_79 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  1.421      |
+---------------------+--------------+------+------+------------+-------------+
|I7/Instincrment/rese |              |      |      |            |             |
|t_y_start[28]_AND_73 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.768      |
+---------------------+--------------+------+------+------------+-------------+
|I3/Instincrment/rese |              |      |      |            |             |
|t_x_start[30]_AND_5_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.355      |
+---------------------+--------------+------+------+------------+-------------+
|I8/Instincrment/rese |              |      |      |            |             |
|t_x_start[23]_AND_19 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 6282224 (Setup: 6282224, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

INFO:Timing:2802 - Read 339 constraints.  If you are experiencing memory or 
   runtime issues it may help to consolidate some of these constraints.  For 
   more details please do a search for "timing:2802" at 
   http://www.xilinx.com/support.
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |    -6.616ns|    16.616ns|    1601|     5802019
  pin" 100 MHz HIGH 50%                     | HOLD        |     0.016ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_17_LDC = MAXDELAY  | SETUP       |    -4.183ns|    14.183ns|       2|        7713
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.075ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_22_LDC = MAXDELAY  | SETUP       |    -4.164ns|    14.164ns|       2|        7575
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.188ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_14_LDC = MAXDELAY  | SETUP       |    -4.066ns|    14.066ns|       2|        7519
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.170ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_15_LDC = MAXDELAY  | SETUP       |    -4.028ns|    14.028ns|       2|        7444
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.129ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_13_LDC = MAXDELAY  | SETUP       |    -3.903ns|    13.903ns|       2|        7117
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.071ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_18_LDC = MAXDELAY  | SETUP       |    -3.851ns|    13.851ns|       2|        6952
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.072ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_29_LDC = MAXDELAY  | SETUP       |    -3.747ns|    13.747ns|       2|        6815
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.132ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_16_LDC = MAXDELAY  | SETUP       |    -3.743ns|    13.743ns|       2|        6876
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.155ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_11_LDC = MAXDELAY  | SETUP       |    -3.740ns|    13.740ns|       2|        6797
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.077ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_24_LDC = MAXDELAY  | SETUP       |    -3.724ns|    13.724ns|       2|        6763
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.090ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_9_LDC = MAXDELAY T | SETUP       |    -3.710ns|    13.710ns|       2|        6958
  O TIMEGRP "TO_I3Instincrmentys_9_LDC"     | HOLD        |     1.038ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_27_LDC = MAXDELAY  | SETUP       |    -3.667ns|    13.667ns|       2|        6907
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.055ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_18_LDC = MAXDELAY  | SETUP       |    -3.626ns|    13.626ns|       2|        6446
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.000ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_17_LDC = MAXDELAY  | SETUP       |    -3.624ns|    13.624ns|       2|        6459
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.101ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_12_LDC = MAXDELAY  | SETUP       |    -3.562ns|    13.562ns|       2|        6509
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.114ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_30_LDC = MAXDELAY  | SETUP       |    -3.518ns|    13.518ns|       2|        6423
  TO TIMEGRP         "TO_I5Instincrmentys_3 | HOLD        |     1.137ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_10_LDC = MAXDELAY  | SETUP       |    -3.451ns|    13.451ns|       2|        6480
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.006ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_25_LDC = MAXDELAY  | SETUP       |    -3.326ns|    13.326ns|       2|        6266
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.138ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_31_LDC = MAXDELAY  | SETUP       |    -3.270ns|    13.270ns|       2|        5982
  TO TIMEGRP         "TO_I5Instincrmentys_3 | HOLD        |     1.009ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_25_LDC = MAXDELAY  | SETUP       |    -3.231ns|    13.231ns|       2|        5597
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.162ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |    -3.195ns|    13.195ns|       2|        5764
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.162ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_23_LDC = MAXDELAY  | SETUP       |    -3.191ns|    13.191ns|       2|        5639
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.111ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_22_LDC = MAXDELAY  | SETUP       |    -3.158ns|    13.158ns|       2|        5820
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.125ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |    -3.130ns|    13.130ns|       2|        5455
  TO TIMEGRP         "TO_I3Instincrmentxs_3 | HOLD        |     0.995ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |    -3.129ns|    13.129ns|       2|        5337
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.167ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |    -3.107ns|    13.107ns|       2|        5484
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.017ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_8_LDC = MAXDELAY T | SETUP       |    -3.091ns|    13.091ns|       2|        5985
  O TIMEGRP "TO_I3Instincrmentys_8_LDC"     | HOLD        |     1.078ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |    -3.078ns|    13.078ns|       2|        5424
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.039ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_31_LDC = MAXDELAY  | SETUP       |    -3.054ns|    13.054ns|       2|        5697
  TO TIMEGRP         "TO_I7Instincrmentys_3 | HOLD        |     1.162ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |    -3.020ns|    13.020ns|       2|        5764
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.051ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_14_LDC = MAXDELAY  | SETUP       |    -3.011ns|    13.011ns|       2|        5707
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.025ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_28_LDC = MAXDELAY  | SETUP       |    -3.009ns|    13.009ns|       2|        5537
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     0.838ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |    -3.008ns|    13.008ns|       2|        5497
  TO TIMEGRP         "TO_I3Instincrmentxs_3 | HOLD        |     1.007ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_28_LDC = MAXDELAY  | SETUP       |    -2.967ns|    12.967ns|       2|        5394
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.048ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_18_LDC = MAXDELAY  | SETUP       |    -2.965ns|    12.965ns|       2|        4705
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.334ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_21_LDC = MAXDELAY  | SETUP       |    -2.936ns|    12.936ns|       2|        5424
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     1.036ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |    -2.864ns|    12.864ns|       2|        5269
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.042ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |    -2.862ns|    12.862ns|       2|        4708
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     0.982ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_20_LDC = MAXDELAY  | SETUP       |    -2.835ns|    12.835ns|       2|        5158
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.148ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_26_LDC = MAXDELAY  | SETUP       |    -2.822ns|    12.822ns|       2|        5227
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     0.836ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |    -2.814ns|    12.814ns|       2|        5469
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     0.977ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |    -2.808ns|    12.808ns|       2|        5021
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.021ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |    -2.801ns|    12.801ns|       2|        5317
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     0.879ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |    -2.768ns|    12.768ns|       2|        4913
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.073ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_24_LDC = MAXDELAY  | SETUP       |    -2.760ns|    12.760ns|       2|        4866
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.083ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |    -2.752ns|    12.752ns|       2|        4700
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.062ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_27_LDC = MAXDELAY  | SETUP       |    -2.715ns|    12.715ns|       2|        4747
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.165ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |    -2.702ns|    12.702ns|       2|        4943
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.026ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |    -2.668ns|    12.668ns|       2|        4692
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.008ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_19_LDC = MAXDELAY  | SETUP       |    -2.621ns|    12.621ns|       2|        4645
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     0.946ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |    -2.610ns|    12.610ns|       2|        4539
  TO TIMEGRP         "TO_I3Instincrmentxs_2 | HOLD        |     1.088ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |    -2.602ns|    12.602ns|       2|        4475
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.054ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |    -2.575ns|    12.575ns|       2|        4522
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.069ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_20_LDC = MAXDELAY  | SETUP       |    -2.550ns|    12.550ns|       2|        4644
  TO TIMEGRP         "TO_I5Instincrmentys_2 | HOLD        |     0.864ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_21_LDC = MAXDELAY  | SETUP       |    -2.541ns|    12.541ns|       2|        4286
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.241ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_23_LDC = MAXDELAY  | SETUP       |    -2.529ns|    12.529ns|       2|        4531
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.171ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_17_LDC = MAXDELAY  | SETUP       |    -2.518ns|    12.518ns|       2|        4513
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.269ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_11_LDC = MAXDELAY  | SETUP       |    -2.501ns|    12.501ns|       2|        4299
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     0.935ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_26_LDC = MAXDELAY  | SETUP       |    -2.496ns|    12.496ns|       2|        4290
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.181ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_8_LDC = MAXDELAY T | SETUP       |    -2.458ns|    12.458ns|       2|        4206
  O TIMEGRP "TO_I5Instincrmentys_8_LDC"     | HOLD        |     0.981ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |    -2.432ns|    12.432ns|       2|        3974
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.227ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |    -2.416ns|    12.416ns|       2|        4099
  O TIMEGRP "TO_I3Instincrmentxs_9_LDC"     | HOLD        |     1.093ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_13_LDC = MAXDELAY  | SETUP       |    -2.406ns|    12.406ns|       2|        4273
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.169ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_15_LDC = MAXDELAY  | SETUP       |    -2.352ns|    12.352ns|       2|        4087
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     1.045ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_30_LDC = MAXDELAY  | SETUP       |    -2.307ns|    12.307ns|       2|        3936
  TO TIMEGRP         "TO_I7Instincrmentys_3 | HOLD        |     1.111ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_9_LDC = MAXDELAY T | SETUP       |    -2.296ns|    12.296ns|       2|        3997
  O TIMEGRP "TO_I5Instincrmentys_9_LDC"     | HOLD        |     0.828ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_19_LDC = MAXDELAY  | SETUP       |    -2.293ns|    12.293ns|       2|        3857
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.251ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |    -2.259ns|    12.259ns|       2|        3568
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.068ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |    -2.251ns|    12.251ns|       2|        3863
  TO TIMEGRP         "TO_I7Instincrmentxs_3 | HOLD        |     1.235ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |    -2.240ns|    12.240ns|       2|        4024
  O TIMEGRP "TO_I3Instincrmentxs_8_LDC"     | HOLD        |     0.938ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |    -2.237ns|    12.237ns|       2|        3704
  TO TIMEGRP         "TO_I3Instincrmentxs_1 | HOLD        |     1.036ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_14_LDC = MAXDELAY  | SETUP       |    -2.236ns|    12.236ns|       2|        4011
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.022ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_10_LDC = MAXDELAY  | SETUP       |    -2.167ns|    12.167ns|       2|        3690
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.114ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_22_LDC = MAXDELAY  | SETUP       |    -2.155ns|    12.155ns|       2|        3993
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.236ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_12_LDC = MAXDELAY  | SETUP       |    -2.154ns|    12.154ns|       2|        3657
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     0.785ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_16_LDC = MAXDELAY  | SETUP       |    -2.130ns|    12.130ns|       2|        4042
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     0.998ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |    -2.096ns|    12.096ns|       2|        3507
  TO TIMEGRP         "TO_I7Instincrmentxs_3 | HOLD        |     0.956ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_12_LDC = MAXDELAY  | SETUP       |    -2.047ns|    12.047ns|       2|        3635
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.165ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_13_LDC = MAXDELAY  | SETUP       |    -2.045ns|    12.045ns|       2|        3628
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     0.962ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I5Instincrmentys_10_LDC = MAXDELAY  | SETUP       |    -2.011ns|    12.011ns|       2|        3360
  TO TIMEGRP         "TO_I5Instincrmentys_1 | HOLD        |     0.942ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_29_LDC = MAXDELAY  | SETUP       |    -1.948ns|    11.948ns|       2|        3456
  TO TIMEGRP         "TO_I7Instincrmentys_2 | HOLD        |     1.287ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_16_LDC = MAXDELAY  | SETUP       |    -1.932ns|    11.932ns|       2|        3299
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.140ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_22_LDC = MAXDELAY  | SETUP       |    -1.913ns|    11.913ns|       2|        2980
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.347ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |    -1.815ns|    11.815ns|       2|        3111
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.073ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |    -1.750ns|    11.750ns|       2|        3212
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.028ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_15_LDC = MAXDELAY  | SETUP       |    -1.746ns|    11.746ns|       2|        2955
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     0.939ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_8_LDC = MAXDELAY T | SETUP       |    -1.740ns|    11.740ns|       2|        3026
  O TIMEGRP "TO_I7Instincrmentys_8_LDC"     | HOLD        |     1.016ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I3Instincrmentys_25_LDC = MAXDELAY  | SETUP       |    -1.723ns|    11.723ns|       2|        2750
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.081ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |    -1.604ns|    11.604ns|       2|        2453
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.064ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I1Instincrmentxs_7_LDC = MAXDELAY T | SETUP       |    -1.589ns|    11.589ns|       2|        3001
  O TIMEGRP "TO_I1Instincrmentxs_7_LDC"     | HOLD        |     1.886ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_27_LDC = MAXDELAY  | SETUP       |    -1.565ns|    11.565ns|       2|        2437
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.172ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |    -1.565ns|    11.565ns|       2|        2674
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.095ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |    -1.547ns|    11.547ns|       2|        2366
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.220ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_9_LDC = MAXDELAY T | SETUP       |    -1.378ns|    11.378ns|       2|        2256
  O TIMEGRP "TO_I7Instincrmentys_9_LDC"     | HOLD        |     1.215ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentys_11_LDC = MAXDELAY  | SETUP       |    -1.161ns|    11.161ns|       2|        2184
  TO TIMEGRP         "TO_I7Instincrmentys_1 | HOLD        |     1.076ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |    -1.153ns|    11.153ns|       2|        1881
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     0.976ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |    -1.121ns|    11.121ns|       2|        1762
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.003ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_21_LDC = MAXDELAY  | SETUP       |    -1.090ns|    11.090ns|       2|        1568
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.456ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_31_LDC = MAXDELAY  | SETUP       |    -0.870ns|    10.870ns|       2|        1199
  TO TIMEGRP         "TO_I8Instincrmentys_3 | HOLD        |     1.474ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |    -0.866ns|    10.866ns|       2|        1133
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.005ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |    -0.859ns|    10.859ns|       2|        1149
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.092ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_25_LDC = MAXDELAY  | SETUP       |    -0.814ns|    10.814ns|       2|        1233
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.322ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_28_LDC = MAXDELAY  | SETUP       |    -0.809ns|    10.809ns|       2|        1012
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.333ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_23_LDC = MAXDELAY  | SETUP       |    -0.766ns|    10.766ns|       2|         911
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.355ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_17_LDC = MAXDELAY  | SETUP       |    -0.700ns|    10.700ns|       1|         700
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.366ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_29_LDC = MAXDELAY  | SETUP       |    -0.681ns|    10.681ns|       2|         959
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.328ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |    -0.618ns|    10.618ns|       2|         742
  TO TIMEGRP         "TO_I7Instincrmentxs_2 | HOLD        |     1.340ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |    -0.608ns|    10.608ns|       2|         914
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.010ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_24_LDC = MAXDELAY  | SETUP       |    -0.605ns|    10.605ns|       2|         654
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.181ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_11_LDC = MAXDELAY  | SETUP       |    -0.557ns|    10.557ns|       1|         557
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.519ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |    -0.534ns|    10.534ns|       1|         534
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.069ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_8_LDC = MAXDELAY T | SETUP       |    -0.527ns|    10.527ns|       1|         527
  O TIMEGRP "TO_I8Instincrmentys_8_LDC"     | HOLD        |     1.430ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_30_LDC = MAXDELAY  | SETUP       |    -0.520ns|    10.520ns|       1|         520
  TO TIMEGRP         "TO_I8Instincrmentys_3 | HOLD        |     1.286ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |    -0.499ns|    10.499ns|       2|         656
  O TIMEGRP "TO_I7Instincrmentxs_8_LDC"     | HOLD        |     1.058ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_13_LDC = MAXDELAY  | SETUP       |    -0.448ns|    10.448ns|       1|         448
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.466ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_12_LDC = MAXDELAY  | SETUP       |    -0.440ns|    10.440ns|       1|         440
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.549ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_26_LDC = MAXDELAY  | SETUP       |    -0.407ns|    10.407ns|       1|         407
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.330ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |    -0.403ns|    10.403ns|       2|         416
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.126ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |    -0.360ns|    10.360ns|       1|         360
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.112ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_16_LDC = MAXDELAY  | SETUP       |    -0.344ns|    10.344ns|       1|         344
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.132ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |    -0.336ns|    10.336ns|       1|         336
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.191ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_15_LDC = MAXDELAY  | SETUP       |    -0.306ns|    10.306ns|       1|         306
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.404ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_19_LDC = MAXDELAY  | SETUP       |    -0.299ns|    10.299ns|       1|         299
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.218ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_10_LDC = MAXDELAY  | SETUP       |    -0.260ns|    10.260ns|       1|         260
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.310ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_14_LDC = MAXDELAY  | SETUP       |    -0.184ns|    10.184ns|       1|         184
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.300ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_18_LDC = MAXDELAY  | SETUP       |    -0.177ns|    10.177ns|       1|         177
  TO TIMEGRP         "TO_I8Instincrmentys_1 | HOLD        |     1.306ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |    -0.144ns|    10.144ns|       1|         144
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.205ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I8Instincrmentys_20_LDC = MAXDELAY  | SETUP       |    -0.109ns|    10.109ns|       1|         109
  TO TIMEGRP         "TO_I8Instincrmentys_2 | HOLD        |     1.289ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_TO_I7Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |    -0.088ns|    10.088ns|       1|          88
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.206ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_7_LDC = MAXDELAY T | SETUP       |     0.025ns|     9.975ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentys_7_LDC"     | HOLD        |     2.515ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     0.026ns|     9.974ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.215ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     0.042ns|     9.958ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.322ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     0.122ns|     9.878ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentys_9_LDC"     | HOLD        |     1.392ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     0.165ns|     9.835ns|       0|           0
  TO TIMEGRP         "TO_I7Instincrmentxs_1 | HOLD        |     1.165ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I7Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     0.184ns|     9.816ns|       0|           0
  O TIMEGRP "TO_I7Instincrmentxs_9_LDC"     | HOLD        |     0.970ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     0.627ns|     9.373ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentxs_9_LDC"     | HOLD        |     1.157ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     0.962ns|     9.038ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.150ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     0.992ns|     9.008ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.202ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     1.028ns|     8.972ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.362ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     1.042ns|     8.958ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentxs_8_LDC"     | HOLD        |     1.327ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     1.091ns|     8.909ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.131ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     1.097ns|     8.903ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.100ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     1.131ns|     8.869ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.194ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     1.204ns|     8.796ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.139ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     1.322ns|     8.678ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.111ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     1.333ns|     8.667ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.077ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     1.340ns|     8.660ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.131ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     1.352ns|     8.648ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.122ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     1.420ns|     8.580ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.158ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     1.437ns|     8.563ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_3 | HOLD        |     1.082ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     1.463ns|     8.537ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_1 | HOLD        |     1.046ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     1.470ns|     8.530ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.008ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     1.570ns|     8.430ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_3 | HOLD        |     1.016ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     1.592ns|     8.408ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.065ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     1.594ns|     8.406ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.210ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     1.610ns|     8.390ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.150ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     1.731ns|     8.269ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.188ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     1.747ns|     8.253ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.096ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     1.810ns|     8.190ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     0.955ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     1.868ns|     8.132ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.022ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     1.904ns|     8.096ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.147ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     1.917ns|     8.083ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.112ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     1.933ns|     8.067ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.121ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     1.935ns|     8.065ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.196ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     1.970ns|     8.030ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.293ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     1.981ns|     8.019ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.227ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     1.997ns|     8.003ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.040ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     2.002ns|     7.998ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.168ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     2.009ns|     7.991ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     0.931ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     2.027ns|     7.973ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.152ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.040ns|     7.960ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.290ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     2.042ns|     7.958ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     0.975ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     2.051ns|     7.949ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.007ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     2.065ns|     7.935ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     0.934ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     2.125ns|     7.875ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.197ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     2.147ns|     7.853ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     1.103ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     2.148ns|     7.852ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     0.936ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     2.158ns|     7.842ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.326ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     2.185ns|     7.815ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.067ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_18_LDC = MAXDELAY  | MAXDELAY    |     2.209ns|     7.791ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.169ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     2.219ns|     7.781ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.234ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     2.279ns|     7.721ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.155ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     2.282ns|     7.718ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.254ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     2.285ns|     7.715ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.012ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_31_LDC = MAXDELAY  | MAXDELAY    |     2.289ns|     7.711ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_3 | HOLD        |     1.209ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     2.290ns|     7.710ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.063ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     2.298ns|     7.702ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.039ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     2.300ns|     7.700ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.027ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     2.301ns|     7.699ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     0.905ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     2.305ns|     7.695ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     0.946ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     2.307ns|     7.693ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.086ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     2.308ns|     7.692ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_3 | HOLD        |     1.069ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     2.310ns|     7.690ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.084ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     2.315ns|     7.685ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.100ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     2.327ns|     7.673ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_3 | HOLD        |     1.016ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     2.330ns|     7.670ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentys_8_LDC"     | HOLD        |     1.013ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     2.337ns|     7.663ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_3 | HOLD        |     1.067ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     2.353ns|     7.647ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.033ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     2.369ns|     7.631ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentxs_9_LDC"     | HOLD        |     0.915ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     2.377ns|     7.623ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_2 | HOLD        |     0.966ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     2.378ns|     7.622ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.199ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     2.381ns|     7.619ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_3 | HOLD        |     1.207ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     2.382ns|     7.618ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.285ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     2.389ns|     7.611ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.092ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_9_LDC = MAXDELAY T | MAXDELAY    |     2.391ns|     7.609ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentys_9_LDC"     | HOLD        |     1.264ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     2.408ns|     7.592ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.084ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_24_LDC = MAXDELAY  | MAXDELAY    |     2.410ns|     7.590ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.221ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_15_LDC = MAXDELAY  | MAXDELAY    |     2.428ns|     7.572ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.220ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     2.437ns|     7.563ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.024ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_22_LDC = MAXDELAY  | MAXDELAY    |     2.440ns|     7.560ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.121ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     2.442ns|     7.558ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentys_8_LDC"     | HOLD        |     1.137ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     2.443ns|     7.557ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.030ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.457ns|     7.543ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     0.952ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     2.460ns|     7.540ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.065ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     2.462ns|     7.538ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_2 | HOLD        |     1.060ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     2.499ns|     7.501ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.062ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     2.517ns|     7.483ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.159ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.523ns|     7.477ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.030ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     2.526ns|     7.474ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_3 | HOLD        |     1.204ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     2.533ns|     7.467ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.121ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     2.542ns|     7.458ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.165ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     2.557ns|     7.443ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.124ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     2.571ns|     7.429ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.933ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_26_LDC = MAXDELAY  | MAXDELAY    |     2.575ns|     7.425ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.158ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     2.582ns|     7.418ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.094ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     2.590ns|     7.410ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.028ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     2.591ns|     7.409ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentxs_3 | HOLD        |     1.149ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     2.611ns|     7.389ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentxs_1 | HOLD        |     1.077ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     2.620ns|     7.380ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_3 | HOLD        |     0.783ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     2.627ns|     7.373ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.135ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_28_LDC = MAXDELAY  | MAXDELAY    |     2.631ns|     7.369ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.760ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     2.631ns|     7.369ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.269ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     2.636ns|     7.364ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.027ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     2.658ns|     7.342ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.893ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     2.664ns|     7.336ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     0.995ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     2.670ns|     7.330ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.227ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     2.671ns|     7.329ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.284ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     2.698ns|     7.302ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.180ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     2.711ns|     7.289ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.791ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     2.711ns|     7.289ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.079ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     2.720ns|     7.280ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.085ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     2.733ns|     7.267ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.060ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     2.749ns|     7.251ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.774ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     2.764ns|     7.236ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.044ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     2.766ns|     7.234ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.861ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.768ns|     7.232ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.888ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     2.770ns|     7.230ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.994ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_30_LDC = MAXDELAY  | MAXDELAY    |     2.776ns|     7.224ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_3 | HOLD        |     0.783ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     2.790ns|     7.210ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     1.100ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     2.817ns|     7.183ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.924ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     2.838ns|     7.162ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.769ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     2.847ns|     7.153ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.934ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     2.848ns|     7.152ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.870ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_20_LDC = MAXDELAY  | SETUP       |     2.853ns|     7.147ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_2 | HOLD        |     1.225ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_23_LDC = MAXDELAY  | MAXDELAY    |     2.856ns|     7.144ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.953ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_28_LDC = MAXDELAY  | SETUP       |     2.864ns|     7.136ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.965ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     2.874ns|     7.126ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     0.940ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     2.883ns|     7.117ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.201ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_27_LDC = MAXDELAY  | SETUP       |     2.894ns|     7.106ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.929ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     2.905ns|     7.095ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentxs_8_LDC"     | HOLD        |     0.974ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     2.908ns|     7.092ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     0.965ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_11_LDC = MAXDELAY  | MAXDELAY    |     2.922ns|     7.078ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.946ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     2.925ns|     7.075ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentxs_8_LDC"     | HOLD        |     1.053ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     2.927ns|     7.073ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.874ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     2.940ns|     7.060ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_2 | HOLD        |     1.137ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     2.941ns|     7.059ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.160ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     2.949ns|     7.051ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.849ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_22_LDC = MAXDELAY  | SETUP       |     2.951ns|     7.049ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.953ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     2.961ns|     7.039ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.848ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_17_LDC = MAXDELAY  | MAXDELAY    |     2.970ns|     7.030ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.001ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_23_LDC = MAXDELAY  | SETUP       |     2.977ns|     7.023ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.065ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_10_LDC = MAXDELAY  | MAXDELAY    |     2.982ns|     7.018ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.883ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_10_LDC = MAXDELAY  | MAXDELAY    |     3.017ns|     6.983ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_1 | HOLD        |     1.015ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_12_LDC = MAXDELAY  | SETUP       |     3.018ns|     6.982ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.102ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_15_LDC = MAXDELAY  | SETUP       |     3.045ns|     6.955ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.083ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_30_LDC = MAXDELAY  | SETUP       |     3.061ns|     6.939ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_3 | HOLD        |     0.844ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_30_LDC = MAXDELAY  | MAXDELAY    |     3.061ns|     6.939ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_3 | HOLD        |     1.215ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_17_LDC = MAXDELAY  | SETUP       |     3.065ns|     6.935ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.075ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_26_LDC = MAXDELAY  | SETUP       |     3.067ns|     6.933ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.098ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_21_LDC = MAXDELAY  | SETUP       |     3.070ns|     6.930ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_2 | HOLD        |     0.928ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_16_LDC = MAXDELAY  | SETUP       |     3.074ns|     6.926ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     0.833ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_24_LDC = MAXDELAY  | SETUP       |     3.076ns|     6.924ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.918ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     3.094ns|     6.906ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.188ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     3.097ns|     6.903ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentxs_1 | HOLD        |     0.713ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     3.097ns|     6.903ns|       0|           0
  TO TIMEGRP         "TO_I1Instincrmentys_2 | HOLD        |     1.111ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.116ns|     6.884ns|       0|           0
  O TIMEGRP "TO_I2Instincrmentys_9_LDC"     | HOLD        |     0.928ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     3.119ns|     6.881ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.062ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     3.149ns|     6.851ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     0.928ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     3.154ns|     6.846ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.132ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     3.187ns|     6.813ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentxs_8_LDC"     | HOLD        |     1.085ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_14_LDC = MAXDELAY  | SETUP       |     3.197ns|     6.803ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     0.831ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_13_LDC = MAXDELAY  | SETUP       |     3.212ns|     6.788ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     0.936ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_8_LDC = MAXDELAY T | SETUP       |     3.223ns|     6.777ns|       0|           0
  O TIMEGRP "TO_I5Instincrmentxs_8_LDC"     | HOLD        |     1.000ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I2Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     3.233ns|     6.767ns|       0|           0
  TO TIMEGRP         "TO_I2Instincrmentys_1 | HOLD        |     1.246ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I1Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     3.252ns|     6.748ns|       0|           0
  O TIMEGRP "TO_I1Instincrmentxs_9_LDC"     | HOLD        |     0.847ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_29_LDC = MAXDELAY  | SETUP       |     3.263ns|     6.737ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     1.011ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_19_LDC = MAXDELAY  | SETUP       |     3.290ns|     6.710ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.005ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_18_LDC = MAXDELAY  | SETUP       |     3.291ns|     6.709ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     1.056ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     3.292ns|     6.708ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.163ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_31_LDC = MAXDELAY  | SETUP       |     3.300ns|     6.700ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_3 | HOLD        |     1.045ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     3.358ns|     6.642ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.265ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     3.449ns|     6.551ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.221ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     3.471ns|     6.529ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.066ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     3.485ns|     6.515ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_3 | HOLD        |     1.126ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     3.500ns|     6.500ns|       0|           0
  O TIMEGRP "TO_I5Instincrmentxs_9_LDC"     | HOLD        |     1.098ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_9_LDC = MAXDELAY T | SETUP       |     3.503ns|     6.497ns|       0|           0
  O TIMEGRP "TO_I8Instincrmentxs_9_LDC"     | HOLD        |     1.324ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_28_LDC = MAXDELAY  | SETUP       |     3.520ns|     6.480ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.669ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     3.527ns|     6.473ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.063ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     3.528ns|     6.472ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.029ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_25_LDC = MAXDELAY  | SETUP       |     3.559ns|     6.441ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_2 | HOLD        |     0.957ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I5Instincrmentxs_10_LDC = MAXDELAY  | SETUP       |     3.590ns|     6.410ns|       0|           0
  TO TIMEGRP         "TO_I5Instincrmentxs_1 | HOLD        |     0.913ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_14_LDC = MAXDELAY  | SETUP       |     3.593ns|     6.407ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.674ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     3.604ns|     6.396ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_3 | HOLD        |     1.001ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     3.636ns|     6.364ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_2 | HOLD        |     1.217ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_24_LDC = MAXDELAY  | SETUP       |     3.681ns|     6.319ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.405ns|            |       0|           0
  4_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_9_LDC = MAXDELAY T | SETUP       |     3.762ns|     6.238ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentys_9_LDC"     | HOLD        |     1.567ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I3Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     3.788ns|     6.212ns|       0|           0
  TO TIMEGRP         "TO_I3Instincrmentys_1 | HOLD        |     1.220ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I8Instincrmentxs_11_LDC = MAXDELAY  | SETUP       |     3.789ns|     6.211ns|       0|           0
  TO TIMEGRP         "TO_I8Instincrmentxs_1 | HOLD        |     1.220ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_29_LDC = MAXDELAY  | SETUP       |     4.056ns|     5.944ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.374ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_23_LDC = MAXDELAY  | SETUP       |     4.060ns|     5.940ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.536ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_25_LDC = MAXDELAY  | SETUP       |     4.141ns|     5.859ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.530ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_12_LDC = MAXDELAY  | SETUP       |     4.278ns|     5.722ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.546ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_11_LDC = MAXDELAY  | SETUP       |     4.365ns|     5.635ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.383ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_8_LDC = MAXDELAY T | SETUP       |     4.395ns|     5.605ns|       0|           0
  O TIMEGRP "TO_I4Instincrmentys_8_LDC"     | HOLD        |     1.482ns|            |       0|           0
       TS_sys_clk_pin DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_30_LDC = MAXDELAY  | SETUP       |     4.456ns|     5.544ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_3 | HOLD        |     1.357ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_27_LDC = MAXDELAY  | SETUP       |     4.617ns|     5.383ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.431ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_18_LDC = MAXDELAY  | SETUP       |     4.660ns|     5.340ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.360ns|            |       0|           0
  8_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_10_LDC = MAXDELAY  | SETUP       |     4.695ns|     5.305ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.305ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_31_LDC = MAXDELAY  | SETUP       |     4.763ns|     5.237ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_3 | HOLD        |     1.241ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_13_LDC = MAXDELAY  | SETUP       |     4.821ns|     5.179ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.614ns|            |       0|           0
  3_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_20_LDC = MAXDELAY  | SETUP       |     4.912ns|     5.088ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.075ns|            |       0|           0
  0_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_15_LDC = MAXDELAY  | SETUP       |     4.928ns|     5.072ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.470ns|            |       0|           0
  5_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_16_LDC = MAXDELAY  | SETUP       |     4.988ns|     5.012ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.516ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_19_LDC = MAXDELAY  | SETUP       |     5.143ns|     4.857ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.220ns|            |       0|           0
  9_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_22_LDC = MAXDELAY  | SETUP       |     5.182ns|     4.818ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.529ns|            |       0|           0
  2_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_17_LDC = MAXDELAY  | SETUP       |     5.396ns|     4.604ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_1 | HOLD        |     1.477ns|            |       0|           0
  7_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_21_LDC = MAXDELAY  | SETUP       |     5.671ns|     4.329ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.364ns|            |       0|           0
  1_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_I4Instincrmentys_26_LDC = MAXDELAY  | SETUP       |     5.895ns|     4.105ns|       0|           0
  TO TIMEGRP         "TO_I4Instincrmentys_2 | HOLD        |     1.286ns|            |       0|           0
  6_LDC" TS_sys_clk_pin DATAPATHONLY        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|     16.616ns|     14.183ns|         1601|          239| 368077246279|         1352|
| TS_TO_I1Instincrmentys_7_LDC  |     10.000ns|      9.975ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_9_LDC  |     10.000ns|      7.609ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_10_LDC |     10.000ns|      6.983ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_8_LDC  |     10.000ns|      7.558ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_11_LDC |     10.000ns|      7.329ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_12_LDC |     10.000ns|      7.501ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_13_LDC |     10.000ns|      7.618ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_14_LDC |     10.000ns|      7.842ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_15_LDC |     10.000ns|      7.572ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_16_LDC |     10.000ns|      7.483ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_18_LDC |     10.000ns|      7.791ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_19_LDC |     10.000ns|      7.280ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_17_LDC |     10.000ns|      7.030ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_20_LDC |     10.000ns|      6.903ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_21_LDC |     10.000ns|      7.364ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_23_LDC |     10.000ns|      7.373ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_24_LDC |     10.000ns|      7.590ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_22_LDC |     10.000ns|      7.560ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_25_LDC |     10.000ns|      7.622ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_26_LDC |     10.000ns|      7.425ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_28_LDC |     10.000ns|      7.467ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_29_LDC |     10.000ns|      7.702ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_27_LDC |     10.000ns|      7.059ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_30_LDC |     10.000ns|      6.939ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentys_31_LDC |     10.000ns|      7.711ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_7_LDC  |     10.000ns|     11.589ns|          N/A|            2|            0|            4|            0|
| TS_TO_I1Instincrmentxs_8_LDC  |     10.000ns|      7.095ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_10_LDC |     10.000ns|      7.018ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_11_LDC |     10.000ns|      7.078ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_9_LDC  |     10.000ns|      6.748ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_12_LDC |     10.000ns|      7.051ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_13_LDC |     10.000ns|      7.162ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_15_LDC |     10.000ns|      7.342ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_16_LDC |     10.000ns|      7.429ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_14_LDC |     10.000ns|      7.230ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_17_LDC |     10.000ns|      7.210ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_18_LDC |     10.000ns|      7.251ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_19_LDC |     10.000ns|      6.903ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_20_LDC |     10.000ns|      7.232ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_21_LDC |     10.000ns|      6.930ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_22_LDC |     10.000ns|      7.049ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_24_LDC |     10.000ns|      7.152ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_25_LDC |     10.000ns|      7.289ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_23_LDC |     10.000ns|      7.144ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_26_LDC |     10.000ns|      7.039ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_27_LDC |     10.000ns|      7.234ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_29_LDC |     10.000ns|      7.153ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_30_LDC |     10.000ns|      7.224ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_28_LDC |     10.000ns|      7.369ns|          N/A|            0|            0|            4|            0|
| TS_TO_I1Instincrmentxs_31_LDC |     10.000ns|      7.380ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_31_LDC |     10.000ns|      7.692ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_28_LDC |     10.000ns|      7.611ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_30_LDC |     10.000ns|      7.673ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_29_LDC |     10.000ns|      7.699ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_27_LDC |     10.000ns|      7.710ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_26_LDC |     10.000ns|      7.958ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_23_LDC |     10.000ns|      7.700ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_25_LDC |     10.000ns|      8.003ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_24_LDC |     10.000ns|      7.949ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_22_LDC |     10.000ns|      7.695ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_21_LDC |     10.000ns|      7.538ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_20_LDC |     10.000ns|      7.543ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_19_LDC |     10.000ns|      7.935ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_18_LDC |     10.000ns|      7.998ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_17_LDC |     10.000ns|      7.991ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_14_LDC |     10.000ns|      7.815ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_16_LDC |     10.000ns|      7.685ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_15_LDC |     10.000ns|      7.557ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_13_LDC |     10.000ns|      7.410ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_12_LDC |     10.000ns|      7.852ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_9_LDC  |     10.000ns|      7.631ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_11_LDC |     10.000ns|      7.647ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_10_LDC |     10.000ns|      7.389ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentxs_8_LDC  |     10.000ns|      7.075ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_31_LDC |     10.000ns|      7.663ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_30_LDC |     10.000ns|      7.474ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_27_LDC |     10.000ns|      7.693ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_29_LDC |     10.000ns|      7.540ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_28_LDC |     10.000ns|      7.592ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_26_LDC |     10.000ns|      7.690ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_25_LDC |     10.000ns|      7.060ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_22_LDC |     10.000ns|      7.721ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_24_LDC |     10.000ns|      7.369ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_23_LDC |     10.000ns|      7.563ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_21_LDC |     10.000ns|      7.443ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_20_LDC |     10.000ns|      7.267ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_17_LDC |     10.000ns|      8.067ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_19_LDC |     10.000ns|      7.718ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_18_LDC |     10.000ns|      7.236ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_16_LDC |     10.000ns|      7.458ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_15_LDC |     10.000ns|      7.336ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_14_LDC |     10.000ns|      6.851ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_13_LDC |     10.000ns|      6.767ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_12_LDC |     10.000ns|      7.875ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_11_LDC |     10.000ns|      7.092ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_8_LDC  |     10.000ns|      7.670ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_10_LDC |     10.000ns|      7.289ns|          N/A|            0|            0|            4|            0|
| TS_TO_I2Instincrmentys_9_LDC  |     10.000ns|      6.884ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentxs_31_LDC |     10.000ns|     13.008ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_28_LDC |     10.000ns|     13.020ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_30_LDC |     10.000ns|     13.130ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_29_LDC |     10.000ns|     12.814ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_27_LDC |     10.000ns|     12.801ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_26_LDC |     10.000ns|     12.610ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_23_LDC |     10.000ns|     13.129ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_25_LDC |     10.000ns|     13.107ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_24_LDC |     10.000ns|     13.078ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_22_LDC |     10.000ns|     12.808ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_21_LDC |     10.000ns|     12.864ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_20_LDC |     10.000ns|     12.768ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_19_LDC |     10.000ns|     13.195ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_18_LDC |     10.000ns|     12.702ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_17_LDC |     10.000ns|     12.237ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_14_LDC |     10.000ns|     12.752ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_16_LDC |     10.000ns|     12.862ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_15_LDC |     10.000ns|     12.602ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_13_LDC |     10.000ns|     12.575ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_12_LDC |     10.000ns|     12.668ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_9_LDC  |     10.000ns|     12.416ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_11_LDC |     10.000ns|     12.259ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_10_LDC |     10.000ns|     12.432ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentxs_8_LDC  |     10.000ns|     12.240ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_31_LDC |     10.000ns|      6.515ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_30_LDC |     10.000ns|      6.396ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_27_LDC |     10.000ns|      6.551ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_29_LDC |     10.000ns|      6.708ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_28_LDC |     10.000ns|      6.529ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_26_LDC |     10.000ns|      6.846ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_25_LDC |     10.000ns|     11.723ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_22_LDC |     10.000ns|     14.164ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_24_LDC |     10.000ns|      6.473ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_23_LDC |     10.000ns|      6.906ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_21_LDC |     10.000ns|      6.364ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_20_LDC |     10.000ns|      6.472ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_17_LDC |     10.000ns|     14.183ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_19_LDC |     10.000ns|      6.212ns|          N/A|            0|            0|            4|            0|
| TS_TO_I3Instincrmentys_18_LDC |     10.000ns|     13.851ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_16_LDC |     10.000ns|     13.743ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_15_LDC |     10.000ns|     14.028ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_14_LDC |     10.000ns|     14.066ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_13_LDC |     10.000ns|     13.903ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_12_LDC |     10.000ns|     13.562ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_11_LDC |     10.000ns|     13.740ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_8_LDC  |     10.000ns|     13.091ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_10_LDC |     10.000ns|     13.451ns|          N/A|            2|            0|            4|            0|
| TS_TO_I3Instincrmentys_9_LDC  |     10.000ns|     13.710ns|          N/A|            2|            0|            4|            0|
| TS_TO_I4Instincrmentxs_31_LDC |     10.000ns|      7.619ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_28_LDC |     10.000ns|      8.019ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_30_LDC |     10.000ns|      7.409ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_29_LDC |     10.000ns|      7.623ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_27_LDC |     10.000ns|      8.253ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_26_LDC |     10.000ns|      8.390ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_23_LDC |     10.000ns|      7.853ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_25_LDC |     10.000ns|      8.083ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_24_LDC |     10.000ns|      8.190ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_22_LDC |     10.000ns|      8.269ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_21_LDC |     10.000ns|      8.667ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_20_LDC |     10.000ns|      7.960ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_19_LDC |     10.000ns|      8.648ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_18_LDC |     10.000ns|      8.972ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_17_LDC |     10.000ns|      8.660ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_14_LDC |     10.000ns|      8.909ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_16_LDC |     10.000ns|      8.678ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_15_LDC |     10.000ns|      9.038ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_13_LDC |     10.000ns|      9.008ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_12_LDC |     10.000ns|      8.580ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_9_LDC  |     10.000ns|      9.373ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_11_LDC |     10.000ns|      8.869ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_10_LDC |     10.000ns|      8.537ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentxs_8_LDC  |     10.000ns|      8.958ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_31_LDC |     10.000ns|      5.237ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_30_LDC |     10.000ns|      5.544ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_27_LDC |     10.000ns|      5.383ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_29_LDC |     10.000ns|      5.944ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_28_LDC |     10.000ns|      6.480ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_26_LDC |     10.000ns|      4.105ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_25_LDC |     10.000ns|      5.859ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_22_LDC |     10.000ns|      4.818ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_24_LDC |     10.000ns|      6.319ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_23_LDC |     10.000ns|      5.940ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_21_LDC |     10.000ns|      4.329ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_20_LDC |     10.000ns|      5.088ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_17_LDC |     10.000ns|      4.604ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_19_LDC |     10.000ns|      4.857ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_18_LDC |     10.000ns|      5.340ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_16_LDC |     10.000ns|      5.012ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_15_LDC |     10.000ns|      5.072ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_14_LDC |     10.000ns|      6.407ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_13_LDC |     10.000ns|      5.179ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_12_LDC |     10.000ns|      5.722ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_11_LDC |     10.000ns|      5.635ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_8_LDC  |     10.000ns|      5.605ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_10_LDC |     10.000ns|      5.305ns|          N/A|            0|            0|            4|            0|
| TS_TO_I4Instincrmentys_9_LDC  |     10.000ns|      6.238ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_31_LDC |     10.000ns|      6.700ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_28_LDC |     10.000ns|      7.136ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_30_LDC |     10.000ns|      6.939ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_29_LDC |     10.000ns|      6.737ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_27_LDC |     10.000ns|      7.106ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_26_LDC |     10.000ns|      6.933ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_23_LDC |     10.000ns|      7.023ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_25_LDC |     10.000ns|      6.441ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_24_LDC |     10.000ns|      6.924ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_22_LDC |     10.000ns|      7.073ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_21_LDC |     10.000ns|      7.183ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_20_LDC |     10.000ns|      7.477ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_19_LDC |     10.000ns|      6.710ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_18_LDC |     10.000ns|      6.709ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_17_LDC |     10.000ns|      6.935ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_14_LDC |     10.000ns|      6.803ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_16_LDC |     10.000ns|      6.926ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_15_LDC |     10.000ns|      6.955ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_13_LDC |     10.000ns|      6.788ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_12_LDC |     10.000ns|      6.982ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_9_LDC  |     10.000ns|      6.500ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_11_LDC |     10.000ns|      7.126ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_10_LDC |     10.000ns|      6.410ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentxs_8_LDC  |     10.000ns|      6.777ns|          N/A|            0|            0|            4|            0|
| TS_TO_I5Instincrmentys_31_LDC |     10.000ns|     13.270ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_30_LDC |     10.000ns|     13.518ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_27_LDC |     10.000ns|     13.667ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_29_LDC |     10.000ns|     13.747ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_28_LDC |     10.000ns|     13.009ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_26_LDC |     10.000ns|     12.822ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_25_LDC |     10.000ns|     13.326ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_22_LDC |     10.000ns|     13.158ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_24_LDC |     10.000ns|     13.724ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_23_LDC |     10.000ns|     13.191ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_21_LDC |     10.000ns|     12.936ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_20_LDC |     10.000ns|     12.550ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_17_LDC |     10.000ns|     13.624ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_19_LDC |     10.000ns|     12.621ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_18_LDC |     10.000ns|     13.626ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_16_LDC |     10.000ns|     12.130ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_15_LDC |     10.000ns|     12.352ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_14_LDC |     10.000ns|     13.011ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_13_LDC |     10.000ns|     12.045ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_12_LDC |     10.000ns|     12.154ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_11_LDC |     10.000ns|     12.501ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_8_LDC  |     10.000ns|     12.458ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_10_LDC |     10.000ns|     12.011ns|          N/A|            2|            0|            4|            0|
| TS_TO_I5Instincrmentys_9_LDC  |     10.000ns|     12.296ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_31_LDC |     10.000ns|     12.096ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_28_LDC |     10.000ns|     11.815ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_30_LDC |     10.000ns|     12.251ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_29_LDC |     10.000ns|     11.750ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_27_LDC |     10.000ns|     11.153ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_26_LDC |     10.000ns|     11.565ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_23_LDC |     10.000ns|     10.859ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_25_LDC |     10.000ns|     11.604ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_24_LDC |     10.000ns|     11.121ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_22_LDC |     10.000ns|     10.618ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_21_LDC |     10.000ns|     10.866ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_20_LDC |     10.000ns|     11.547ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_19_LDC |     10.000ns|     10.088ns|          N/A|            1|            0|            4|            0|
| TS_TO_I7Instincrmentxs_18_LDC |     10.000ns|     10.360ns|          N/A|            1|            0|            4|            0|
| TS_TO_I7Instincrmentxs_17_LDC |     10.000ns|     10.336ns|          N/A|            1|            0|            4|            0|
| TS_TO_I7Instincrmentxs_14_LDC |     10.000ns|     10.144ns|          N/A|            1|            0|            4|            0|
| TS_TO_I7Instincrmentxs_16_LDC |     10.000ns|     10.534ns|          N/A|            1|            0|            4|            0|
| TS_TO_I7Instincrmentxs_15_LDC |     10.000ns|      9.974ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_13_LDC |     10.000ns|     10.608ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_12_LDC |     10.000ns|     10.403ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentxs_9_LDC  |     10.000ns|      9.816ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_11_LDC |     10.000ns|      9.958ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_10_LDC |     10.000ns|      9.835ns|          N/A|            0|            0|            4|            0|
| TS_TO_I7Instincrmentxs_8_LDC  |     10.000ns|     10.499ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_31_LDC |     10.000ns|     13.054ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_30_LDC |     10.000ns|     12.307ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_27_LDC |     10.000ns|     12.715ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_29_LDC |     10.000ns|     11.948ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_28_LDC |     10.000ns|     12.967ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_26_LDC |     10.000ns|     12.496ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_25_LDC |     10.000ns|     13.231ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_22_LDC |     10.000ns|     12.155ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_24_LDC |     10.000ns|     12.760ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_23_LDC |     10.000ns|     12.529ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_21_LDC |     10.000ns|     12.541ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_20_LDC |     10.000ns|     12.835ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_17_LDC |     10.000ns|     12.518ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_19_LDC |     10.000ns|     12.293ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_18_LDC |     10.000ns|     12.965ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_16_LDC |     10.000ns|     11.932ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_15_LDC |     10.000ns|     11.746ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_14_LDC |     10.000ns|     12.236ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_13_LDC |     10.000ns|     12.406ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_12_LDC |     10.000ns|     12.047ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_11_LDC |     10.000ns|     11.161ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_8_LDC  |     10.000ns|     11.740ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_10_LDC |     10.000ns|     12.167ns|          N/A|            2|            0|            4|            0|
| TS_TO_I7Instincrmentys_9_LDC  |     10.000ns|     11.378ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentxs_31_LDC |     10.000ns|      8.430ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_28_LDC |     10.000ns|      8.408ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_30_LDC |     10.000ns|      8.563ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_29_LDC |     10.000ns|      8.406ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_27_LDC |     10.000ns|      8.903ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_26_LDC |     10.000ns|      7.715ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_23_LDC |     10.000ns|      8.132ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_25_LDC |     10.000ns|      8.796ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_24_LDC |     10.000ns|      8.530ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_22_LDC |     10.000ns|      8.096ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_21_LDC |     10.000ns|      7.973ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_20_LDC |     10.000ns|      7.147ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_19_LDC |     10.000ns|      7.418ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_18_LDC |     10.000ns|      8.065ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_17_LDC |     10.000ns|      7.781ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_14_LDC |     10.000ns|      6.881ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_16_LDC |     10.000ns|      7.117ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_15_LDC |     10.000ns|      7.302ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_13_LDC |     10.000ns|      8.030ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_12_LDC |     10.000ns|      7.330ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_9_LDC  |     10.000ns|      6.497ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_11_LDC |     10.000ns|      6.211ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_10_LDC |     10.000ns|      6.642ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentxs_8_LDC  |     10.000ns|      6.813ns|          N/A|            0|            0|            4|            0|
| TS_TO_I8Instincrmentys_31_LDC |     10.000ns|     10.870ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_30_LDC |     10.000ns|     10.520ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_27_LDC |     10.000ns|     11.565ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_29_LDC |     10.000ns|     10.681ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_28_LDC |     10.000ns|     10.809ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_26_LDC |     10.000ns|     10.407ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_25_LDC |     10.000ns|     10.814ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_22_LDC |     10.000ns|     11.913ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_24_LDC |     10.000ns|     10.605ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_23_LDC |     10.000ns|     10.766ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_21_LDC |     10.000ns|     11.090ns|          N/A|            2|            0|            4|            0|
| TS_TO_I8Instincrmentys_20_LDC |     10.000ns|     10.109ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_17_LDC |     10.000ns|     10.700ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_19_LDC |     10.000ns|     10.299ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_18_LDC |     10.000ns|     10.177ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_16_LDC |     10.000ns|     10.344ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_15_LDC |     10.000ns|     10.306ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_14_LDC |     10.000ns|     10.184ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_13_LDC |     10.000ns|     10.448ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_12_LDC |     10.000ns|     10.440ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_11_LDC |     10.000ns|     10.557ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_8_LDC  |     10.000ns|     10.527ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_10_LDC |     10.000ns|     10.260ns|          N/A|            1|            0|            4|            0|
| TS_TO_I8Instincrmentys_9_LDC  |     10.000ns|      9.878ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

130 constraints not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 1 mins 50 secs 
Total CPU time to PAR completion: 1 mins 43 secs 

Peak Memory Usage:  1318 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1840 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file mandelbrot.ncd



PAR done!
