
sinking-clock_master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000608c  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  08006148  08006148  00007148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006580  08006580  000080b0  2**0
                  CONTENTS
  4 .ARM          00000000  08006580  08006580  000080b0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006580  08006580  000080b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006580  08006580  00007580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006584  08006584  00007584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  08006588  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000328  200000b0  08006638  000080b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d8  08006638  000083d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000080b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013771  00000000  00000000  000080d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e42  00000000  00000000  0001b849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001458  00000000  00000000  0001e690  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc9  00000000  00000000  0001fae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f2e  00000000  00000000  00020ab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001877d  00000000  00000000  0003a9df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a3267  00000000  00000000  0005315c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f63c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005130  00000000  00000000  000f6408  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  000fb538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000b0 	.word	0x200000b0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08006130 	.word	0x08006130

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000b4 	.word	0x200000b4
 8000100:	08006130 	.word	0x08006130

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			@ (mov r8, r8)

08000230 <getRTCTime>:
				internalAlarm_initTest.AlarmTime.Minutes, internalAlarm_initTest.AlarmTime.Seconds);
	}

}

void getRTCTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *currTime, RTC_DateTypeDef *currDate) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	60b9      	str	r1, [r7, #8]
 800023a:	607a      	str	r2, [r7, #4]

	// Store both current time and current date in time and date pointers.
	HAL_RTC_GetTime(hrtc, currTime, RTCTimeFormat);
 800023c:	68b9      	ldr	r1, [r7, #8]
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2200      	movs	r2, #0
 8000242:	0018      	movs	r0, r3
 8000244:	f003 fd6a 	bl	8003d1c <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, currDate, RTCTimeFormat);
 8000248:	6879      	ldr	r1, [r7, #4]
 800024a:	68fb      	ldr	r3, [r7, #12]
 800024c:	2200      	movs	r2, #0
 800024e:	0018      	movs	r0, r3
 8000250:	f003 fe52 	bl	8003ef8 <HAL_RTC_GetDate>

}
 8000254:	46c0      	nop			@ (mov r8, r8)
 8000256:	46bd      	mov	sp, r7
 8000258:	b004      	add	sp, #16
 800025a:	bd80      	pop	{r7, pc}

0800025c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800025c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800025e:	b089      	sub	sp, #36	@ 0x24
 8000260:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000262:	f001 fc97 	bl	8001b94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000266:	f000 f857 	bl	8000318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800026a:	f000 faa1 	bl	80007b0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800026e:	f000 f8bf 	bl	80003f0 <MX_ADC1_Init>
  MX_RTC_Init();
 8000272:	f000 f969 	bl	8000548 <MX_RTC_Init>
  MX_I2C1_Init();
 8000276:	f000 f927 	bl	80004c8 <MX_I2C1_Init>
  MX_TIM14_Init();
 800027a:	f000 fa73 	bl	8000764 <MX_TIM14_Init>
  MX_TIM2_Init();
 800027e:	f000 fa11 	bl	80006a4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize all GPIOs to be used with 7 segment display
    sevSeg_Init(shiftDataPin, shiftDataClockPin, shiftStoreClockPin,
 8000282:	2380      	movs	r3, #128	@ 0x80
 8000284:	009c      	lsls	r4, r3, #2
 8000286:	2380      	movs	r3, #128	@ 0x80
 8000288:	00dd      	lsls	r5, r3, #3
 800028a:	2680      	movs	r6, #128	@ 0x80
 800028c:	2340      	movs	r3, #64	@ 0x40
 800028e:	469c      	mov	ip, r3
 8000290:	2380      	movs	r3, #128	@ 0x80
 8000292:	011a      	lsls	r2, r3, #4
 8000294:	4b18      	ldr	r3, [pc, #96]	@ (80002f8 <main+0x9c>)
 8000296:	6819      	ldr	r1, [r3, #0]
 8000298:	4b18      	ldr	r3, [pc, #96]	@ (80002fc <main+0xa0>)
 800029a:	6818      	ldr	r0, [r3, #0]
 800029c:	4b18      	ldr	r3, [pc, #96]	@ (8000300 <main+0xa4>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	9304      	str	r3, [sp, #16]
 80002a2:	9003      	str	r0, [sp, #12]
 80002a4:	9102      	str	r1, [sp, #8]
 80002a6:	4b17      	ldr	r3, [pc, #92]	@ (8000304 <main+0xa8>)
 80002a8:	9301      	str	r3, [sp, #4]
 80002aa:	9200      	str	r2, [sp, #0]
 80002ac:	4663      	mov	r3, ip
 80002ae:	0032      	movs	r2, r6
 80002b0:	0029      	movs	r1, r5
 80002b2:	0020      	movs	r0, r4
 80002b4:	f000 ffc6 	bl	8001244 <sevSeg_Init>
				shiftOutputEnablePin, shiftMCLRPin,
				GPIOPortArray, timerDelay, timerPWM, tim_PWM_CHANNEL);

	HAL_StatusTypeDef halRet = updateAndDisplayTime();
 80002b8:	1dfc      	adds	r4, r7, #7
 80002ba:	f000 fb4b 	bl	8000954 <updateAndDisplayTime>
 80002be:	0003      	movs	r3, r0
 80002c0:	7023      	strb	r3, [r4, #0]

	if(halRet != HAL_OK) {		//check HAL
 80002c2:	1dfb      	adds	r3, r7, #7
 80002c4:	781b      	ldrb	r3, [r3, #0]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d004      	beq.n	80002d4 <main+0x78>
		printf("HAL Error - TX current time\n\r");
 80002ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000308 <main+0xac>)
 80002cc:	0018      	movs	r0, r3
 80002ce:	f005 f891 	bl	80053f4 <iprintf>
 80002d2:	e003      	b.n	80002dc <main+0x80>
	} else {
		printf("Display Updated with current time\n\r");
 80002d4:	4b0d      	ldr	r3, [pc, #52]	@ (800030c <main+0xb0>)
 80002d6:	0018      	movs	r0, r3
 80002d8:	f005 f88c 	bl	80053f4 <iprintf>
	}

	userAlarmToggle = false;			//Default to off
 80002dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000310 <main+0xb4>)
 80002de:	2200      	movs	r2, #0
 80002e0:	701a      	strb	r2, [r3, #0]

    // User alarm default value
    userAlarmTime.Hours = 1;
 80002e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000314 <main+0xb8>)
 80002e4:	2201      	movs	r2, #1
 80002e6:	701a      	strb	r2, [r3, #0]
    userAlarmTime.Minutes = 1;
 80002e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000314 <main+0xb8>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	705a      	strb	r2, [r3, #1]
    userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80002ee:	4b09      	ldr	r3, [pc, #36]	@ (8000314 <main+0xb8>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	70da      	strb	r2, [r3, #3]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80002f4:	46c0      	nop			@ (mov r8, r8)
 80002f6:	e7fd      	b.n	80002f4 <main+0x98>
 80002f8:	20000024 	.word	0x20000024
 80002fc:	20000028 	.word	0x20000028
 8000300:	2000002c 	.word	0x2000002c
 8000304:	2000000c 	.word	0x2000000c
 8000308:	08006148 	.word	0x08006148
 800030c:	08006168 	.word	0x08006168
 8000310:	200000cd 	.word	0x200000cd
 8000314:	20000264 	.word	0x20000264

08000318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000318:	b590      	push	{r4, r7, lr}
 800031a:	b093      	sub	sp, #76	@ 0x4c
 800031c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800031e:	2410      	movs	r4, #16
 8000320:	193b      	adds	r3, r7, r4
 8000322:	0018      	movs	r0, r3
 8000324:	2338      	movs	r3, #56	@ 0x38
 8000326:	001a      	movs	r2, r3
 8000328:	2100      	movs	r1, #0
 800032a:	f005 f8bf 	bl	80054ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800032e:	003b      	movs	r3, r7
 8000330:	0018      	movs	r0, r3
 8000332:	2310      	movs	r3, #16
 8000334:	001a      	movs	r2, r3
 8000336:	2100      	movs	r1, #0
 8000338:	f005 f8b8 	bl	80054ac <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800033c:	2380      	movs	r3, #128	@ 0x80
 800033e:	009b      	lsls	r3, r3, #2
 8000340:	0018      	movs	r0, r3
 8000342:	f002 fd43 	bl	8002dcc <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000346:	f002 fd33 	bl	8002db0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800034a:	4b28      	ldr	r3, [pc, #160]	@ (80003ec <SystemClock_Config+0xd4>)
 800034c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800034e:	4b27      	ldr	r3, [pc, #156]	@ (80003ec <SystemClock_Config+0xd4>)
 8000350:	2118      	movs	r1, #24
 8000352:	438a      	bics	r2, r1
 8000354:	65da      	str	r2, [r3, #92]	@ 0x5c

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000356:	193b      	adds	r3, r7, r4
 8000358:	2206      	movs	r2, #6
 800035a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800035c:	193b      	adds	r3, r7, r4
 800035e:	2201      	movs	r2, #1
 8000360:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000362:	193b      	adds	r3, r7, r4
 8000364:	2280      	movs	r2, #128	@ 0x80
 8000366:	0052      	lsls	r2, r2, #1
 8000368:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800036a:	0021      	movs	r1, r4
 800036c:	187b      	adds	r3, r7, r1
 800036e:	2200      	movs	r2, #0
 8000370:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2240      	movs	r2, #64	@ 0x40
 8000376:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000378:	187b      	adds	r3, r7, r1
 800037a:	2202      	movs	r2, #2
 800037c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800037e:	187b      	adds	r3, r7, r1
 8000380:	2202      	movs	r2, #2
 8000382:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000384:	187b      	adds	r3, r7, r1
 8000386:	2200      	movs	r2, #0
 8000388:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 800038a:	187b      	adds	r3, r7, r1
 800038c:	2208      	movs	r2, #8
 800038e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000390:	187b      	adds	r3, r7, r1
 8000392:	2280      	movs	r2, #128	@ 0x80
 8000394:	0292      	lsls	r2, r2, #10
 8000396:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000398:	187b      	adds	r3, r7, r1
 800039a:	2280      	movs	r2, #128	@ 0x80
 800039c:	0492      	lsls	r2, r2, #18
 800039e:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003a0:	187b      	adds	r3, r7, r1
 80003a2:	2280      	movs	r2, #128	@ 0x80
 80003a4:	0592      	lsls	r2, r2, #22
 80003a6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	0018      	movs	r0, r3
 80003ac:	f002 fd4e 	bl	8002e4c <HAL_RCC_OscConfig>
 80003b0:	1e03      	subs	r3, r0, #0
 80003b2:	d001      	beq.n	80003b8 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80003b4:	f000 ff40 	bl	8001238 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b8:	003b      	movs	r3, r7
 80003ba:	2207      	movs	r2, #7
 80003bc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003be:	003b      	movs	r3, r7
 80003c0:	2202      	movs	r2, #2
 80003c2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c4:	003b      	movs	r3, r7
 80003c6:	2200      	movs	r2, #0
 80003c8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ca:	003b      	movs	r3, r7
 80003cc:	2200      	movs	r2, #0
 80003ce:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003d0:	003b      	movs	r3, r7
 80003d2:	2102      	movs	r1, #2
 80003d4:	0018      	movs	r0, r3
 80003d6:	f003 f853 	bl	8003480 <HAL_RCC_ClockConfig>
 80003da:	1e03      	subs	r3, r0, #0
 80003dc:	d001      	beq.n	80003e2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80003de:	f000 ff2b 	bl	8001238 <Error_Handler>
  }
}
 80003e2:	46c0      	nop			@ (mov r8, r8)
 80003e4:	46bd      	mov	sp, r7
 80003e6:	b013      	add	sp, #76	@ 0x4c
 80003e8:	bd90      	pop	{r4, r7, pc}
 80003ea:	46c0      	nop			@ (mov r8, r8)
 80003ec:	40021000 	.word	0x40021000

080003f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b084      	sub	sp, #16
 80003f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003f6:	1d3b      	adds	r3, r7, #4
 80003f8:	0018      	movs	r0, r3
 80003fa:	230c      	movs	r3, #12
 80003fc:	001a      	movs	r2, r3
 80003fe:	2100      	movs	r1, #0
 8000400:	f005 f854 	bl	80054ac <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000404:	4b2d      	ldr	r3, [pc, #180]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000406:	4a2e      	ldr	r2, [pc, #184]	@ (80004c0 <MX_ADC1_Init+0xd0>)
 8000408:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800040a:	4b2c      	ldr	r3, [pc, #176]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800040c:	2280      	movs	r2, #128	@ 0x80
 800040e:	05d2      	lsls	r2, r2, #23
 8000410:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000412:	4b2a      	ldr	r3, [pc, #168]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000414:	2200      	movs	r2, #0
 8000416:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000418:	4b28      	ldr	r3, [pc, #160]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800041e:	4b27      	ldr	r3, [pc, #156]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000420:	2200      	movs	r2, #0
 8000422:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000424:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000426:	2204      	movs	r2, #4
 8000428:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800042a:	4b24      	ldr	r3, [pc, #144]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800042c:	2200      	movs	r2, #0
 800042e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000430:	4b22      	ldr	r3, [pc, #136]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000432:	2200      	movs	r2, #0
 8000434:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000436:	4b21      	ldr	r3, [pc, #132]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000438:	2200      	movs	r2, #0
 800043a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 800043c:	4b1f      	ldr	r3, [pc, #124]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800043e:	2201      	movs	r2, #1
 8000440:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000442:	4b1e      	ldr	r3, [pc, #120]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000444:	2220      	movs	r2, #32
 8000446:	2100      	movs	r1, #0
 8000448:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800044a:	4b1c      	ldr	r3, [pc, #112]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800044c:	2200      	movs	r2, #0
 800044e:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000450:	4b1a      	ldr	r3, [pc, #104]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000452:	2200      	movs	r2, #0
 8000454:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000456:	4b19      	ldr	r3, [pc, #100]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000458:	222c      	movs	r2, #44	@ 0x2c
 800045a:	2100      	movs	r1, #0
 800045c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800045e:	4b17      	ldr	r3, [pc, #92]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000460:	2200      	movs	r2, #0
 8000462:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000464:	4b15      	ldr	r3, [pc, #84]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000466:	2200      	movs	r2, #0
 8000468:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 800046a:	4b14      	ldr	r3, [pc, #80]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800046c:	2200      	movs	r2, #0
 800046e:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000470:	4b12      	ldr	r3, [pc, #72]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000472:	223c      	movs	r2, #60	@ 0x3c
 8000474:	2100      	movs	r1, #0
 8000476:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000478:	4b10      	ldr	r3, [pc, #64]	@ (80004bc <MX_ADC1_Init+0xcc>)
 800047a:	2200      	movs	r2, #0
 800047c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800047e:	4b0f      	ldr	r3, [pc, #60]	@ (80004bc <MX_ADC1_Init+0xcc>)
 8000480:	0018      	movs	r0, r3
 8000482:	f001 fd0b 	bl	8001e9c <HAL_ADC_Init>
 8000486:	1e03      	subs	r3, r0, #0
 8000488:	d001      	beq.n	800048e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 800048a:	f000 fed5 	bl	8001238 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800048e:	1d3b      	adds	r3, r7, #4
 8000490:	4a0c      	ldr	r2, [pc, #48]	@ (80004c4 <MX_ADC1_Init+0xd4>)
 8000492:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	2200      	movs	r2, #0
 8000498:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800049a:	1d3b      	adds	r3, r7, #4
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004a0:	1d3a      	adds	r2, r7, #4
 80004a2:	4b06      	ldr	r3, [pc, #24]	@ (80004bc <MX_ADC1_Init+0xcc>)
 80004a4:	0011      	movs	r1, r2
 80004a6:	0018      	movs	r0, r3
 80004a8:	f001 fea0 	bl	80021ec <HAL_ADC_ConfigChannel>
 80004ac:	1e03      	subs	r3, r0, #0
 80004ae:	d001      	beq.n	80004b4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 80004b0:	f000 fec2 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004b4:	46c0      	nop			@ (mov r8, r8)
 80004b6:	46bd      	mov	sp, r7
 80004b8:	b004      	add	sp, #16
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	200000d0 	.word	0x200000d0
 80004c0:	40012400 	.word	0x40012400
 80004c4:	08000004 	.word	0x08000004

080004c8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80004cc:	4b1b      	ldr	r3, [pc, #108]	@ (800053c <MX_I2C1_Init+0x74>)
 80004ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000540 <MX_I2C1_Init+0x78>)
 80004d0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 80004d2:	4b1a      	ldr	r3, [pc, #104]	@ (800053c <MX_I2C1_Init+0x74>)
 80004d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000544 <MX_I2C1_Init+0x7c>)
 80004d6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80004d8:	4b18      	ldr	r3, [pc, #96]	@ (800053c <MX_I2C1_Init+0x74>)
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80004de:	4b17      	ldr	r3, [pc, #92]	@ (800053c <MX_I2C1_Init+0x74>)
 80004e0:	2201      	movs	r2, #1
 80004e2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80004e4:	4b15      	ldr	r3, [pc, #84]	@ (800053c <MX_I2C1_Init+0x74>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80004ea:	4b14      	ldr	r3, [pc, #80]	@ (800053c <MX_I2C1_Init+0x74>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80004f0:	4b12      	ldr	r3, [pc, #72]	@ (800053c <MX_I2C1_Init+0x74>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004f6:	4b11      	ldr	r3, [pc, #68]	@ (800053c <MX_I2C1_Init+0x74>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004fc:	4b0f      	ldr	r3, [pc, #60]	@ (800053c <MX_I2C1_Init+0x74>)
 80004fe:	2200      	movs	r2, #0
 8000500:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000502:	4b0e      	ldr	r3, [pc, #56]	@ (800053c <MX_I2C1_Init+0x74>)
 8000504:	0018      	movs	r0, r3
 8000506:	f002 fb15 	bl	8002b34 <HAL_I2C_Init>
 800050a:	1e03      	subs	r3, r0, #0
 800050c:	d001      	beq.n	8000512 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800050e:	f000 fe93 	bl	8001238 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000512:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <MX_I2C1_Init+0x74>)
 8000514:	2100      	movs	r1, #0
 8000516:	0018      	movs	r0, r3
 8000518:	f002 fbb2 	bl	8002c80 <HAL_I2CEx_ConfigAnalogFilter>
 800051c:	1e03      	subs	r3, r0, #0
 800051e:	d001      	beq.n	8000524 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000520:	f000 fe8a 	bl	8001238 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000524:	4b05      	ldr	r3, [pc, #20]	@ (800053c <MX_I2C1_Init+0x74>)
 8000526:	2100      	movs	r1, #0
 8000528:	0018      	movs	r0, r3
 800052a:	f002 fbf5 	bl	8002d18 <HAL_I2CEx_ConfigDigitalFilter>
 800052e:	1e03      	subs	r3, r0, #0
 8000530:	d001      	beq.n	8000536 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000532:	f000 fe81 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000536:	46c0      	nop			@ (mov r8, r8)
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000134 	.word	0x20000134
 8000540:	40005400 	.word	0x40005400
 8000544:	10707dbc 	.word	0x10707dbc

08000548 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b090      	sub	sp, #64	@ 0x40
 800054c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800054e:	232c      	movs	r3, #44	@ 0x2c
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	0018      	movs	r0, r3
 8000554:	2314      	movs	r3, #20
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f004 ffa7 	bl	80054ac <memset>
  RTC_DateTypeDef sDate = {0};
 800055e:	2328      	movs	r3, #40	@ 0x28
 8000560:	18fb      	adds	r3, r7, r3
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 8000566:	003b      	movs	r3, r7
 8000568:	0018      	movs	r0, r3
 800056a:	2328      	movs	r3, #40	@ 0x28
 800056c:	001a      	movs	r2, r3
 800056e:	2100      	movs	r1, #0
 8000570:	f004 ff9c 	bl	80054ac <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000574:	4b48      	ldr	r3, [pc, #288]	@ (8000698 <MX_RTC_Init+0x150>)
 8000576:	4a49      	ldr	r2, [pc, #292]	@ (800069c <MX_RTC_Init+0x154>)
 8000578:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800057a:	4b47      	ldr	r3, [pc, #284]	@ (8000698 <MX_RTC_Init+0x150>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000580:	4b45      	ldr	r3, [pc, #276]	@ (8000698 <MX_RTC_Init+0x150>)
 8000582:	227f      	movs	r2, #127	@ 0x7f
 8000584:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 8000586:	4b44      	ldr	r3, [pc, #272]	@ (8000698 <MX_RTC_Init+0x150>)
 8000588:	22ff      	movs	r2, #255	@ 0xff
 800058a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800058c:	4b42      	ldr	r3, [pc, #264]	@ (8000698 <MX_RTC_Init+0x150>)
 800058e:	2200      	movs	r2, #0
 8000590:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000592:	4b41      	ldr	r3, [pc, #260]	@ (8000698 <MX_RTC_Init+0x150>)
 8000594:	2200      	movs	r2, #0
 8000596:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000598:	4b3f      	ldr	r3, [pc, #252]	@ (8000698 <MX_RTC_Init+0x150>)
 800059a:	2200      	movs	r2, #0
 800059c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800059e:	4b3e      	ldr	r3, [pc, #248]	@ (8000698 <MX_RTC_Init+0x150>)
 80005a0:	2280      	movs	r2, #128	@ 0x80
 80005a2:	05d2      	lsls	r2, r2, #23
 80005a4:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80005a6:	4b3c      	ldr	r3, [pc, #240]	@ (8000698 <MX_RTC_Init+0x150>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80005ac:	4b3a      	ldr	r3, [pc, #232]	@ (8000698 <MX_RTC_Init+0x150>)
 80005ae:	0018      	movs	r0, r3
 80005b0:	f003 fa6a 	bl	8003a88 <HAL_RTC_Init>
 80005b4:	1e03      	subs	r3, r0, #0
 80005b6:	d001      	beq.n	80005bc <MX_RTC_Init+0x74>
  {
    Error_Handler();
 80005b8:	f000 fe3e 	bl	8001238 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80005bc:	212c      	movs	r1, #44	@ 0x2c
 80005be:	187b      	adds	r3, r7, r1
 80005c0:	2200      	movs	r2, #0
 80005c2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80005c4:	187b      	adds	r3, r7, r1
 80005c6:	2200      	movs	r2, #0
 80005c8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2200      	movs	r2, #0
 80005ce:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2200      	movs	r2, #0
 80005d4:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2200      	movs	r2, #0
 80005e0:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80005e2:	1879      	adds	r1, r7, r1
 80005e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000698 <MX_RTC_Init+0x150>)
 80005e6:	2201      	movs	r2, #1
 80005e8:	0018      	movs	r0, r3
 80005ea:	f003 faef 	bl	8003bcc <HAL_RTC_SetTime>
 80005ee:	1e03      	subs	r3, r0, #0
 80005f0:	d001      	beq.n	80005f6 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 80005f2:	f000 fe21 	bl	8001238 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80005f6:	2128      	movs	r1, #40	@ 0x28
 80005f8:	187b      	adds	r3, r7, r1
 80005fa:	2201      	movs	r2, #1
 80005fc:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	2201      	movs	r2, #1
 8000602:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8000604:	187b      	adds	r3, r7, r1
 8000606:	2201      	movs	r2, #1
 8000608:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800060a:	187b      	adds	r3, r7, r1
 800060c:	2200      	movs	r2, #0
 800060e:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000610:	1879      	adds	r1, r7, r1
 8000612:	4b21      	ldr	r3, [pc, #132]	@ (8000698 <MX_RTC_Init+0x150>)
 8000614:	2201      	movs	r2, #1
 8000616:	0018      	movs	r0, r3
 8000618:	f003 fbdc 	bl	8003dd4 <HAL_RTC_SetDate>
 800061c:	1e03      	subs	r3, r0, #0
 800061e:	d001      	beq.n	8000624 <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8000620:	f000 fe0a 	bl	8001238 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x1;
 8000624:	003b      	movs	r3, r7
 8000626:	2201      	movs	r2, #1
 8000628:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 800062a:	003b      	movs	r3, r7
 800062c:	2201      	movs	r2, #1
 800062e:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000630:	003b      	movs	r3, r7
 8000632:	2200      	movs	r2, #0
 8000634:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000636:	003b      	movs	r3, r7
 8000638:	2200      	movs	r2, #0
 800063a:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800063c:	003b      	movs	r3, r7
 800063e:	2200      	movs	r2, #0
 8000640:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000642:	003b      	movs	r3, r7
 8000644:	2200      	movs	r2, #0
 8000646:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_HOURS
 8000648:	003b      	movs	r3, r7
 800064a:	4a15      	ldr	r2, [pc, #84]	@ (80006a0 <MX_RTC_Init+0x158>)
 800064c:	615a      	str	r2, [r3, #20]
                              |RTC_ALARMMASK_SECONDS;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800064e:	003b      	movs	r3, r7
 8000650:	2200      	movs	r2, #0
 8000652:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000654:	003b      	movs	r3, r7
 8000656:	2200      	movs	r2, #0
 8000658:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 800065a:	003b      	movs	r3, r7
 800065c:	2220      	movs	r2, #32
 800065e:	2101      	movs	r1, #1
 8000660:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 8000662:	003b      	movs	r3, r7
 8000664:	2280      	movs	r2, #128	@ 0x80
 8000666:	0052      	lsls	r2, r2, #1
 8000668:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800066a:	0039      	movs	r1, r7
 800066c:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <MX_RTC_Init+0x150>)
 800066e:	2201      	movs	r2, #1
 8000670:	0018      	movs	r0, r3
 8000672:	f003 fc8f 	bl	8003f94 <HAL_RTC_SetAlarm_IT>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d001      	beq.n	800067e <MX_RTC_Init+0x136>
  {
    Error_Handler();
 800067a:	f000 fddd 	bl	8001238 <Error_Handler>
  }

  /** Enable Calibration
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_512HZ) != HAL_OK)
 800067e:	4b06      	ldr	r3, [pc, #24]	@ (8000698 <MX_RTC_Init+0x150>)
 8000680:	2100      	movs	r1, #0
 8000682:	0018      	movs	r0, r3
 8000684:	f003 fef6 	bl	8004474 <HAL_RTCEx_SetCalibrationOutPut>
 8000688:	1e03      	subs	r3, r0, #0
 800068a:	d001      	beq.n	8000690 <MX_RTC_Init+0x148>
  {
    Error_Handler();
 800068c:	f000 fdd4 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000690:	46c0      	nop			@ (mov r8, r8)
 8000692:	46bd      	mov	sp, r7
 8000694:	b010      	add	sp, #64	@ 0x40
 8000696:	bd80      	pop	{r7, pc}
 8000698:	20000188 	.word	0x20000188
 800069c:	40002800 	.word	0x40002800
 80006a0:	80800080 	.word	0x80800080

080006a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08a      	sub	sp, #40	@ 0x28
 80006a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006aa:	231c      	movs	r3, #28
 80006ac:	18fb      	adds	r3, r7, r3
 80006ae:	0018      	movs	r0, r3
 80006b0:	230c      	movs	r3, #12
 80006b2:	001a      	movs	r2, r3
 80006b4:	2100      	movs	r1, #0
 80006b6:	f004 fef9 	bl	80054ac <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006ba:	003b      	movs	r3, r7
 80006bc:	0018      	movs	r0, r3
 80006be:	231c      	movs	r3, #28
 80006c0:	001a      	movs	r2, r3
 80006c2:	2100      	movs	r1, #0
 80006c4:	f004 fef2 	bl	80054ac <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006c8:	4b24      	ldr	r3, [pc, #144]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006ca:	2280      	movs	r2, #128	@ 0x80
 80006cc:	05d2      	lsls	r2, r2, #23
 80006ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 800-1;
 80006d0:	4b22      	ldr	r3, [pc, #136]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006d2:	4a23      	ldr	r2, [pc, #140]	@ (8000760 <MX_TIM2_Init+0xbc>)
 80006d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d6:	4b21      	ldr	r3, [pc, #132]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006d8:	2200      	movs	r2, #0
 80006da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80006dc:	4b1f      	ldr	r3, [pc, #124]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006de:	2263      	movs	r2, #99	@ 0x63
 80006e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006e2:	4b1e      	ldr	r3, [pc, #120]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006e8:	4b1c      	ldr	r3, [pc, #112]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006ee:	4b1b      	ldr	r3, [pc, #108]	@ (800075c <MX_TIM2_Init+0xb8>)
 80006f0:	0018      	movs	r0, r3
 80006f2:	f003 ffd9 	bl	80046a8 <HAL_TIM_PWM_Init>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80006fa:	f000 fd9d 	bl	8001238 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006fe:	211c      	movs	r1, #28
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800070c:	187a      	adds	r2, r7, r1
 800070e:	4b13      	ldr	r3, [pc, #76]	@ (800075c <MX_TIM2_Init+0xb8>)
 8000710:	0011      	movs	r1, r2
 8000712:	0018      	movs	r0, r3
 8000714:	f004 fd42 	bl	800519c <HAL_TIMEx_MasterConfigSynchronization>
 8000718:	1e03      	subs	r3, r0, #0
 800071a:	d001      	beq.n	8000720 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 800071c:	f000 fd8c 	bl	8001238 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000720:	003b      	movs	r3, r7
 8000722:	2260      	movs	r2, #96	@ 0x60
 8000724:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000726:	003b      	movs	r3, r7
 8000728:	2200      	movs	r2, #0
 800072a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800072c:	003b      	movs	r3, r7
 800072e:	2200      	movs	r2, #0
 8000730:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000732:	003b      	movs	r3, r7
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000738:	0039      	movs	r1, r7
 800073a:	4b08      	ldr	r3, [pc, #32]	@ (800075c <MX_TIM2_Init+0xb8>)
 800073c:	2208      	movs	r2, #8
 800073e:	0018      	movs	r0, r3
 8000740:	f004 f8e8 	bl	8004914 <HAL_TIM_PWM_ConfigChannel>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 8000748:	f000 fd76 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800074c:	4b03      	ldr	r3, [pc, #12]	@ (800075c <MX_TIM2_Init+0xb8>)
 800074e:	0018      	movs	r0, r3
 8000750:	f001 f8d2 	bl	80018f8 <HAL_TIM_MspPostInit>

}
 8000754:	46c0      	nop			@ (mov r8, r8)
 8000756:	46bd      	mov	sp, r7
 8000758:	b00a      	add	sp, #40	@ 0x28
 800075a:	bd80      	pop	{r7, pc}
 800075c:	200001b4 	.word	0x200001b4
 8000760:	0000031f 	.word	0x0000031f

08000764 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000768:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_TIM14_Init+0x40>)
 800076a:	4a0f      	ldr	r2, [pc, #60]	@ (80007a8 <MX_TIM14_Init+0x44>)
 800076c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 244*4;
 800076e:	4b0d      	ldr	r3, [pc, #52]	@ (80007a4 <MX_TIM14_Init+0x40>)
 8000770:	22f4      	movs	r2, #244	@ 0xf4
 8000772:	0092      	lsls	r2, r2, #2
 8000774:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <MX_TIM14_Init+0x40>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_TIM14_Init+0x40>)
 800077e:	4a0b      	ldr	r2, [pc, #44]	@ (80007ac <MX_TIM14_Init+0x48>)
 8000780:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MX_TIM14_Init+0x40>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MX_TIM14_Init+0x40>)
 800078a:	2200      	movs	r2, #0
 800078c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800078e:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <MX_TIM14_Init+0x40>)
 8000790:	0018      	movs	r0, r3
 8000792:	f003 febf 	bl	8004514 <HAL_TIM_Base_Init>
 8000796:	1e03      	subs	r3, r0, #0
 8000798:	d001      	beq.n	800079e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800079a:	f000 fd4d 	bl	8001238 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	20000200 	.word	0x20000200
 80007a8:	40002000 	.word	0x40002000
 80007ac:	0000ffff 	.word	0x0000ffff

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b08b      	sub	sp, #44	@ 0x2c
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	2414      	movs	r4, #20
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	0018      	movs	r0, r3
 80007bc:	2314      	movs	r3, #20
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f004 fe73 	bl	80054ac <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	4b5e      	ldr	r3, [pc, #376]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007ca:	4b5d      	ldr	r3, [pc, #372]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007cc:	2104      	movs	r1, #4
 80007ce:	430a      	orrs	r2, r1
 80007d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80007d2:	4b5b      	ldr	r3, [pc, #364]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007d6:	2204      	movs	r2, #4
 80007d8:	4013      	ands	r3, r2
 80007da:	613b      	str	r3, [r7, #16]
 80007dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b58      	ldr	r3, [pc, #352]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007e2:	4b57      	ldr	r3, [pc, #348]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007e4:	2101      	movs	r1, #1
 80007e6:	430a      	orrs	r2, r1
 80007e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80007ea:	4b55      	ldr	r3, [pc, #340]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80007ee:	2201      	movs	r2, #1
 80007f0:	4013      	ands	r3, r2
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f6:	4b52      	ldr	r3, [pc, #328]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80007fa:	4b51      	ldr	r3, [pc, #324]	@ (8000940 <MX_GPIO_Init+0x190>)
 80007fc:	2108      	movs	r1, #8
 80007fe:	430a      	orrs	r2, r1
 8000800:	635a      	str	r2, [r3, #52]	@ 0x34
 8000802:	4b4f      	ldr	r3, [pc, #316]	@ (8000940 <MX_GPIO_Init+0x190>)
 8000804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000806:	2208      	movs	r2, #8
 8000808:	4013      	ands	r3, r2
 800080a:	60bb      	str	r3, [r7, #8]
 800080c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800080e:	4b4c      	ldr	r3, [pc, #304]	@ (8000940 <MX_GPIO_Init+0x190>)
 8000810:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000812:	4b4b      	ldr	r3, [pc, #300]	@ (8000940 <MX_GPIO_Init+0x190>)
 8000814:	2102      	movs	r1, #2
 8000816:	430a      	orrs	r2, r1
 8000818:	635a      	str	r2, [r3, #52]	@ 0x34
 800081a:	4b49      	ldr	r3, [pc, #292]	@ (8000940 <MX_GPIO_Init+0x190>)
 800081c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800081e:	2202      	movs	r2, #2
 8000820:	4013      	ands	r3, r2
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 8000826:	4947      	ldr	r1, [pc, #284]	@ (8000944 <MX_GPIO_Init+0x194>)
 8000828:	23a0      	movs	r3, #160	@ 0xa0
 800082a:	05db      	lsls	r3, r3, #23
 800082c:	2200      	movs	r2, #0
 800082e:	0018      	movs	r0, r3
 8000830:	f002 f913 	bl	8002a5a <HAL_GPIO_WritePin>
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SHIFT_STORE_CLK_GPIO_Port, SHIFT_STORE_CLK_Pin, GPIO_PIN_RESET);
 8000834:	4b44      	ldr	r3, [pc, #272]	@ (8000948 <MX_GPIO_Init+0x198>)
 8000836:	2200      	movs	r2, #0
 8000838:	2180      	movs	r1, #128	@ 0x80
 800083a:	0018      	movs	r0, r3
 800083c:	f002 f90d 	bl	8002a5a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CTOUCH_EN_GPIO_Port, CTOUCH_EN_Pin, GPIO_PIN_RESET);
 8000840:	2380      	movs	r3, #128	@ 0x80
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	4841      	ldr	r0, [pc, #260]	@ (800094c <MX_GPIO_Init+0x19c>)
 8000846:	2200      	movs	r2, #0
 8000848:	0019      	movs	r1, r3
 800084a:	f002 f906 	bl	8002a5a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin BUZZER_OUT_Pin SHIFT_DATA_IN_Pin SHIFT_DATA_CLK_Pin
                           SHIFT_MCLR_Pin ALARM_LED_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|BUZZER_OUT_Pin|SHIFT_DATA_IN_Pin|SHIFT_DATA_CLK_Pin
 800084e:	193b      	adds	r3, r7, r4
 8000850:	4a3c      	ldr	r2, [pc, #240]	@ (8000944 <MX_GPIO_Init+0x194>)
 8000852:	601a      	str	r2, [r3, #0]
                          |SHIFT_MCLR_Pin|ALARM_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000854:	193b      	adds	r3, r7, r4
 8000856:	2201      	movs	r2, #1
 8000858:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	193b      	adds	r3, r7, r4
 800085c:	2200      	movs	r2, #0
 800085e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000860:	193b      	adds	r3, r7, r4
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000866:	193a      	adds	r2, r7, r4
 8000868:	23a0      	movs	r3, #160	@ 0xa0
 800086a:	05db      	lsls	r3, r3, #23
 800086c:	0011      	movs	r1, r2
 800086e:	0018      	movs	r0, r3
 8000870:	f001 ff72 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : SHIFT_STORE_CLK_Pin */
  GPIO_InitStruct.Pin = SHIFT_STORE_CLK_Pin;
 8000874:	193b      	adds	r3, r7, r4
 8000876:	2280      	movs	r2, #128	@ 0x80
 8000878:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087a:	193b      	adds	r3, r7, r4
 800087c:	2201      	movs	r2, #1
 800087e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000886:	193b      	adds	r3, r7, r4
 8000888:	2200      	movs	r2, #0
 800088a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SHIFT_STORE_CLK_GPIO_Port, &GPIO_InitStruct);
 800088c:	193b      	adds	r3, r7, r4
 800088e:	4a2e      	ldr	r2, [pc, #184]	@ (8000948 <MX_GPIO_Init+0x198>)
 8000890:	0019      	movs	r1, r3
 8000892:	0010      	movs	r0, r2
 8000894:	f001 ff60 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : MINUTE_SET_BUTTON_Pin */
  GPIO_InitStruct.Pin = MINUTE_SET_BUTTON_Pin;
 8000898:	193b      	adds	r3, r7, r4
 800089a:	2280      	movs	r2, #128	@ 0x80
 800089c:	0212      	lsls	r2, r2, #8
 800089e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008a0:	193b      	adds	r3, r7, r4
 80008a2:	2284      	movs	r2, #132	@ 0x84
 80008a4:	0392      	lsls	r2, r2, #14
 80008a6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008a8:	193b      	adds	r3, r7, r4
 80008aa:	2201      	movs	r2, #1
 80008ac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MINUTE_SET_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80008ae:	193a      	adds	r2, r7, r4
 80008b0:	23a0      	movs	r3, #160	@ 0xa0
 80008b2:	05db      	lsls	r3, r3, #23
 80008b4:	0011      	movs	r1, r2
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 ff4e 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pins : HOUR_SET_BUTTON_Pin ALARM_SET_BUTTON_Pin ALARM_EN_BUTTON_Pin DISPLAY_BUTTON_Pin */
  GPIO_InitStruct.Pin = HOUR_SET_BUTTON_Pin|ALARM_SET_BUTTON_Pin|ALARM_EN_BUTTON_Pin|DISPLAY_BUTTON_Pin;
 80008bc:	0021      	movs	r1, r4
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	220f      	movs	r2, #15
 80008c2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c4:	187b      	adds	r3, r7, r1
 80008c6:	2284      	movs	r2, #132	@ 0x84
 80008c8:	0392      	lsls	r2, r2, #14
 80008ca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2201      	movs	r2, #1
 80008d0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008d2:	000c      	movs	r4, r1
 80008d4:	187b      	adds	r3, r7, r1
 80008d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000950 <MX_GPIO_Init+0x1a0>)
 80008d8:	0019      	movs	r1, r3
 80008da:	0010      	movs	r0, r2
 80008dc:	f001 ff3c 	bl	8002758 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTOUCH_EN_Pin */
  GPIO_InitStruct.Pin = CTOUCH_EN_Pin;
 80008e0:	0021      	movs	r1, r4
 80008e2:	187b      	adds	r3, r7, r1
 80008e4:	2280      	movs	r2, #128	@ 0x80
 80008e6:	0092      	lsls	r2, r2, #2
 80008e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ea:	187b      	adds	r3, r7, r1
 80008ec:	2201      	movs	r2, #1
 80008ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2200      	movs	r2, #0
 80008fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(CTOUCH_EN_GPIO_Port, &GPIO_InitStruct);
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	4a13      	ldr	r2, [pc, #76]	@ (800094c <MX_GPIO_Init+0x19c>)
 8000900:	0019      	movs	r1, r3
 8000902:	0010      	movs	r0, r2
 8000904:	f001 ff28 	bl	8002758 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000908:	2200      	movs	r2, #0
 800090a:	2100      	movs	r1, #0
 800090c:	2005      	movs	r0, #5
 800090e:	f001 fef1 	bl	80026f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000912:	2005      	movs	r0, #5
 8000914:	f001 ff03 	bl	800271e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8000918:	2200      	movs	r2, #0
 800091a:	2100      	movs	r1, #0
 800091c:	2006      	movs	r0, #6
 800091e:	f001 fee9 	bl	80026f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8000922:	2006      	movs	r0, #6
 8000924:	f001 fefb 	bl	800271e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000928:	2200      	movs	r2, #0
 800092a:	2100      	movs	r1, #0
 800092c:	2007      	movs	r0, #7
 800092e:	f001 fee1 	bl	80026f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000932:	2007      	movs	r0, #7
 8000934:	f001 fef3 	bl	800271e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000938:	46c0      	nop			@ (mov r8, r8)
 800093a:	46bd      	mov	sp, r7
 800093c:	b00b      	add	sp, #44	@ 0x2c
 800093e:	bd90      	pop	{r4, r7, pc}
 8000940:	40021000 	.word	0x40021000
 8000944:	00001f01 	.word	0x00001f01
 8000948:	50000800 	.word	0x50000800
 800094c:	50000400 	.word	0x50000400
 8000950:	50000c00 	.word	0x50000c00

08000954 <updateAndDisplayTime>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef updateAndDisplayTime(void) {
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 800095a:	1dfb      	adds	r3, r7, #7
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]

	getRTCTime(&hrtc, &currTime, &currDate);
 8000960:	4a07      	ldr	r2, [pc, #28]	@ (8000980 <updateAndDisplayTime+0x2c>)
 8000962:	4908      	ldr	r1, [pc, #32]	@ (8000984 <updateAndDisplayTime+0x30>)
 8000964:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <updateAndDisplayTime+0x34>)
 8000966:	0018      	movs	r0, r3
 8000968:	f7ff fc62 	bl	8000230 <getRTCTime>
	sevSeg_updateDigits(&currTime);
 800096c:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <updateAndDisplayTime+0x30>)
 800096e:	0018      	movs	r0, r3
 8000970:	f000 fd80 	bl	8001474 <sevSeg_updateDigits>

	return halRet;
 8000974:	1dfb      	adds	r3, r7, #7
 8000976:	781b      	ldrb	r3, [r3, #0]

}
 8000978:	0018      	movs	r0, r3
 800097a:	46bd      	mov	sp, r7
 800097c:	b002      	add	sp, #8
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20000260 	.word	0x20000260
 8000984:	2000024c 	.word	0x2000024c
 8000988:	20000188 	.word	0x20000188

0800098c <updateAndDisplayAlarm>:

HAL_StatusTypeDef updateAndDisplayAlarm(void) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0

	HAL_StatusTypeDef halRet = HAL_OK;
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	2200      	movs	r2, #0
 8000996:	701a      	strb	r2, [r3, #0]

	sevSeg_updateDigits(&userAlarmTime);
 8000998:	4b04      	ldr	r3, [pc, #16]	@ (80009ac <updateAndDisplayAlarm+0x20>)
 800099a:	0018      	movs	r0, r3
 800099c:	f000 fd6a 	bl	8001474 <sevSeg_updateDigits>

	return halRet;
 80009a0:	1dfb      	adds	r3, r7, #7
 80009a2:	781b      	ldrb	r3, [r3, #0]

}
 80009a4:	0018      	movs	r0, r3
 80009a6:	46bd      	mov	sp, r7
 80009a8:	b002      	add	sp, #8
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000264 	.word	0x20000264

080009b0 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08c      	sub	sp, #48	@ 0x30
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]

	  printf("Enter current time minute increment interrupt\n\r");
 80009b8:	4b28      	ldr	r3, [pc, #160]	@ (8000a5c <HAL_RTC_AlarmAEventCallback+0xac>)
 80009ba:	0018      	movs	r0, r3
 80009bc:	f004 fd1a 	bl	80053f4 <iprintf>

	  RTC_AlarmTypeDef sAlarm;
	  getRTCTime(hrtc, &currTime, &currDate);
 80009c0:	4a27      	ldr	r2, [pc, #156]	@ (8000a60 <HAL_RTC_AlarmAEventCallback+0xb0>)
 80009c2:	4928      	ldr	r1, [pc, #160]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	0018      	movs	r0, r3
 80009c8:	f7ff fc32 	bl	8000230 <getRTCTime>

	  if(sAlarm.AlarmTime.Minutes>58) {
 80009cc:	2208      	movs	r2, #8
 80009ce:	18bb      	adds	r3, r7, r2
 80009d0:	785b      	ldrb	r3, [r3, #1]
 80009d2:	2b3a      	cmp	r3, #58	@ 0x3a
 80009d4:	d907      	bls.n	80009e6 <HAL_RTC_AlarmAEventCallback+0x36>
		sAlarm.AlarmTime.Minutes=0;
 80009d6:	18bb      	adds	r3, r7, r2
 80009d8:	2200      	movs	r2, #0
 80009da:	705a      	strb	r2, [r3, #1]
		printf("Reset alarm time\n\r");
 80009dc:	4b22      	ldr	r3, [pc, #136]	@ (8000a68 <HAL_RTC_AlarmAEventCallback+0xb8>)
 80009de:	0018      	movs	r0, r3
 80009e0:	f004 fd08 	bl	80053f4 <iprintf>
 80009e4:	e006      	b.n	80009f4 <HAL_RTC_AlarmAEventCallback+0x44>
	  } else {
		sAlarm.AlarmTime.Minutes=sAlarm.AlarmTime.Minutes+1;
 80009e6:	2108      	movs	r1, #8
 80009e8:	187b      	adds	r3, r7, r1
 80009ea:	785b      	ldrb	r3, [r3, #1]
 80009ec:	3301      	adds	r3, #1
 80009ee:	b2da      	uxtb	r2, r3
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	705a      	strb	r2, [r3, #1]
	  }
		while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80009f4:	46c0      	nop			@ (mov r8, r8)
 80009f6:	2308      	movs	r3, #8
 80009f8:	18f9      	adds	r1, r7, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2200      	movs	r2, #0
 80009fe:	0018      	movs	r0, r3
 8000a00:	f003 fac8 	bl	8003f94 <HAL_RTC_SetAlarm_IT>
 8000a04:	1e03      	subs	r3, r0, #0
 8000a06:	d1f6      	bne.n	80009f6 <HAL_RTC_AlarmAEventCallback+0x46>

	  updateAndDisplayTime();
 8000a08:	f7ff ffa4 	bl	8000954 <updateAndDisplayTime>

	  printf("Current time: %u : %u : %u\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000a0c:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000a0e:	781b      	ldrb	r3, [r3, #0]
 8000a10:	0019      	movs	r1, r3
 8000a12:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000a14:	785b      	ldrb	r3, [r3, #1]
 8000a16:	001a      	movs	r2, r3
 8000a18:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000a1a:	789b      	ldrb	r3, [r3, #2]
 8000a1c:	4813      	ldr	r0, [pc, #76]	@ (8000a6c <HAL_RTC_AlarmAEventCallback+0xbc>)
 8000a1e:	f004 fce9 	bl	80053f4 <iprintf>

	  // If alarm is enabled and current time matches user alarm time, set off the alarm.
	  if(userAlarmToggle && userAlarmTime.Hours == currTime.Hours
 8000a22:	4b13      	ldr	r3, [pc, #76]	@ (8000a70 <HAL_RTC_AlarmAEventCallback+0xc0>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d013      	beq.n	8000a52 <HAL_RTC_AlarmAEventCallback+0xa2>
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <HAL_RTC_AlarmAEventCallback+0xc4>)
 8000a2c:	781a      	ldrb	r2, [r3, #0]
 8000a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	d10d      	bne.n	8000a52 <HAL_RTC_AlarmAEventCallback+0xa2>
			  && userAlarmTime.Minutes == currTime.Minutes && userAlarmTime.TimeFormat == currTime.TimeFormat) {
 8000a36:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <HAL_RTC_AlarmAEventCallback+0xc4>)
 8000a38:	785a      	ldrb	r2, [r3, #1]
 8000a3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000a3c:	785b      	ldrb	r3, [r3, #1]
 8000a3e:	429a      	cmp	r2, r3
 8000a40:	d107      	bne.n	8000a52 <HAL_RTC_AlarmAEventCallback+0xa2>
 8000a42:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <HAL_RTC_AlarmAEventCallback+0xc4>)
 8000a44:	78da      	ldrb	r2, [r3, #3]
 8000a46:	4b07      	ldr	r3, [pc, #28]	@ (8000a64 <HAL_RTC_AlarmAEventCallback+0xb4>)
 8000a48:	78db      	ldrb	r3, [r3, #3]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d101      	bne.n	8000a52 <HAL_RTC_AlarmAEventCallback+0xa2>
		  userAlarmBeep();
 8000a4e:	f000 f813 	bl	8000a78 <userAlarmBeep>
	  }

}
 8000a52:	46c0      	nop			@ (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b00c      	add	sp, #48	@ 0x30
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			@ (mov r8, r8)
 8000a5c:	0800618c 	.word	0x0800618c
 8000a60:	20000260 	.word	0x20000260
 8000a64:	2000024c 	.word	0x2000024c
 8000a68:	080061bc 	.word	0x080061bc
 8000a6c:	080061d0 	.word	0x080061d0
 8000a70:	200000cd 	.word	0x200000cd
 8000a74:	20000264 	.word	0x20000264

08000a78 <userAlarmBeep>:

void userAlarmBeep() {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b082      	sub	sp, #8
 8000a7c:	af00      	add	r7, sp, #0

	HAL_TIM_Base_Stop(timerDelay);
 8000a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b30 <userAlarmBeep+0xb8>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	0018      	movs	r0, r3
 8000a84:	f003 fdea 	bl	800465c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 500 ms)
 8000a88:	4b29      	ldr	r3, [pc, #164]	@ (8000b30 <userAlarmBeep+0xb8>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	f003 fd99 	bl	80045c4 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000a92:	4b27      	ldr	r3, [pc, #156]	@ (8000b30 <userAlarmBeep+0xb8>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a9a:	607b      	str	r3, [r7, #4]
	bool displayBlink = false;
 8000a9c:	1cfb      	adds	r3, r7, #3
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]

	uint8_t i = 0;
 8000aa2:	1cbb      	adds	r3, r7, #2
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	701a      	strb	r2, [r3, #0]

	do {						// Beep buzzer and blink display until snooze button is pressed

		updateAndDisplayTime();				// Update to current time and display
 8000aa8:	f7ff ff54 	bl	8000954 <updateAndDisplayTime>

		if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65535 / 2)) {		// Use hardware timer to blink/beep display
 8000aac:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <userAlarmBeep+0xb8>)
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	1ad3      	subs	r3, r2, r3
 8000ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8000b34 <userAlarmBeep+0xbc>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d926      	bls.n	8000b0c <userAlarmBeep+0x94>

			sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);	// Toggle 0% to 50% duty cycle
 8000abe:	4b1e      	ldr	r3, [pc, #120]	@ (8000b38 <userAlarmBeep+0xc0>)
 8000ac0:	6818      	ldr	r0, [r3, #0]
 8000ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <userAlarmBeep+0xc4>)
 8000ac4:	6819      	ldr	r1, [r3, #0]
 8000ac6:	1cfb      	adds	r3, r7, #3
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	4a1d      	ldr	r2, [pc, #116]	@ (8000b40 <userAlarmBeep+0xc8>)
 8000acc:	5cd3      	ldrb	r3, [r2, r3]
 8000ace:	001a      	movs	r2, r3
 8000ad0:	f000 fd82 	bl	80015d8 <sevSeg_setIntensity>

			HAL_GPIO_TogglePin(buzzerPort, buzzerPin);					// Toggle Buzzer
 8000ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b44 <userAlarmBeep+0xcc>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2280      	movs	r2, #128	@ 0x80
 8000ada:	0052      	lsls	r2, r2, #1
 8000adc:	0011      	movs	r1, r2
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f001 ffd8 	bl	8002a94 <HAL_GPIO_TogglePin>

			timerVal = __HAL_TIM_GET_COUNTER(timerDelay);				// Update timer value
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <userAlarmBeep+0xb8>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000aec:	607b      	str	r3, [r7, #4]

			displayBlink = !displayBlink;							// Toggle display blink counter
 8000aee:	1cfb      	adds	r3, r7, #3
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	1e5a      	subs	r2, r3, #1
 8000af4:	4193      	sbcs	r3, r2
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	2201      	movs	r2, #1
 8000afa:	4053      	eors	r3, r2
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	001a      	movs	r2, r3
 8000b00:	1cfb      	adds	r3, r7, #3
 8000b02:	701a      	strb	r2, [r3, #0]
 8000b04:	781a      	ldrb	r2, [r3, #0]
 8000b06:	2101      	movs	r1, #1
 8000b08:	400a      	ands	r2, r1
 8000b0a:	701a      	strb	r2, [r3, #0]

			//printf("Display Blink = %u\n\r", displayBlink);

		}

		i++;		// Get rid of. This is just for testing.
 8000b0c:	1cbb      	adds	r3, r7, #2
 8000b0e:	781a      	ldrb	r2, [r3, #0]
 8000b10:	1cbb      	adds	r3, r7, #2
 8000b12:	3201      	adds	r2, #1
 8000b14:	701a      	strb	r2, [r3, #0]

//	} while(capTouchTrigger(snoozeButtonPin));
	} while(i < 5);
 8000b16:	1cbb      	adds	r3, r7, #2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b04      	cmp	r3, #4
 8000b1c:	d9c4      	bls.n	8000aa8 <userAlarmBeep+0x30>

	HAL_TIM_Base_Stop(timerDelay);
 8000b1e:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <userAlarmBeep+0xb8>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	0018      	movs	r0, r3
 8000b24:	f003 fd9a 	bl	800465c <HAL_TIM_Base_Stop>

}
 8000b28:	46c0      	nop			@ (mov r8, r8)
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	b002      	add	sp, #8
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000024 	.word	0x20000024
 8000b34:	00007ffe 	.word	0x00007ffe
 8000b38:	20000028 	.word	0x20000028
 8000b3c:	2000002c 	.word	0x2000002c
 8000b40:	080064a4 	.word	0x080064a4
 8000b44:	20000008 	.word	0x20000008

08000b48 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000b48:	b5b0      	push	{r4, r5, r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	0002      	movs	r2, r0
 8000b50:	1dbb      	adds	r3, r7, #6
 8000b52:	801a      	strh	r2, [r3, #0]

	HAL_StatusTypeDef halRet;					// Flag for printing interrupt status

	if(GPIO_Pin == displayButtonPin) {
 8000b54:	2208      	movs	r2, #8
 8000b56:	1dbb      	adds	r3, r7, #6
 8000b58:	881b      	ldrh	r3, [r3, #0]
 8000b5a:	4293      	cmp	r3, r2
 8000b5c:	d113      	bne.n	8000b86 <HAL_GPIO_EXTI_Falling_Callback+0x3e>
		halRet = displayButtonISR();
 8000b5e:	250f      	movs	r5, #15
 8000b60:	197c      	adds	r4, r7, r5
 8000b62:	f000 f88f 	bl	8000c84 <displayButtonISR>
 8000b66:	0003      	movs	r3, r0
 8000b68:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000b6a:	197b      	adds	r3, r7, r5
 8000b6c:	781b      	ldrb	r3, [r3, #0]
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d004      	beq.n	8000b7c <HAL_GPIO_EXTI_Falling_Callback+0x34>
			printf("Error toggling display.\n\r");
 8000b72:	4b3a      	ldr	r3, [pc, #232]	@ (8000c5c <HAL_GPIO_EXTI_Falling_Callback+0x114>)
 8000b74:	0018      	movs	r0, r3
 8000b76:	f004 fc3d 	bl	80053f4 <iprintf>
	}
	else {			//Code should never reach here, but do nothing if it does.
		__NOP();
	}

}
 8000b7a:	e06a      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Display intensity toggled.\n\r");
 8000b7c:	4b38      	ldr	r3, [pc, #224]	@ (8000c60 <HAL_GPIO_EXTI_Falling_Callback+0x118>)
 8000b7e:	0018      	movs	r0, r3
 8000b80:	f004 fc38 	bl	80053f4 <iprintf>
}
 8000b84:	e065      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmEnableButtonPin) {
 8000b86:	2204      	movs	r2, #4
 8000b88:	1dbb      	adds	r3, r7, #6
 8000b8a:	881b      	ldrh	r3, [r3, #0]
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d113      	bne.n	8000bb8 <HAL_GPIO_EXTI_Falling_Callback+0x70>
		halRet = alarmEnableISR();
 8000b90:	250f      	movs	r5, #15
 8000b92:	197c      	adds	r4, r7, r5
 8000b94:	f000 f8ac 	bl	8000cf0 <alarmEnableISR>
 8000b98:	0003      	movs	r3, r0
 8000b9a:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000b9c:	197b      	adds	r3, r7, r5
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d004      	beq.n	8000bae <HAL_GPIO_EXTI_Falling_Callback+0x66>
			printf("Error toggling user alarm.\n\r");
 8000ba4:	4b2f      	ldr	r3, [pc, #188]	@ (8000c64 <HAL_GPIO_EXTI_Falling_Callback+0x11c>)
 8000ba6:	0018      	movs	r0, r3
 8000ba8:	f004 fc24 	bl	80053f4 <iprintf>
}
 8000bac:	e051      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm toggled.\n\r");
 8000bae:	4b2e      	ldr	r3, [pc, #184]	@ (8000c68 <HAL_GPIO_EXTI_Falling_Callback+0x120>)
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	f004 fc1f 	bl	80053f4 <iprintf>
}
 8000bb6:	e04c      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == alarmSetButtonPin) {
 8000bb8:	2202      	movs	r2, #2
 8000bba:	1dbb      	adds	r3, r7, #6
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d113      	bne.n	8000bea <HAL_GPIO_EXTI_Falling_Callback+0xa2>
		halRet = alarmSetISR();
 8000bc2:	250f      	movs	r5, #15
 8000bc4:	197c      	adds	r4, r7, r5
 8000bc6:	f000 f8e3 	bl	8000d90 <alarmSetISR>
 8000bca:	0003      	movs	r3, r0
 8000bcc:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000bce:	197b      	adds	r3, r7, r5
 8000bd0:	781b      	ldrb	r3, [r3, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d004      	beq.n	8000be0 <HAL_GPIO_EXTI_Falling_Callback+0x98>
			printf("Error setting user alarm.\n\r");
 8000bd6:	4b25      	ldr	r3, [pc, #148]	@ (8000c6c <HAL_GPIO_EXTI_Falling_Callback+0x124>)
 8000bd8:	0018      	movs	r0, r3
 8000bda:	f004 fc0b 	bl	80053f4 <iprintf>
}
 8000bde:	e038      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("User alarm set.\n\r");
 8000be0:	4b23      	ldr	r3, [pc, #140]	@ (8000c70 <HAL_GPIO_EXTI_Falling_Callback+0x128>)
 8000be2:	0018      	movs	r0, r3
 8000be4:	f004 fc06 	bl	80053f4 <iprintf>
}
 8000be8:	e033      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == hourSetButtonPin) {
 8000bea:	2201      	movs	r2, #1
 8000bec:	1dbb      	adds	r3, r7, #6
 8000bee:	881b      	ldrh	r3, [r3, #0]
 8000bf0:	4293      	cmp	r3, r2
 8000bf2:	d113      	bne.n	8000c1c <HAL_GPIO_EXTI_Falling_Callback+0xd4>
		halRet = hourSetISR();
 8000bf4:	250f      	movs	r5, #15
 8000bf6:	197c      	adds	r4, r7, r5
 8000bf8:	f000 f9d0 	bl	8000f9c <hourSetISR>
 8000bfc:	0003      	movs	r3, r0
 8000bfe:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000c00:	197b      	adds	r3, r7, r5
 8000c02:	781b      	ldrb	r3, [r3, #0]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d004      	beq.n	8000c12 <HAL_GPIO_EXTI_Falling_Callback+0xca>
			printf("Error incrementing hour.\n\r");
 8000c08:	4b1a      	ldr	r3, [pc, #104]	@ (8000c74 <HAL_GPIO_EXTI_Falling_Callback+0x12c>)
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f004 fbf2 	bl	80053f4 <iprintf>
}
 8000c10:	e01f      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Hour increment ISR success.\n\r");
 8000c12:	4b19      	ldr	r3, [pc, #100]	@ (8000c78 <HAL_GPIO_EXTI_Falling_Callback+0x130>)
 8000c14:	0018      	movs	r0, r3
 8000c16:	f004 fbed 	bl	80053f4 <iprintf>
}
 8000c1a:	e01a      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
	else if(GPIO_Pin == minuteSetButtonPin) {
 8000c1c:	2380      	movs	r3, #128	@ 0x80
 8000c1e:	021b      	lsls	r3, r3, #8
 8000c20:	1dba      	adds	r2, r7, #6
 8000c22:	8812      	ldrh	r2, [r2, #0]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d113      	bne.n	8000c50 <HAL_GPIO_EXTI_Falling_Callback+0x108>
		halRet = minuteSetISR();
 8000c28:	250f      	movs	r5, #15
 8000c2a:	197c      	adds	r4, r7, r5
 8000c2c:	f000 fa46 	bl	80010bc <minuteSetISR>
 8000c30:	0003      	movs	r3, r0
 8000c32:	7023      	strb	r3, [r4, #0]
		if (halRet != HAL_OK) {
 8000c34:	197b      	adds	r3, r7, r5
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d004      	beq.n	8000c46 <HAL_GPIO_EXTI_Falling_Callback+0xfe>
			printf("Error incrementing minute.\n\r");
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c7c <HAL_GPIO_EXTI_Falling_Callback+0x134>)
 8000c3e:	0018      	movs	r0, r3
 8000c40:	f004 fbd8 	bl	80053f4 <iprintf>
}
 8000c44:	e005      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
			printf("Minute increment ISR success.\n\r");
 8000c46:	4b0e      	ldr	r3, [pc, #56]	@ (8000c80 <HAL_GPIO_EXTI_Falling_Callback+0x138>)
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f004 fbd3 	bl	80053f4 <iprintf>
}
 8000c4e:	e000      	b.n	8000c52 <HAL_GPIO_EXTI_Falling_Callback+0x10a>
		__NOP();
 8000c50:	46c0      	nop			@ (mov r8, r8)
}
 8000c52:	46c0      	nop			@ (mov r8, r8)
 8000c54:	46bd      	mov	sp, r7
 8000c56:	b004      	add	sp, #16
 8000c58:	bdb0      	pop	{r4, r5, r7, pc}
 8000c5a:	46c0      	nop			@ (mov r8, r8)
 8000c5c:	080061f0 	.word	0x080061f0
 8000c60:	0800620c 	.word	0x0800620c
 8000c64:	0800622c 	.word	0x0800622c
 8000c68:	0800624c 	.word	0x0800624c
 8000c6c:	08006264 	.word	0x08006264
 8000c70:	08006280 	.word	0x08006280
 8000c74:	08006294 	.word	0x08006294
 8000c78:	080062b0 	.word	0x080062b0
 8000c7c:	080062d0 	.word	0x080062d0
 8000c80:	080062f0 	.word	0x080062f0

08000c84 <displayButtonISR>:

HAL_StatusTypeDef displayButtonISR(void) {
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b082      	sub	sp, #8
 8000c88:	af00      	add	r7, sp, #0

	printf("Entered display toggle ISR\n\r");
 8000c8a:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <displayButtonISR+0x58>)
 8000c8c:	0018      	movs	r0, r3
 8000c8e:	f004 fbb1 	bl	80053f4 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000c92:	1dfb      	adds	r3, r7, #7
 8000c94:	2200      	movs	r2, #0
 8000c96:	701a      	strb	r2, [r3, #0]

	updateAndDisplayTime();
 8000c98:	f7ff fe5c 	bl	8000954 <updateAndDisplayTime>

	sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayToggle]);		//Turn display to proper duty cycle
 8000c9c:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <displayButtonISR+0x5c>)
 8000c9e:	6818      	ldr	r0, [r3, #0]
 8000ca0:	4b10      	ldr	r3, [pc, #64]	@ (8000ce4 <displayButtonISR+0x60>)
 8000ca2:	6819      	ldr	r1, [r3, #0]
 8000ca4:	4b10      	ldr	r3, [pc, #64]	@ (8000ce8 <displayButtonISR+0x64>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	001a      	movs	r2, r3
 8000caa:	4b10      	ldr	r3, [pc, #64]	@ (8000cec <displayButtonISR+0x68>)
 8000cac:	5c9b      	ldrb	r3, [r3, r2]
 8000cae:	001a      	movs	r2, r3
 8000cb0:	f000 fc92 	bl	80015d8 <sevSeg_setIntensity>

	if(displayToggle >= 2) {			// Increment display toggle or reset back down to 0;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <displayButtonISR+0x64>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d903      	bls.n	8000cc4 <displayButtonISR+0x40>
		displayToggle = 0;
 8000cbc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce8 <displayButtonISR+0x64>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	701a      	strb	r2, [r3, #0]
 8000cc2:	e005      	b.n	8000cd0 <displayButtonISR+0x4c>
//		HAL_GPIO_WritePin(GPIOB, PMLED, GPIO_PIN_RESET);		// If display is off, turn off AM/PM LED
	} else {
		displayToggle++;
 8000cc4:	4b08      	ldr	r3, [pc, #32]	@ (8000ce8 <displayButtonISR+0x64>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <displayButtonISR+0x64>)
 8000cce:	701a      	strb	r2, [r3, #0]
	}

	return halRet;				// Return HAL status
 8000cd0:	1dfb      	adds	r3, r7, #7
 8000cd2:	781b      	ldrb	r3, [r3, #0]

}
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	b002      	add	sp, #8
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	08006310 	.word	0x08006310
 8000ce0:	20000028 	.word	0x20000028
 8000ce4:	2000002c 	.word	0x2000002c
 8000ce8:	200000cc 	.word	0x200000cc
 8000cec:	080064a4 	.word	0x080064a4

08000cf0 <alarmEnableISR>:

HAL_StatusTypeDef alarmEnableISR(void) {
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0

	printf("Entered alarm toggle ISR\n\r");
 8000cf6:	4b20      	ldr	r3, [pc, #128]	@ (8000d78 <alarmEnableISR+0x88>)
 8000cf8:	0018      	movs	r0, r3
 8000cfa:	f004 fb7b 	bl	80053f4 <iprintf>
	HAL_StatusTypeDef halRet = HAL_OK;
 8000cfe:	1dfb      	adds	r3, r7, #7
 8000d00:	2200      	movs	r2, #0
 8000d02:	701a      	strb	r2, [r3, #0]

	if(!userAlarmToggle) {					// If alarm is disabled, enable it.
 8000d04:	4b1d      	ldr	r3, [pc, #116]	@ (8000d7c <alarmEnableISR+0x8c>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4053      	eors	r3, r2
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d016      	beq.n	8000d40 <alarmEnableISR+0x50>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_SET);			// Turn on alarm LED
 8000d12:	4b1b      	ldr	r3, [pc, #108]	@ (8000d80 <alarmEnableISR+0x90>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	2280      	movs	r2, #128	@ 0x80
 8000d18:	0151      	lsls	r1, r2, #5
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f001 fe9c 	bl	8002a5a <HAL_GPIO_WritePin>
		userAlarmToggle = true;								// Toggle internal flag to true
 8000d22:	4b16      	ldr	r3, [pc, #88]	@ (8000d7c <alarmEnableISR+0x8c>)
 8000d24:	2201      	movs	r2, #1
 8000d26:	701a      	strb	r2, [r3, #0]

		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000d28:	4b16      	ldr	r3, [pc, #88]	@ (8000d84 <alarmEnableISR+0x94>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	0019      	movs	r1, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000d2e:	4b15      	ldr	r3, [pc, #84]	@ (8000d84 <alarmEnableISR+0x94>)
 8000d30:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000d32:	001a      	movs	r2, r3
								userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000d34:	4b13      	ldr	r3, [pc, #76]	@ (8000d84 <alarmEnableISR+0x94>)
 8000d36:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm set to: %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000d38:	4813      	ldr	r0, [pc, #76]	@ (8000d88 <alarmEnableISR+0x98>)
 8000d3a:	f004 fb5b 	bl	80053f4 <iprintf>
 8000d3e:	e014      	b.n	8000d6a <alarmEnableISR+0x7a>

	}
	else if (userAlarmToggle) {				// If alarm is enabled, disable it.
 8000d40:	4b0e      	ldr	r3, [pc, #56]	@ (8000d7c <alarmEnableISR+0x8c>)
 8000d42:	781b      	ldrb	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d00f      	beq.n	8000d68 <alarmEnableISR+0x78>

		HAL_GPIO_WritePin(alarmLEDPort, alarmLEDPin, GPIO_PIN_RESET);			// Turn off alarm LED
 8000d48:	4b0d      	ldr	r3, [pc, #52]	@ (8000d80 <alarmEnableISR+0x90>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	2280      	movs	r2, #128	@ 0x80
 8000d4e:	0151      	lsls	r1, r2, #5
 8000d50:	2200      	movs	r2, #0
 8000d52:	0018      	movs	r0, r3
 8000d54:	f001 fe81 	bl	8002a5a <HAL_GPIO_WritePin>
		userAlarmToggle = false;							// Toggle internal flag to false
 8000d58:	4b08      	ldr	r3, [pc, #32]	@ (8000d7c <alarmEnableISR+0x8c>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	701a      	strb	r2, [r3, #0]

		printf("User alarm disabled.\n\r");
 8000d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d8c <alarmEnableISR+0x9c>)
 8000d60:	0018      	movs	r0, r3
 8000d62:	f004 fb47 	bl	80053f4 <iprintf>
 8000d66:	e000      	b.n	8000d6a <alarmEnableISR+0x7a>
	}
	else {
		__NOP();							//Code should never reach here.
 8000d68:	46c0      	nop			@ (mov r8, r8)
	}

	return halRet;
 8000d6a:	1dfb      	adds	r3, r7, #7
 8000d6c:	781b      	ldrb	r3, [r3, #0]

}
 8000d6e:	0018      	movs	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	b002      	add	sp, #8
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			@ (mov r8, r8)
 8000d78:	08006330 	.word	0x08006330
 8000d7c:	200000cd 	.word	0x200000cd
 8000d80:	20000004 	.word	0x20000004
 8000d84:	20000264 	.word	0x20000264
 8000d88:	0800634c 	.word	0x0800634c
 8000d8c:	0800636c 	.word	0x0800636c

08000d90 <alarmSetISR>:

HAL_StatusTypeDef alarmSetISR(void) {
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0

	printf("Enter user alarm set ISR.\n\r");
 8000d96:	4b75      	ldr	r3, [pc, #468]	@ (8000f6c <alarmSetISR+0x1dc>)
 8000d98:	0018      	movs	r0, r3
 8000d9a:	f004 fb2b 	bl	80053f4 <iprintf>

	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000d9e:	4b74      	ldr	r3, [pc, #464]	@ (8000f70 <alarmSetISR+0x1e0>)
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	0019      	movs	r1, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000da4:	4b72      	ldr	r3, [pc, #456]	@ (8000f70 <alarmSetISR+0x1e0>)
 8000da6:	785b      	ldrb	r3, [r3, #1]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000da8:	001a      	movs	r2, r3
			userAlarmTime.Minutes, userAlarmTime.Seconds);
 8000daa:	4b71      	ldr	r3, [pc, #452]	@ (8000f70 <alarmSetISR+0x1e0>)
 8000dac:	789b      	ldrb	r3, [r3, #2]
	printf("User alarm currently set to %u:%u:%u.\n\r", userAlarmTime.Hours,
 8000dae:	4871      	ldr	r0, [pc, #452]	@ (8000f74 <alarmSetISR+0x1e4>)
 8000db0:	f004 fb20 	bl	80053f4 <iprintf>

	HAL_StatusTypeDef halRet = HAL_OK;
 8000db4:	1cbb      	adds	r3, r7, #2
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
	/*
	 * Wait for switch debounce
	 */

	// First wait for button to deactivate again
	while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_SET);
 8000dba:	46c0      	nop			@ (mov r8, r8)
 8000dbc:	4b6e      	ldr	r3, [pc, #440]	@ (8000f78 <alarmSetISR+0x1e8>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	2202      	movs	r2, #2
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f001 fe2b 	bl	8002a20 <HAL_GPIO_ReadPin>
 8000dca:	0003      	movs	r3, r0
 8000dcc:	2b01      	cmp	r3, #1
 8000dce:	d1f5      	bne.n	8000dbc <alarmSetISR+0x2c>

	// Go through debounce
	HAL_TIM_Base_Stop(timerDelay);
 8000dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f003 fc41 	bl	800465c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000dda:	4b68      	ldr	r3, [pc, #416]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	0018      	movs	r0, r3
 8000de0:	f003 fbf0 	bl	80045c4 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000de4:	4b65      	ldr	r3, [pc, #404]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dec:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 8));
 8000dee:	4b63      	ldr	r3, [pc, #396]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	1ad2      	subs	r2, r2, r3
 8000dfa:	2380      	movs	r3, #128	@ 0x80
 8000dfc:	019b      	lsls	r3, r3, #6
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d9f5      	bls.n	8000dee <alarmSetISR+0x5e>


	/*
	 *  Poll for 1 second to see if the alarm set button is pressed again
	 */
	HAL_TIM_Base_Stop(timerDelay);
 8000e02:	4b5e      	ldr	r3, [pc, #376]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	0018      	movs	r0, r3
 8000e08:	f003 fc28 	bl	800465c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000e0c:	4b5b      	ldr	r3, [pc, #364]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	0018      	movs	r0, r3
 8000e12:	f003 fbd7 	bl	80045c4 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000e16:	4b59      	ldr	r3, [pc, #356]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e1e:	607b      	str	r3, [r7, #4]

	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8000e20:	e00c      	b.n	8000e3c <alarmSetISR+0xac>

		if(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) == GPIO_PIN_RESET) {
 8000e22:	4b55      	ldr	r3, [pc, #340]	@ (8000f78 <alarmSetISR+0x1e8>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	2202      	movs	r2, #2
 8000e28:	0011      	movs	r1, r2
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f001 fdf8 	bl	8002a20 <HAL_GPIO_ReadPin>
 8000e30:	1e03      	subs	r3, r0, #0
 8000e32:	d103      	bne.n	8000e3c <alarmSetISR+0xac>
			alarmSetMode = true;
 8000e34:	4b52      	ldr	r3, [pc, #328]	@ (8000f80 <alarmSetISR+0x1f0>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	701a      	strb	r2, [r3, #0]
//			HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_SET);
			break;
 8000e3a:	e009      	b.n	8000e50 <alarmSetISR+0xc0>
	while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536)) {
 8000e3c:	4b4f      	ldr	r3, [pc, #316]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	1ad2      	subs	r2, r2, r3
 8000e48:	2380      	movs	r3, #128	@ 0x80
 8000e4a:	025b      	lsls	r3, r3, #9
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d9e8      	bls.n	8000e22 <alarmSetISR+0x92>
		}

	}

	// Go through debounce once again
	HAL_TIM_Base_Stop(timerDelay);
 8000e50:	4b4a      	ldr	r3, [pc, #296]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	0018      	movs	r0, r3
 8000e56:	f003 fc01 	bl	800465c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000e5a:	4b48      	ldr	r3, [pc, #288]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f003 fbb0 	bl	80045c4 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000e64:	4b45      	ldr	r3, [pc, #276]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e6c:	607b      	str	r3, [r7, #4]

	do {

	}while(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal <= (65536 / 4));
 8000e6e:	4b43      	ldr	r3, [pc, #268]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	1ad2      	subs	r2, r2, r3
 8000e7a:	2380      	movs	r3, #128	@ 0x80
 8000e7c:	01db      	lsls	r3, r3, #7
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d9f5      	bls.n	8000e6e <alarmSetISR+0xde>
	/*
	 * Then, if we are in alarm set mode, go through the
	 * alarm set process until the button is pressed again
	 */

	HAL_TIM_Base_Stop(timerDelay);
 8000e82:	4b3e      	ldr	r3, [pc, #248]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	0018      	movs	r0, r3
 8000e88:	f003 fbe8 	bl	800465c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(timerDelay);						// Begin timer 16 counting (to 1 s)
 8000e8c:	4b3b      	ldr	r3, [pc, #236]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	0018      	movs	r0, r3
 8000e92:	f003 fb97 	bl	80045c4 <HAL_TIM_Base_Start>
	timerVal = __HAL_TIM_GET_COUNTER(timerDelay);	// Get initial timer value to compare to
 8000e96:	4b39      	ldr	r3, [pc, #228]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e9e:	607b      	str	r3, [r7, #4]

	if(alarmSetMode) {
 8000ea0:	4b37      	ldr	r3, [pc, #220]	@ (8000f80 <alarmSetISR+0x1f0>)
 8000ea2:	781b      	ldrb	r3, [r3, #0]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d04c      	beq.n	8000f42 <alarmSetISR+0x1b2>

		bool displayBlink = false;
 8000ea8:	1cfb      	adds	r3, r7, #3
 8000eaa:	2200      	movs	r2, #0
 8000eac:	701a      	strb	r2, [r3, #0]

		do {											// while the alarm set button is not held down, blink display.

			updateAndDisplayAlarm();
 8000eae:	f7ff fd6d 	bl	800098c <updateAndDisplayAlarm>

			if(__HAL_TIM_GET_COUNTER(timerDelay) - timerVal >= (65536 / 2)) {
 8000eb2:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	1ad2      	subs	r2, r2, r3
 8000ebe:	2380      	movs	r3, #128	@ 0x80
 8000ec0:	021b      	lsls	r3, r3, #8
 8000ec2:	429a      	cmp	r2, r3
 8000ec4:	d31e      	bcc.n	8000f04 <alarmSetISR+0x174>

//				HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

				sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[displayBlink]);		// Initialize to whatever duty cycle
 8000ec6:	4b2f      	ldr	r3, [pc, #188]	@ (8000f84 <alarmSetISR+0x1f4>)
 8000ec8:	6818      	ldr	r0, [r3, #0]
 8000eca:	4b2f      	ldr	r3, [pc, #188]	@ (8000f88 <alarmSetISR+0x1f8>)
 8000ecc:	6819      	ldr	r1, [r3, #0]
 8000ece:	1cfb      	adds	r3, r7, #3
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	4a2e      	ldr	r2, [pc, #184]	@ (8000f8c <alarmSetISR+0x1fc>)
 8000ed4:	5cd3      	ldrb	r3, [r2, r3]
 8000ed6:	001a      	movs	r2, r3
 8000ed8:	f000 fb7e 	bl	80015d8 <sevSeg_setIntensity>

				timerVal = __HAL_TIM_GET_COUNTER(timerDelay);
 8000edc:	4b27      	ldr	r3, [pc, #156]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee4:	607b      	str	r3, [r7, #4]
				displayBlink = !displayBlink;
 8000ee6:	1cfb      	adds	r3, r7, #3
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	1e5a      	subs	r2, r3, #1
 8000eec:	4193      	sbcs	r3, r2
 8000eee:	b2db      	uxtb	r3, r3
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4053      	eors	r3, r2
 8000ef4:	b2db      	uxtb	r3, r3
 8000ef6:	001a      	movs	r2, r3
 8000ef8:	1cfb      	adds	r3, r7, #3
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	781a      	ldrb	r2, [r3, #0]
 8000efe:	2101      	movs	r1, #1
 8000f00:	400a      	ands	r2, r1
 8000f02:	701a      	strb	r2, [r3, #0]

			}

		}while(HAL_GPIO_ReadPin(alarmSetButtonPort, alarmSetButtonPin) != GPIO_PIN_RESET);
 8000f04:	4b1c      	ldr	r3, [pc, #112]	@ (8000f78 <alarmSetISR+0x1e8>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2202      	movs	r2, #2
 8000f0a:	0011      	movs	r1, r2
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f001 fd87 	bl	8002a20 <HAL_GPIO_ReadPin>
 8000f12:	1e03      	subs	r3, r0, #0
 8000f14:	d1cb      	bne.n	8000eae <alarmSetISR+0x11e>

		HAL_GPIO_WritePin(debugLEDPort, debugLEDPin, GPIO_PIN_RESET);
 8000f16:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <alarmSetISR+0x200>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f001 fd9b 	bl	8002a5a <HAL_GPIO_WritePin>

		sevSeg_setIntensity(timerPWM, tim_PWM_CHANNEL, sevSeg_intensityDuty[1]);			// Turn display back to 50% intensity
 8000f24:	4b17      	ldr	r3, [pc, #92]	@ (8000f84 <alarmSetISR+0x1f4>)
 8000f26:	6818      	ldr	r0, [r3, #0]
 8000f28:	4b17      	ldr	r3, [pc, #92]	@ (8000f88 <alarmSetISR+0x1f8>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	225a      	movs	r2, #90	@ 0x5a
 8000f2e:	0019      	movs	r1, r3
 8000f30:	f000 fb52 	bl	80015d8 <sevSeg_setIntensity>

		HAL_TIM_Base_Stop(timerDelay);
 8000f34:	4b11      	ldr	r3, [pc, #68]	@ (8000f7c <alarmSetISR+0x1ec>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	0018      	movs	r0, r3
 8000f3a:	f003 fb8f 	bl	800465c <HAL_TIM_Base_Stop>

		updateAndDisplayTime();
 8000f3e:	f7ff fd09 	bl	8000954 <updateAndDisplayTime>

	}

	alarmSetMode = false;		// We have exited alarm set mode
 8000f42:	4b0f      	ldr	r3, [pc, #60]	@ (8000f80 <alarmSetISR+0x1f0>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]

	printf("Current time back to %u:%u:%u.\n\r", currTime.Hours, currTime.Minutes, currTime.Seconds);
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <alarmSetISR+0x204>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	0019      	movs	r1, r3
 8000f4e:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <alarmSetISR+0x204>)
 8000f50:	785b      	ldrb	r3, [r3, #1]
 8000f52:	001a      	movs	r2, r3
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <alarmSetISR+0x204>)
 8000f56:	789b      	ldrb	r3, [r3, #2]
 8000f58:	480f      	ldr	r0, [pc, #60]	@ (8000f98 <alarmSetISR+0x208>)
 8000f5a:	f004 fa4b 	bl	80053f4 <iprintf>

	return halRet;
 8000f5e:	1cbb      	adds	r3, r7, #2
 8000f60:	781b      	ldrb	r3, [r3, #0]

}
 8000f62:	0018      	movs	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b002      	add	sp, #8
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	08006384 	.word	0x08006384
 8000f70:	20000264 	.word	0x20000264
 8000f74:	080063a0 	.word	0x080063a0
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000024 	.word	0x20000024
 8000f80:	20000278 	.word	0x20000278
 8000f84:	20000028 	.word	0x20000028
 8000f88:	2000002c 	.word	0x2000002c
 8000f8c:	080064a4 	.word	0x080064a4
 8000f90:	20000020 	.word	0x20000020
 8000f94:	2000024c 	.word	0x2000024c
 8000f98:	080063c8 	.word	0x080063c8

08000f9c <hourSetISR>:

HAL_StatusTypeDef hourSetISR(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0

//	printf("Entered hour set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_StatusTypeDef halRet = HAL_OK;
 8000fa2:	1dfb      	adds	r3, r7, #7
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 8000fa8:	4b3c      	ldr	r3, [pc, #240]	@ (800109c <hourSetISR+0x100>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d031      	beq.n	8001014 <hourSetISR+0x78>

		HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);
 8000fb0:	4b3b      	ldr	r3, [pc, #236]	@ (80010a0 <hourSetISR+0x104>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	2201      	movs	r2, #1
 8000fb6:	0011      	movs	r1, r2
 8000fb8:	0018      	movs	r0, r3
 8000fba:	f001 fd6b 	bl	8002a94 <HAL_GPIO_TogglePin>

		if(userAlarmTime.Hours >= 12) {
 8000fbe:	4b39      	ldr	r3, [pc, #228]	@ (80010a4 <hourSetISR+0x108>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	2b0b      	cmp	r3, #11
 8000fc4:	d90e      	bls.n	8000fe4 <hourSetISR+0x48>
			userAlarmTime.Hours = 1;
 8000fc6:	4b37      	ldr	r3, [pc, #220]	@ (80010a4 <hourSetISR+0x108>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8000fcc:	4b35      	ldr	r3, [pc, #212]	@ (80010a4 <hourSetISR+0x108>)
 8000fce:	78db      	ldrb	r3, [r3, #3]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d103      	bne.n	8000fdc <hourSetISR+0x40>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8000fd4:	4b33      	ldr	r3, [pc, #204]	@ (80010a4 <hourSetISR+0x108>)
 8000fd6:	2201      	movs	r2, #1
 8000fd8:	70da      	strb	r2, [r3, #3]
 8000fda:	e00f      	b.n	8000ffc <hourSetISR+0x60>
			} else {
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8000fdc:	4b31      	ldr	r3, [pc, #196]	@ (80010a4 <hourSetISR+0x108>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	70da      	strb	r2, [r3, #3]
 8000fe2:	e00b      	b.n	8000ffc <hourSetISR+0x60>
			}
		}
		else if(userAlarmTime.Hours < 12) {
 8000fe4:	4b2f      	ldr	r3, [pc, #188]	@ (80010a4 <hourSetISR+0x108>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b0b      	cmp	r3, #11
 8000fea:	d806      	bhi.n	8000ffa <hourSetISR+0x5e>
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 8000fec:	4b2d      	ldr	r3, [pc, #180]	@ (80010a4 <hourSetISR+0x108>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b2da      	uxtb	r2, r3
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80010a4 <hourSetISR+0x108>)
 8000ff6:	701a      	strb	r2, [r3, #0]
 8000ff8:	e000      	b.n	8000ffc <hourSetISR+0x60>
		}
		else {
			__NOP();
 8000ffa:	46c0      	nop			@ (mov r8, r8)
		}

		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8000ffc:	4b29      	ldr	r3, [pc, #164]	@ (80010a4 <hourSetISR+0x108>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001002:	4b28      	ldr	r3, [pc, #160]	@ (80010a4 <hourSetISR+0x108>)
 8001004:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8001006:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001008:	4b26      	ldr	r3, [pc, #152]	@ (80010a4 <hourSetISR+0x108>)
 800100a:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm hour incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 800100c:	4826      	ldr	r0, [pc, #152]	@ (80010a8 <hourSetISR+0x10c>)
 800100e:	f004 f9f1 	bl	80053f4 <iprintf>
 8001012:	e03d      	b.n	8001090 <hourSetISR+0xf4>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 8001014:	4a25      	ldr	r2, [pc, #148]	@ (80010ac <hourSetISR+0x110>)
 8001016:	4926      	ldr	r1, [pc, #152]	@ (80010b0 <hourSetISR+0x114>)
 8001018:	4b26      	ldr	r3, [pc, #152]	@ (80010b4 <hourSetISR+0x118>)
 800101a:	0018      	movs	r0, r3
 800101c:	f7ff f908 	bl	8000230 <getRTCTime>
		if(currTime.Hours >= 12) {
 8001020:	4b23      	ldr	r3, [pc, #140]	@ (80010b0 <hourSetISR+0x114>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b0b      	cmp	r3, #11
 8001026:	d90e      	bls.n	8001046 <hourSetISR+0xaa>
			currTime.Hours = 1;
 8001028:	4b21      	ldr	r3, [pc, #132]	@ (80010b0 <hourSetISR+0x114>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
			if(currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 800102e:	4b20      	ldr	r3, [pc, #128]	@ (80010b0 <hourSetISR+0x114>)
 8001030:	78db      	ldrb	r3, [r3, #3]
 8001032:	2b00      	cmp	r3, #0
 8001034:	d103      	bne.n	800103e <hourSetISR+0xa2>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001036:	4b1e      	ldr	r3, [pc, #120]	@ (80010b0 <hourSetISR+0x114>)
 8001038:	2201      	movs	r2, #1
 800103a:	70da      	strb	r2, [r3, #3]
 800103c:	e00f      	b.n	800105e <hourSetISR+0xc2>
			} else {
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 800103e:	4b1c      	ldr	r3, [pc, #112]	@ (80010b0 <hourSetISR+0x114>)
 8001040:	2200      	movs	r2, #0
 8001042:	70da      	strb	r2, [r3, #3]
 8001044:	e00b      	b.n	800105e <hourSetISR+0xc2>
			}
		}
		else if(currTime.Hours < 12) {
 8001046:	4b1a      	ldr	r3, [pc, #104]	@ (80010b0 <hourSetISR+0x114>)
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	2b0b      	cmp	r3, #11
 800104c:	d806      	bhi.n	800105c <hourSetISR+0xc0>
			currTime.Hours = currTime.Hours + 1;
 800104e:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <hourSetISR+0x114>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	3301      	adds	r3, #1
 8001054:	b2da      	uxtb	r2, r3
 8001056:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <hourSetISR+0x114>)
 8001058:	701a      	strb	r2, [r3, #0]
 800105a:	e000      	b.n	800105e <hourSetISR+0xc2>
		}
		else {
			__NOP();
 800105c:	46c0      	nop			@ (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 800105e:	4914      	ldr	r1, [pc, #80]	@ (80010b0 <hourSetISR+0x114>)
 8001060:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <hourSetISR+0x118>)
 8001062:	2200      	movs	r2, #0
 8001064:	0018      	movs	r0, r3
 8001066:	f002 fdb1 	bl	8003bcc <HAL_RTC_SetTime>

		updateAndDisplayTime();
 800106a:	f7ff fc73 	bl	8000954 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 800106e:	4a0f      	ldr	r2, [pc, #60]	@ (80010ac <hourSetISR+0x110>)
 8001070:	490f      	ldr	r1, [pc, #60]	@ (80010b0 <hourSetISR+0x114>)
 8001072:	4b10      	ldr	r3, [pc, #64]	@ (80010b4 <hourSetISR+0x118>)
 8001074:	0018      	movs	r0, r3
 8001076:	f7ff f8db 	bl	8000230 <getRTCTime>

		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 800107a:	4b0d      	ldr	r3, [pc, #52]	@ (80010b0 <hourSetISR+0x114>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 8001080:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <hourSetISR+0x114>)
 8001082:	785b      	ldrb	r3, [r3, #1]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 8001084:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 8001086:	4b0a      	ldr	r3, [pc, #40]	@ (80010b0 <hourSetISR+0x114>)
 8001088:	789b      	ldrb	r3, [r3, #2]
		printf("Current time hour incremented to %u:%u:%u.\n\r", currTime.Hours,
 800108a:	480b      	ldr	r0, [pc, #44]	@ (80010b8 <hourSetISR+0x11c>)
 800108c:	f004 f9b2 	bl	80053f4 <iprintf>
	}

	return halRet;
 8001090:	1dfb      	adds	r3, r7, #7
 8001092:	781b      	ldrb	r3, [r3, #0]

}
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b002      	add	sp, #8
 800109a:	bd80      	pop	{r7, pc}
 800109c:	20000278 	.word	0x20000278
 80010a0:	20000020 	.word	0x20000020
 80010a4:	20000264 	.word	0x20000264
 80010a8:	080063ec 	.word	0x080063ec
 80010ac:	20000260 	.word	0x20000260
 80010b0:	2000024c 	.word	0x2000024c
 80010b4:	20000188 	.word	0x20000188
 80010b8:	08006418 	.word	0x08006418

080010bc <minuteSetISR>:

HAL_StatusTypeDef minuteSetISR(void) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0

//	printf("Entered minute set ISR.\n\r");
//	HAL_GPIO_TogglePin(debugLEDPort, debugLEDPin);

	HAL_StatusTypeDef halRet = HAL_OK;
 80010c2:	1dfb      	adds	r3, r7, #7
 80010c4:	2200      	movs	r2, #0
 80010c6:	701a      	strb	r2, [r3, #0]

	if(alarmSetMode) {	// If the clock is in alarm set mode, change user alarm time hour
 80010c8:	4b54      	ldr	r3, [pc, #336]	@ (800121c <minuteSetISR+0x160>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d045      	beq.n	800115c <minuteSetISR+0xa0>

		if(userAlarmTime.Minutes >= 59) {
 80010d0:	4b53      	ldr	r3, [pc, #332]	@ (8001220 <minuteSetISR+0x164>)
 80010d2:	785b      	ldrb	r3, [r3, #1]
 80010d4:	2b3a      	cmp	r3, #58	@ 0x3a
 80010d6:	d929      	bls.n	800112c <minuteSetISR+0x70>
			userAlarmTime.Minutes = 0;
 80010d8:	4b51      	ldr	r3, [pc, #324]	@ (8001220 <minuteSetISR+0x164>)
 80010da:	2200      	movs	r2, #0
 80010dc:	705a      	strb	r2, [r3, #1]
			userAlarmTime.Hours = userAlarmTime.Hours + 1;
 80010de:	4b50      	ldr	r3, [pc, #320]	@ (8001220 <minuteSetISR+0x164>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	3301      	adds	r3, #1
 80010e4:	b2da      	uxtb	r2, r3
 80010e6:	4b4e      	ldr	r3, [pc, #312]	@ (8001220 <minuteSetISR+0x164>)
 80010e8:	701a      	strb	r2, [r3, #0]
			if(userAlarmTime.Hours > 12) {
 80010ea:	4b4d      	ldr	r3, [pc, #308]	@ (8001220 <minuteSetISR+0x164>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	2b0c      	cmp	r3, #12
 80010f0:	d902      	bls.n	80010f8 <minuteSetISR+0x3c>
				userAlarmTime.Hours = 1;
 80010f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001220 <minuteSetISR+0x164>)
 80010f4:	2201      	movs	r2, #1
 80010f6:	701a      	strb	r2, [r3, #0]
			}
			if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 80010f8:	4b49      	ldr	r3, [pc, #292]	@ (8001220 <minuteSetISR+0x164>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b0c      	cmp	r3, #12
 80010fe:	d107      	bne.n	8001110 <minuteSetISR+0x54>
 8001100:	4b47      	ldr	r3, [pc, #284]	@ (8001220 <minuteSetISR+0x164>)
 8001102:	78db      	ldrb	r3, [r3, #3]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d103      	bne.n	8001110 <minuteSetISR+0x54>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_PM;
 8001108:	4b45      	ldr	r3, [pc, #276]	@ (8001220 <minuteSetISR+0x164>)
 800110a:	2201      	movs	r2, #1
 800110c:	70da      	strb	r2, [r3, #3]
 800110e:	e019      	b.n	8001144 <minuteSetISR+0x88>
			} else if(userAlarmTime.Hours == 12 && userAlarmTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 8001110:	4b43      	ldr	r3, [pc, #268]	@ (8001220 <minuteSetISR+0x164>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	2b0c      	cmp	r3, #12
 8001116:	d107      	bne.n	8001128 <minuteSetISR+0x6c>
 8001118:	4b41      	ldr	r3, [pc, #260]	@ (8001220 <minuteSetISR+0x164>)
 800111a:	78db      	ldrb	r3, [r3, #3]
 800111c:	2b01      	cmp	r3, #1
 800111e:	d103      	bne.n	8001128 <minuteSetISR+0x6c>
				userAlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
 8001120:	4b3f      	ldr	r3, [pc, #252]	@ (8001220 <minuteSetISR+0x164>)
 8001122:	2200      	movs	r2, #0
 8001124:	70da      	strb	r2, [r3, #3]
 8001126:	e00d      	b.n	8001144 <minuteSetISR+0x88>
			}
			else {
				__NOP();
 8001128:	46c0      	nop			@ (mov r8, r8)
 800112a:	e00b      	b.n	8001144 <minuteSetISR+0x88>
			}
		}
		else if(userAlarmTime.Minutes < 59) {
 800112c:	4b3c      	ldr	r3, [pc, #240]	@ (8001220 <minuteSetISR+0x164>)
 800112e:	785b      	ldrb	r3, [r3, #1]
 8001130:	2b3a      	cmp	r3, #58	@ 0x3a
 8001132:	d806      	bhi.n	8001142 <minuteSetISR+0x86>
			userAlarmTime.Minutes = userAlarmTime.Minutes + 1;
 8001134:	4b3a      	ldr	r3, [pc, #232]	@ (8001220 <minuteSetISR+0x164>)
 8001136:	785b      	ldrb	r3, [r3, #1]
 8001138:	3301      	adds	r3, #1
 800113a:	b2da      	uxtb	r2, r3
 800113c:	4b38      	ldr	r3, [pc, #224]	@ (8001220 <minuteSetISR+0x164>)
 800113e:	705a      	strb	r2, [r3, #1]
 8001140:	e000      	b.n	8001144 <minuteSetISR+0x88>
		}
		else {
			__NOP();
 8001142:	46c0      	nop			@ (mov r8, r8)
		}

		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8001144:	4b36      	ldr	r3, [pc, #216]	@ (8001220 <minuteSetISR+0x164>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	0019      	movs	r1, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 800114a:	4b35      	ldr	r3, [pc, #212]	@ (8001220 <minuteSetISR+0x164>)
 800114c:	785b      	ldrb	r3, [r3, #1]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 800114e:	001a      	movs	r2, r3
				userAlarmTime.Minutes, userAlarmTime.Seconds);
 8001150:	4b33      	ldr	r3, [pc, #204]	@ (8001220 <minuteSetISR+0x164>)
 8001152:	789b      	ldrb	r3, [r3, #2]
		printf("User alarm minute incremented to %u:%u:%u\n\r", userAlarmTime.Hours,
 8001154:	4833      	ldr	r0, [pc, #204]	@ (8001224 <minuteSetISR+0x168>)
 8001156:	f004 f94d 	bl	80053f4 <iprintf>
 800115a:	e058      	b.n	800120e <minuteSetISR+0x152>

	}
	else {									// Otherwise, change current time hour.

		getRTCTime(&hrtc, &currTime, &currDate);
 800115c:	4a32      	ldr	r2, [pc, #200]	@ (8001228 <minuteSetISR+0x16c>)
 800115e:	4933      	ldr	r1, [pc, #204]	@ (800122c <minuteSetISR+0x170>)
 8001160:	4b33      	ldr	r3, [pc, #204]	@ (8001230 <minuteSetISR+0x174>)
 8001162:	0018      	movs	r0, r3
 8001164:	f7ff f864 	bl	8000230 <getRTCTime>

		if(currTime.Minutes >= 59) {
 8001168:	4b30      	ldr	r3, [pc, #192]	@ (800122c <minuteSetISR+0x170>)
 800116a:	785b      	ldrb	r3, [r3, #1]
 800116c:	2b3a      	cmp	r3, #58	@ 0x3a
 800116e:	d929      	bls.n	80011c4 <minuteSetISR+0x108>
			currTime.Minutes = 0;
 8001170:	4b2e      	ldr	r3, [pc, #184]	@ (800122c <minuteSetISR+0x170>)
 8001172:	2200      	movs	r2, #0
 8001174:	705a      	strb	r2, [r3, #1]
			currTime.Hours = currTime.Hours + 1;
 8001176:	4b2d      	ldr	r3, [pc, #180]	@ (800122c <minuteSetISR+0x170>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	3301      	adds	r3, #1
 800117c:	b2da      	uxtb	r2, r3
 800117e:	4b2b      	ldr	r3, [pc, #172]	@ (800122c <minuteSetISR+0x170>)
 8001180:	701a      	strb	r2, [r3, #0]
			if(currTime.Hours > 12) {
 8001182:	4b2a      	ldr	r3, [pc, #168]	@ (800122c <minuteSetISR+0x170>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b0c      	cmp	r3, #12
 8001188:	d902      	bls.n	8001190 <minuteSetISR+0xd4>
				currTime.Hours = 1;
 800118a:	4b28      	ldr	r3, [pc, #160]	@ (800122c <minuteSetISR+0x170>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
			}
			if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_AM) {
 8001190:	4b26      	ldr	r3, [pc, #152]	@ (800122c <minuteSetISR+0x170>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b0c      	cmp	r3, #12
 8001196:	d107      	bne.n	80011a8 <minuteSetISR+0xec>
 8001198:	4b24      	ldr	r3, [pc, #144]	@ (800122c <minuteSetISR+0x170>)
 800119a:	78db      	ldrb	r3, [r3, #3]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d103      	bne.n	80011a8 <minuteSetISR+0xec>
				currTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80011a0:	4b22      	ldr	r3, [pc, #136]	@ (800122c <minuteSetISR+0x170>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	70da      	strb	r2, [r3, #3]
 80011a6:	e019      	b.n	80011dc <minuteSetISR+0x120>
			} else if(currTime.Hours == 12 && currTime.TimeFormat == RTC_HOURFORMAT12_PM) {
 80011a8:	4b20      	ldr	r3, [pc, #128]	@ (800122c <minuteSetISR+0x170>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	2b0c      	cmp	r3, #12
 80011ae:	d107      	bne.n	80011c0 <minuteSetISR+0x104>
 80011b0:	4b1e      	ldr	r3, [pc, #120]	@ (800122c <minuteSetISR+0x170>)
 80011b2:	78db      	ldrb	r3, [r3, #3]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d103      	bne.n	80011c0 <minuteSetISR+0x104>
				currTime.TimeFormat = RTC_HOURFORMAT12_AM;
 80011b8:	4b1c      	ldr	r3, [pc, #112]	@ (800122c <minuteSetISR+0x170>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	70da      	strb	r2, [r3, #3]
 80011be:	e00d      	b.n	80011dc <minuteSetISR+0x120>
			}
			else {
				__NOP();
 80011c0:	46c0      	nop			@ (mov r8, r8)
 80011c2:	e00b      	b.n	80011dc <minuteSetISR+0x120>
			}
		}
		else if(currTime.Minutes < 59) {
 80011c4:	4b19      	ldr	r3, [pc, #100]	@ (800122c <minuteSetISR+0x170>)
 80011c6:	785b      	ldrb	r3, [r3, #1]
 80011c8:	2b3a      	cmp	r3, #58	@ 0x3a
 80011ca:	d806      	bhi.n	80011da <minuteSetISR+0x11e>
			currTime.Minutes = currTime.Minutes + 1;
 80011cc:	4b17      	ldr	r3, [pc, #92]	@ (800122c <minuteSetISR+0x170>)
 80011ce:	785b      	ldrb	r3, [r3, #1]
 80011d0:	3301      	adds	r3, #1
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	4b15      	ldr	r3, [pc, #84]	@ (800122c <minuteSetISR+0x170>)
 80011d6:	705a      	strb	r2, [r3, #1]
 80011d8:	e000      	b.n	80011dc <minuteSetISR+0x120>
		}
		else {
			__NOP();
 80011da:	46c0      	nop			@ (mov r8, r8)
		}
		HAL_RTC_SetTime(&hrtc, &currTime, RTCTimeFormat);
 80011dc:	4913      	ldr	r1, [pc, #76]	@ (800122c <minuteSetISR+0x170>)
 80011de:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <minuteSetISR+0x174>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	0018      	movs	r0, r3
 80011e4:	f002 fcf2 	bl	8003bcc <HAL_RTC_SetTime>

		updateAndDisplayTime();
 80011e8:	f7ff fbb4 	bl	8000954 <updateAndDisplayTime>

		getRTCTime(&hrtc, &currTime, &currDate);
 80011ec:	4a0e      	ldr	r2, [pc, #56]	@ (8001228 <minuteSetISR+0x16c>)
 80011ee:	490f      	ldr	r1, [pc, #60]	@ (800122c <minuteSetISR+0x170>)
 80011f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <minuteSetISR+0x174>)
 80011f2:	0018      	movs	r0, r3
 80011f4:	f7ff f81c 	bl	8000230 <getRTCTime>

		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <minuteSetISR+0x170>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	0019      	movs	r1, r3
				currTime.Minutes, currTime.Seconds);
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <minuteSetISR+0x170>)
 8001200:	785b      	ldrb	r3, [r3, #1]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 8001202:	001a      	movs	r2, r3
				currTime.Minutes, currTime.Seconds);
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <minuteSetISR+0x170>)
 8001206:	789b      	ldrb	r3, [r3, #2]
		printf("Current time minute incremented to %u:%u:%u.\n\r", currTime.Hours,
 8001208:	480a      	ldr	r0, [pc, #40]	@ (8001234 <minuteSetISR+0x178>)
 800120a:	f004 f8f3 	bl	80053f4 <iprintf>
	}

	return halRet;
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	781b      	ldrb	r3, [r3, #0]
}
 8001212:	0018      	movs	r0, r3
 8001214:	46bd      	mov	sp, r7
 8001216:	b002      	add	sp, #8
 8001218:	bd80      	pop	{r7, pc}
 800121a:	46c0      	nop			@ (mov r8, r8)
 800121c:	20000278 	.word	0x20000278
 8001220:	20000264 	.word	0x20000264
 8001224:	08006448 	.word	0x08006448
 8001228:	20000260 	.word	0x20000260
 800122c:	2000024c 	.word	0x2000024c
 8001230:	20000188 	.word	0x20000188
 8001234:	08006474 	.word	0x08006474

08001238 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800123c:	b672      	cpsid	i
}
 800123e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001240:	46c0      	nop			@ (mov r8, r8)
 8001242:	e7fd      	b.n	8001240 <Error_Handler+0x8>

08001244 <sevSeg_Init>:


void sevSeg_Init(uint16_t shiftDataPin, uint16_t shiftDataClockPin, uint16_t shiftStoreClockPin,
					uint16_t shiftOutputEnablePin, uint16_t shiftMCLRPin,
					GPIO_TypeDef **GPIOPortArray, TIM_HandleTypeDef *htim, TIM_HandleTypeDef *htim_PWM,
					uint32_t tim_PWM_CHANNEL) {
 8001244:	b5b0      	push	{r4, r5, r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	0005      	movs	r5, r0
 800124c:	000c      	movs	r4, r1
 800124e:	0010      	movs	r0, r2
 8001250:	0019      	movs	r1, r3
 8001252:	1dbb      	adds	r3, r7, #6
 8001254:	1c2a      	adds	r2, r5, #0
 8001256:	801a      	strh	r2, [r3, #0]
 8001258:	1d3b      	adds	r3, r7, #4
 800125a:	1c22      	adds	r2, r4, #0
 800125c:	801a      	strh	r2, [r3, #0]
 800125e:	1cbb      	adds	r3, r7, #2
 8001260:	1c02      	adds	r2, r0, #0
 8001262:	801a      	strh	r2, [r3, #0]
 8001264:	003b      	movs	r3, r7
 8001266:	1c0a      	adds	r2, r1, #0
 8001268:	801a      	strh	r2, [r3, #0]

	shiftData = shiftDataPin;
 800126a:	4b7a      	ldr	r3, [pc, #488]	@ (8001454 <sevSeg_Init+0x210>)
 800126c:	1dba      	adds	r2, r7, #6
 800126e:	8812      	ldrh	r2, [r2, #0]
 8001270:	801a      	strh	r2, [r3, #0]
	shiftDataClock = shiftDataClockPin;
 8001272:	4b79      	ldr	r3, [pc, #484]	@ (8001458 <sevSeg_Init+0x214>)
 8001274:	1d3a      	adds	r2, r7, #4
 8001276:	8812      	ldrh	r2, [r2, #0]
 8001278:	801a      	strh	r2, [r3, #0]
	shiftStoreClock = shiftStoreClockPin;
 800127a:	4b78      	ldr	r3, [pc, #480]	@ (800145c <sevSeg_Init+0x218>)
 800127c:	1cba      	adds	r2, r7, #2
 800127e:	8812      	ldrh	r2, [r2, #0]
 8001280:	801a      	strh	r2, [r3, #0]
	shiftOutputEnable = shiftOutputEnablePin;
 8001282:	4b77      	ldr	r3, [pc, #476]	@ (8001460 <sevSeg_Init+0x21c>)
 8001284:	003a      	movs	r2, r7
 8001286:	8812      	ldrh	r2, [r2, #0]
 8001288:	801a      	strh	r2, [r3, #0]
	shiftMCLR = shiftMCLRPin;
 800128a:	4a76      	ldr	r2, [pc, #472]	@ (8001464 <sevSeg_Init+0x220>)
 800128c:	2330      	movs	r3, #48	@ 0x30
 800128e:	18fb      	adds	r3, r7, r3
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	8013      	strh	r3, [r2, #0]

	for(int i = 0; i < 5; i++) {
 8001294:	2300      	movs	r3, #0
 8001296:	61fb      	str	r3, [r7, #28]
 8001298:	e00b      	b.n	80012b2 <sevSeg_Init+0x6e>
		portArray[i] = GPIOPortArray[i];
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80012a0:	18d3      	adds	r3, r2, r3
 80012a2:	6819      	ldr	r1, [r3, #0]
 80012a4:	4b70      	ldr	r3, [pc, #448]	@ (8001468 <sevSeg_Init+0x224>)
 80012a6:	69fa      	ldr	r2, [r7, #28]
 80012a8:	0092      	lsls	r2, r2, #2
 80012aa:	50d1      	str	r1, [r2, r3]
	for(int i = 0; i < 5; i++) {
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	3301      	adds	r3, #1
 80012b0:	61fb      	str	r3, [r7, #28]
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	ddf0      	ble.n	800129a <sevSeg_Init+0x56>
	}

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 80012b8:	4b6b      	ldr	r3, [pc, #428]	@ (8001468 <sevSeg_Init+0x224>)
 80012ba:	6918      	ldr	r0, [r3, #16]
 80012bc:	4b69      	ldr	r3, [pc, #420]	@ (8001464 <sevSeg_Init+0x220>)
 80012be:	8819      	ldrh	r1, [r3, #0]
 80012c0:	4b6a      	ldr	r3, [pc, #424]	@ (800146c <sevSeg_Init+0x228>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	001a      	movs	r2, r3
 80012c6:	f001 fbc8 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 80012ca:	4b67      	ldr	r3, [pc, #412]	@ (8001468 <sevSeg_Init+0x224>)
 80012cc:	6918      	ldr	r0, [r3, #16]
 80012ce:	4b65      	ldr	r3, [pc, #404]	@ (8001464 <sevSeg_Init+0x220>)
 80012d0:	8819      	ldrh	r1, [r3, #0]
 80012d2:	4b66      	ldr	r3, [pc, #408]	@ (800146c <sevSeg_Init+0x228>)
 80012d4:	785b      	ldrb	r3, [r3, #1]
 80012d6:	001a      	movs	r2, r3
 80012d8:	f001 fbbf 	bl	8002a5a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80012dc:	4b62      	ldr	r3, [pc, #392]	@ (8001468 <sevSeg_Init+0x224>)
 80012de:	6898      	ldr	r0, [r3, #8]
 80012e0:	4b5e      	ldr	r3, [pc, #376]	@ (800145c <sevSeg_Init+0x218>)
 80012e2:	8819      	ldrh	r1, [r3, #0]
 80012e4:	4b61      	ldr	r3, [pc, #388]	@ (800146c <sevSeg_Init+0x228>)
 80012e6:	785b      	ldrb	r3, [r3, #1]
 80012e8:	001a      	movs	r2, r3
 80012ea:	f001 fbb6 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80012ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001468 <sevSeg_Init+0x224>)
 80012f0:	6898      	ldr	r0, [r3, #8]
 80012f2:	4b5a      	ldr	r3, [pc, #360]	@ (800145c <sevSeg_Init+0x218>)
 80012f4:	8819      	ldrh	r1, [r3, #0]
 80012f6:	4b5d      	ldr	r3, [pc, #372]	@ (800146c <sevSeg_Init+0x228>)
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	001a      	movs	r2, r3
 80012fc:	f001 fbad 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[3], shiftOutputEnable, GPIOPinSet[0]);
 8001300:	4b59      	ldr	r3, [pc, #356]	@ (8001468 <sevSeg_Init+0x224>)
 8001302:	68d8      	ldr	r0, [r3, #12]
 8001304:	4b56      	ldr	r3, [pc, #344]	@ (8001460 <sevSeg_Init+0x21c>)
 8001306:	8819      	ldrh	r1, [r3, #0]
 8001308:	4b58      	ldr	r3, [pc, #352]	@ (800146c <sevSeg_Init+0x228>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	001a      	movs	r2, r3
 800130e:	f001 fba4 	bl	8002a5a <HAL_GPIO_WritePin>

	// Set duty cycle to 50%

	sevSeg_setIntensity(htim_PWM, tim_PWM_CHANNEL, 50);
 8001312:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001316:	2232      	movs	r2, #50	@ 0x32
 8001318:	0018      	movs	r0, r3
 800131a:	f000 f95d 	bl	80015d8 <sevSeg_setIntensity>

	//Flash an initializing "Hof" symbol
	uint8_t hofSymb[4] = {0b00000000, 0b00110111, 0b00011101, 0b01000111};
 800131e:	2308      	movs	r3, #8
 8001320:	18fb      	adds	r3, r7, r3
 8001322:	4a53      	ldr	r2, [pc, #332]	@ (8001470 <sevSeg_Init+0x22c>)
 8001324:	601a      	str	r2, [r3, #0]

	uint8_t sendByte;					// To be used to shift bits

	for(int i = 0; i <= 3; i++) {
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
 800132a:	e038      	b.n	800139e <sevSeg_Init+0x15a>

		sendByte = hofSymb[i];
 800132c:	231b      	movs	r3, #27
 800132e:	18fb      	adds	r3, r7, r3
 8001330:	2208      	movs	r2, #8
 8001332:	18b9      	adds	r1, r7, r2
 8001334:	697a      	ldr	r2, [r7, #20]
 8001336:	188a      	adds	r2, r1, r2
 8001338:	7812      	ldrb	r2, [r2, #0]
 800133a:	701a      	strb	r2, [r3, #0]

		for(int j = 0; j < 8; j++) {
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
 8001340:	e027      	b.n	8001392 <sevSeg_Init+0x14e>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 8001342:	4b49      	ldr	r3, [pc, #292]	@ (8001468 <sevSeg_Init+0x224>)
 8001344:	6818      	ldr	r0, [r3, #0]
 8001346:	4b43      	ldr	r3, [pc, #268]	@ (8001454 <sevSeg_Init+0x210>)
 8001348:	8819      	ldrh	r1, [r3, #0]
 800134a:	241b      	movs	r4, #27
 800134c:	193b      	adds	r3, r7, r4
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2201      	movs	r2, #1
 8001352:	4013      	ands	r3, r2
 8001354:	4a45      	ldr	r2, [pc, #276]	@ (800146c <sevSeg_Init+0x228>)
 8001356:	5cd3      	ldrb	r3, [r2, r3]
 8001358:	001a      	movs	r2, r3
 800135a:	f001 fb7e 	bl	8002a5a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 800135e:	4b42      	ldr	r3, [pc, #264]	@ (8001468 <sevSeg_Init+0x224>)
 8001360:	6858      	ldr	r0, [r3, #4]
 8001362:	4b3d      	ldr	r3, [pc, #244]	@ (8001458 <sevSeg_Init+0x214>)
 8001364:	8819      	ldrh	r1, [r3, #0]
 8001366:	4b41      	ldr	r3, [pc, #260]	@ (800146c <sevSeg_Init+0x228>)
 8001368:	785b      	ldrb	r3, [r3, #1]
 800136a:	001a      	movs	r2, r3
 800136c:	f001 fb75 	bl	8002a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 8001370:	4b3d      	ldr	r3, [pc, #244]	@ (8001468 <sevSeg_Init+0x224>)
 8001372:	6858      	ldr	r0, [r3, #4]
 8001374:	4b38      	ldr	r3, [pc, #224]	@ (8001458 <sevSeg_Init+0x214>)
 8001376:	8819      	ldrh	r1, [r3, #0]
 8001378:	4b3c      	ldr	r3, [pc, #240]	@ (800146c <sevSeg_Init+0x228>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	001a      	movs	r2, r3
 800137e:	f001 fb6c 	bl	8002a5a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 8001382:	193b      	adds	r3, r7, r4
 8001384:	193a      	adds	r2, r7, r4
 8001386:	7812      	ldrb	r2, [r2, #0]
 8001388:	0852      	lsrs	r2, r2, #1
 800138a:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	3301      	adds	r3, #1
 8001390:	613b      	str	r3, [r7, #16]
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	2b07      	cmp	r3, #7
 8001396:	ddd4      	ble.n	8001342 <sevSeg_Init+0xfe>
	for(int i = 0; i <= 3; i++) {
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	3301      	adds	r3, #1
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	ddc3      	ble.n	800132c <sevSeg_Init+0xe8>

		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 80013a4:	4b30      	ldr	r3, [pc, #192]	@ (8001468 <sevSeg_Init+0x224>)
 80013a6:	6898      	ldr	r0, [r3, #8]
 80013a8:	4b2c      	ldr	r3, [pc, #176]	@ (800145c <sevSeg_Init+0x218>)
 80013aa:	8819      	ldrh	r1, [r3, #0]
 80013ac:	4b2f      	ldr	r3, [pc, #188]	@ (800146c <sevSeg_Init+0x228>)
 80013ae:	785b      	ldrb	r3, [r3, #1]
 80013b0:	001a      	movs	r2, r3
 80013b2:	f001 fb52 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80013b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001468 <sevSeg_Init+0x224>)
 80013b8:	6898      	ldr	r0, [r3, #8]
 80013ba:	4b28      	ldr	r3, [pc, #160]	@ (800145c <sevSeg_Init+0x218>)
 80013bc:	8819      	ldrh	r1, [r3, #0]
 80013be:	4b2b      	ldr	r3, [pc, #172]	@ (800146c <sevSeg_Init+0x228>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	001a      	movs	r2, r3
 80013c4:	f001 fb49 	bl	8002a5a <HAL_GPIO_WritePin>

	// Delay for 500 ms using hardware timer
	HAL_TIM_Base_Stop(htim);
 80013c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013ca:	0018      	movs	r0, r3
 80013cc:	f003 f946 	bl	800465c <HAL_TIM_Base_Stop>
	HAL_TIM_Base_Start(htim);							// Begin timer counting
 80013d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013d2:	0018      	movs	r0, r3
 80013d4:	f003 f8f6 	bl	80045c4 <HAL_TIM_Base_Start>
	uint32_t timerVal = __HAL_TIM_GET_COUNTER(htim);	// Get initial timer value to compare to
 80013d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013de:	60fb      	str	r3, [r7, #12]

	//Hang in dead loop until 500 ms
	while(__HAL_TIM_GET_COUNTER(htim) - timerVal <= (65535 / 2)){ timerVal = __HAL_TIM_GET_COUNTER(htim); }
 80013e0:	e003      	b.n	80013ea <sevSeg_Init+0x1a6>
 80013e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013e8:	60fb      	str	r3, [r7, #12]
 80013ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	1ad2      	subs	r2, r2, r3
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	021b      	lsls	r3, r3, #8
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d3f2      	bcc.n	80013e2 <sevSeg_Init+0x19e>

	HAL_TIM_Base_Stop(htim);
 80013fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80013fe:	0018      	movs	r0, r3
 8001400:	f003 f92c 	bl	800465c <HAL_TIM_Base_Stop>

	// Clear any existing shift register data
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[0]);
 8001404:	4b18      	ldr	r3, [pc, #96]	@ (8001468 <sevSeg_Init+0x224>)
 8001406:	6918      	ldr	r0, [r3, #16]
 8001408:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <sevSeg_Init+0x220>)
 800140a:	8819      	ldrh	r1, [r3, #0]
 800140c:	4b17      	ldr	r3, [pc, #92]	@ (800146c <sevSeg_Init+0x228>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	001a      	movs	r2, r3
 8001412:	f001 fb22 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[4], shiftMCLR, GPIOPinSet[1]);
 8001416:	4b14      	ldr	r3, [pc, #80]	@ (8001468 <sevSeg_Init+0x224>)
 8001418:	6918      	ldr	r0, [r3, #16]
 800141a:	4b12      	ldr	r3, [pc, #72]	@ (8001464 <sevSeg_Init+0x220>)
 800141c:	8819      	ldrh	r1, [r3, #0]
 800141e:	4b13      	ldr	r3, [pc, #76]	@ (800146c <sevSeg_Init+0x228>)
 8001420:	785b      	ldrb	r3, [r3, #1]
 8001422:	001a      	movs	r2, r3
 8001424:	f001 fb19 	bl	8002a5a <HAL_GPIO_WritePin>

	// Store cleared data and Enable output
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001428:	4b0f      	ldr	r3, [pc, #60]	@ (8001468 <sevSeg_Init+0x224>)
 800142a:	6898      	ldr	r0, [r3, #8]
 800142c:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <sevSeg_Init+0x218>)
 800142e:	8819      	ldrh	r1, [r3, #0]
 8001430:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <sevSeg_Init+0x228>)
 8001432:	785b      	ldrb	r3, [r3, #1]
 8001434:	001a      	movs	r2, r3
 8001436:	f001 fb10 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 800143a:	4b0b      	ldr	r3, [pc, #44]	@ (8001468 <sevSeg_Init+0x224>)
 800143c:	6898      	ldr	r0, [r3, #8]
 800143e:	4b07      	ldr	r3, [pc, #28]	@ (800145c <sevSeg_Init+0x218>)
 8001440:	8819      	ldrh	r1, [r3, #0]
 8001442:	4b0a      	ldr	r3, [pc, #40]	@ (800146c <sevSeg_Init+0x228>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	001a      	movs	r2, r3
 8001448:	f001 fb07 	bl	8002a5a <HAL_GPIO_WritePin>

}
 800144c:	46c0      	nop			@ (mov r8, r8)
 800144e:	46bd      	mov	sp, r7
 8001450:	b008      	add	sp, #32
 8001452:	bdb0      	pop	{r4, r5, r7, pc}
 8001454:	2000027a 	.word	0x2000027a
 8001458:	2000027c 	.word	0x2000027c
 800145c:	2000027e 	.word	0x2000027e
 8001460:	20000280 	.word	0x20000280
 8001464:	20000282 	.word	0x20000282
 8001468:	20000030 	.word	0x20000030
 800146c:	20000044 	.word	0x20000044
 8001470:	471d3700 	.word	0x471d3700

08001474 <sevSeg_updateDigits>:

void sevSeg_updateDigits(RTC_TimeTypeDef *updateTime) {
 8001474:	b590      	push	{r4, r7, lr}
 8001476:	b087      	sub	sp, #28
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	/*
	 * Determine what time to send to shift registers
	 * digit 3 is a special case - the colons are always on, but the one can be on/off.
	 * Therefore, use array indexing to decide what to send.
	 */
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	210a      	movs	r1, #10
 8001482:	0018      	movs	r0, r3
 8001484:	f7fe fe48 	bl	8000118 <__udivsi3>
 8001488:	0003      	movs	r3, r0
 800148a:	b2da      	uxtb	r2, r3
 800148c:	2408      	movs	r4, #8
 800148e:	193b      	adds	r3, r7, r4
 8001490:	701a      	strb	r2, [r3, #0]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	210a      	movs	r1, #10
 8001498:	0018      	movs	r0, r3
 800149a:	f7fe fec3 	bl	8000224 <__aeabi_uidivmod>
 800149e:	000b      	movs	r3, r1
 80014a0:	b2da      	uxtb	r2, r3
 80014a2:	193b      	adds	r3, r7, r4
 80014a4:	705a      	strb	r2, [r3, #1]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80014aa:	210a      	movs	r1, #10
 80014ac:	0018      	movs	r0, r3
 80014ae:	f7fe fe33 	bl	8000118 <__udivsi3>
 80014b2:	0003      	movs	r3, r0
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	193b      	adds	r3, r7, r4
 80014b8:	709a      	strb	r2, [r3, #2]
							updateTime->Minutes / 10, updateTime->Minutes % 10};
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	785b      	ldrb	r3, [r3, #1]
	uint8_t sendTime[4] = {updateTime->Hours / 10, updateTime->Hours % 10,
 80014be:	210a      	movs	r1, #10
 80014c0:	0018      	movs	r0, r3
 80014c2:	f7fe feaf 	bl	8000224 <__aeabi_uidivmod>
 80014c6:	000b      	movs	r3, r1
 80014c8:	b2da      	uxtb	r2, r3
 80014ca:	193b      	adds	r3, r7, r4
 80014cc:	70da      	strb	r2, [r3, #3]

	/*
	 * If we are in PM, we should reflect this in the PM LED.
	 * This offset will update the digit 3 shift register value with the correct sequence.
	 */
	uint8_t dig3Offset = 0;
 80014ce:	2116      	movs	r1, #22
 80014d0:	187b      	adds	r3, r7, r1
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]

	if(updateTime->TimeFormat == RTC_HOURFORMAT12_PM) {
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	78db      	ldrb	r3, [r3, #3]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d102      	bne.n	80014e4 <sevSeg_updateDigits+0x70>
		dig3Offset = 2;
 80014de:	187b      	adds	r3, r7, r1
 80014e0:	2202      	movs	r2, #2
 80014e2:	701a      	strb	r2, [r3, #0]
	}

	for(int i = 0; i < 4; i++) {
 80014e4:	2300      	movs	r3, #0
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	e04f      	b.n	800158a <sevSeg_updateDigits+0x116>

		sendByte = dispDigits[sendTime[i]];
 80014ea:	2308      	movs	r3, #8
 80014ec:	18fa      	adds	r2, r7, r3
 80014ee:	693b      	ldr	r3, [r7, #16]
 80014f0:	18d3      	adds	r3, r2, r3
 80014f2:	781b      	ldrb	r3, [r3, #0]
 80014f4:	0019      	movs	r1, r3
 80014f6:	2417      	movs	r4, #23
 80014f8:	193b      	adds	r3, r7, r4
 80014fa:	4a30      	ldr	r2, [pc, #192]	@ (80015bc <sevSeg_updateDigits+0x148>)
 80014fc:	5c52      	ldrb	r2, [r2, r1]
 80014fe:	701a      	strb	r2, [r3, #0]

		if(i == 0) {		// If tenth's place of hour, use special values
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d110      	bne.n	8001528 <sevSeg_updateDigits+0xb4>
			sendByte = dig3Seg[(updateTime->Hours / 10) + dig3Offset];
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	210a      	movs	r1, #10
 800150c:	0018      	movs	r0, r3
 800150e:	f7fe fe03 	bl	8000118 <__udivsi3>
 8001512:	0003      	movs	r3, r0
 8001514:	b2db      	uxtb	r3, r3
 8001516:	001a      	movs	r2, r3
 8001518:	2316      	movs	r3, #22
 800151a:	18fb      	adds	r3, r7, r3
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	18d2      	adds	r2, r2, r3
 8001520:	193b      	adds	r3, r7, r4
 8001522:	4927      	ldr	r1, [pc, #156]	@ (80015c0 <sevSeg_updateDigits+0x14c>)
 8001524:	5c8a      	ldrb	r2, [r1, r2]
 8001526:	701a      	strb	r2, [r3, #0]
		}

		for(int j = 0; j < 8; j++) {
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	e027      	b.n	800157e <sevSeg_updateDigits+0x10a>

			// Write data pin with LSB of data
			HAL_GPIO_WritePin(portArray[0], shiftData, GPIOPinSet[sendByte & 1]);
 800152e:	4b25      	ldr	r3, [pc, #148]	@ (80015c4 <sevSeg_updateDigits+0x150>)
 8001530:	6818      	ldr	r0, [r3, #0]
 8001532:	4b25      	ldr	r3, [pc, #148]	@ (80015c8 <sevSeg_updateDigits+0x154>)
 8001534:	8819      	ldrh	r1, [r3, #0]
 8001536:	2417      	movs	r4, #23
 8001538:	193b      	adds	r3, r7, r4
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	2201      	movs	r2, #1
 800153e:	4013      	ands	r3, r2
 8001540:	4a22      	ldr	r2, [pc, #136]	@ (80015cc <sevSeg_updateDigits+0x158>)
 8001542:	5cd3      	ldrb	r3, [r2, r3]
 8001544:	001a      	movs	r2, r3
 8001546:	f001 fa88 	bl	8002a5a <HAL_GPIO_WritePin>

			// Toggle clock GPIO to shift bit into register
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[1]);
 800154a:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <sevSeg_updateDigits+0x150>)
 800154c:	6858      	ldr	r0, [r3, #4]
 800154e:	4b20      	ldr	r3, [pc, #128]	@ (80015d0 <sevSeg_updateDigits+0x15c>)
 8001550:	8819      	ldrh	r1, [r3, #0]
 8001552:	4b1e      	ldr	r3, [pc, #120]	@ (80015cc <sevSeg_updateDigits+0x158>)
 8001554:	785b      	ldrb	r3, [r3, #1]
 8001556:	001a      	movs	r2, r3
 8001558:	f001 fa7f 	bl	8002a5a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(portArray[1], shiftDataClock, GPIOPinSet[0]);
 800155c:	4b19      	ldr	r3, [pc, #100]	@ (80015c4 <sevSeg_updateDigits+0x150>)
 800155e:	6858      	ldr	r0, [r3, #4]
 8001560:	4b1b      	ldr	r3, [pc, #108]	@ (80015d0 <sevSeg_updateDigits+0x15c>)
 8001562:	8819      	ldrh	r1, [r3, #0]
 8001564:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <sevSeg_updateDigits+0x158>)
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	001a      	movs	r2, r3
 800156a:	f001 fa76 	bl	8002a5a <HAL_GPIO_WritePin>

			// Once data pin has been written and shifted out, shift data right by one bit.
			sendByte >>= 1;
 800156e:	193b      	adds	r3, r7, r4
 8001570:	193a      	adds	r2, r7, r4
 8001572:	7812      	ldrb	r2, [r2, #0]
 8001574:	0852      	lsrs	r2, r2, #1
 8001576:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 8; j++) {
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	3301      	adds	r3, #1
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	2b07      	cmp	r3, #7
 8001582:	ddd4      	ble.n	800152e <sevSeg_updateDigits+0xba>
	for(int i = 0; i < 4; i++) {
 8001584:	693b      	ldr	r3, [r7, #16]
 8001586:	3301      	adds	r3, #1
 8001588:	613b      	str	r3, [r7, #16]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	2b03      	cmp	r3, #3
 800158e:	ddac      	ble.n	80014ea <sevSeg_updateDigits+0x76>
		}
	}

	// Once all data has been shifted out, toggle store clock register to display data.

	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[1]);
 8001590:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <sevSeg_updateDigits+0x150>)
 8001592:	6898      	ldr	r0, [r3, #8]
 8001594:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <sevSeg_updateDigits+0x160>)
 8001596:	8819      	ldrh	r1, [r3, #0]
 8001598:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <sevSeg_updateDigits+0x158>)
 800159a:	785b      	ldrb	r3, [r3, #1]
 800159c:	001a      	movs	r2, r3
 800159e:	f001 fa5c 	bl	8002a5a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(portArray[2], shiftStoreClock, GPIOPinSet[0]);
 80015a2:	4b08      	ldr	r3, [pc, #32]	@ (80015c4 <sevSeg_updateDigits+0x150>)
 80015a4:	6898      	ldr	r0, [r3, #8]
 80015a6:	4b0b      	ldr	r3, [pc, #44]	@ (80015d4 <sevSeg_updateDigits+0x160>)
 80015a8:	8819      	ldrh	r1, [r3, #0]
 80015aa:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <sevSeg_updateDigits+0x158>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	001a      	movs	r2, r3
 80015b0:	f001 fa53 	bl	8002a5a <HAL_GPIO_WritePin>

	return;
 80015b4:	46c0      	nop			@ (mov r8, r8)

}
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b007      	add	sp, #28
 80015ba:	bd90      	pop	{r4, r7, pc}
 80015bc:	080064a8 	.word	0x080064a8
 80015c0:	080064b4 	.word	0x080064b4
 80015c4:	20000030 	.word	0x20000030
 80015c8:	2000027a 	.word	0x2000027a
 80015cc:	20000044 	.word	0x20000044
 80015d0:	2000027c 	.word	0x2000027c
 80015d4:	2000027e 	.word	0x2000027e

080015d8 <sevSeg_setIntensity>:

void sevSeg_setIntensity(TIM_HandleTypeDef *htim_PWM, uint32_t tim_PWM_CHANNEL, uint16_t dutyCycle) {
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	60f8      	str	r0, [r7, #12]
 80015e0:	60b9      	str	r1, [r7, #8]
 80015e2:	1dbb      	adds	r3, r7, #6
 80015e4:	801a      	strh	r2, [r3, #0]

	__HAL_TIM_SET_COMPARE(htim_PWM, tim_PWM_CHANNEL, dutyCycle);
 80015e6:	68bb      	ldr	r3, [r7, #8]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d105      	bne.n	80015f8 <sevSeg_setIntensity+0x20>
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	1dba      	adds	r2, r7, #6
 80015f2:	8812      	ldrh	r2, [r2, #0]
 80015f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80015f6:	e028      	b.n	800164a <sevSeg_setIntensity+0x72>
 80015f8:	68bb      	ldr	r3, [r7, #8]
 80015fa:	2b04      	cmp	r3, #4
 80015fc:	d105      	bne.n	800160a <sevSeg_setIntensity+0x32>
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	1dbb      	adds	r3, r7, #6
 8001604:	881b      	ldrh	r3, [r3, #0]
 8001606:	6393      	str	r3, [r2, #56]	@ 0x38
 8001608:	e01f      	b.n	800164a <sevSeg_setIntensity+0x72>
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	2b08      	cmp	r3, #8
 800160e:	d105      	bne.n	800161c <sevSeg_setIntensity+0x44>
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	1dbb      	adds	r3, r7, #6
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800161a:	e016      	b.n	800164a <sevSeg_setIntensity+0x72>
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	2b0c      	cmp	r3, #12
 8001620:	d105      	bne.n	800162e <sevSeg_setIntensity+0x56>
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	1dbb      	adds	r3, r7, #6
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	6413      	str	r3, [r2, #64]	@ 0x40
 800162c:	e00d      	b.n	800164a <sevSeg_setIntensity+0x72>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b10      	cmp	r3, #16
 8001632:	d105      	bne.n	8001640 <sevSeg_setIntensity+0x68>
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	1dbb      	adds	r3, r7, #6
 800163a:	881b      	ldrh	r3, [r3, #0]
 800163c:	6593      	str	r3, [r2, #88]	@ 0x58
 800163e:	e004      	b.n	800164a <sevSeg_setIntensity+0x72>
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	1dbb      	adds	r3, r7, #6
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	65d3      	str	r3, [r2, #92]	@ 0x5c
	HAL_TIM_PWM_Start(htim_PWM, tim_PWM_CHANNEL);
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	0011      	movs	r1, r2
 8001650:	0018      	movs	r0, r3
 8001652:	f003 f881 	bl	8004758 <HAL_TIM_PWM_Start>

}
 8001656:	46c0      	nop			@ (mov r8, r8)
 8001658:	46bd      	mov	sp, r7
 800165a:	b004      	add	sp, #16
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001666:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <HAL_MspInit+0x44>)
 8001668:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800166a:	4b0e      	ldr	r3, [pc, #56]	@ (80016a4 <HAL_MspInit+0x44>)
 800166c:	2101      	movs	r1, #1
 800166e:	430a      	orrs	r2, r1
 8001670:	641a      	str	r2, [r3, #64]	@ 0x40
 8001672:	4b0c      	ldr	r3, [pc, #48]	@ (80016a4 <HAL_MspInit+0x44>)
 8001674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001676:	2201      	movs	r2, #1
 8001678:	4013      	ands	r3, r2
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800167e:	4b09      	ldr	r3, [pc, #36]	@ (80016a4 <HAL_MspInit+0x44>)
 8001680:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001682:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <HAL_MspInit+0x44>)
 8001684:	2180      	movs	r1, #128	@ 0x80
 8001686:	0549      	lsls	r1, r1, #21
 8001688:	430a      	orrs	r2, r1
 800168a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800168c:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <HAL_MspInit+0x44>)
 800168e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001690:	2380      	movs	r3, #128	@ 0x80
 8001692:	055b      	lsls	r3, r3, #21
 8001694:	4013      	ands	r3, r2
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800169a:	46c0      	nop			@ (mov r8, r8)
 800169c:	46bd      	mov	sp, r7
 800169e:	b002      	add	sp, #8
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	46c0      	nop			@ (mov r8, r8)
 80016a4:	40021000 	.word	0x40021000

080016a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b08b      	sub	sp, #44	@ 0x2c
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b0:	2414      	movs	r4, #20
 80016b2:	193b      	adds	r3, r7, r4
 80016b4:	0018      	movs	r0, r3
 80016b6:	2314      	movs	r3, #20
 80016b8:	001a      	movs	r2, r3
 80016ba:	2100      	movs	r1, #0
 80016bc:	f003 fef6 	bl	80054ac <memset>
  if(hadc->Instance==ADC1)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a18      	ldr	r2, [pc, #96]	@ (8001728 <HAL_ADC_MspInit+0x80>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d129      	bne.n	800171e <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80016ca:	4b18      	ldr	r3, [pc, #96]	@ (800172c <HAL_ADC_MspInit+0x84>)
 80016cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016ce:	4b17      	ldr	r3, [pc, #92]	@ (800172c <HAL_ADC_MspInit+0x84>)
 80016d0:	2180      	movs	r1, #128	@ 0x80
 80016d2:	0349      	lsls	r1, r1, #13
 80016d4:	430a      	orrs	r2, r1
 80016d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80016d8:	4b14      	ldr	r3, [pc, #80]	@ (800172c <HAL_ADC_MspInit+0x84>)
 80016da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80016dc:	2380      	movs	r3, #128	@ 0x80
 80016de:	035b      	lsls	r3, r3, #13
 80016e0:	4013      	ands	r3, r2
 80016e2:	613b      	str	r3, [r7, #16]
 80016e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	4b11      	ldr	r3, [pc, #68]	@ (800172c <HAL_ADC_MspInit+0x84>)
 80016e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80016ea:	4b10      	ldr	r3, [pc, #64]	@ (800172c <HAL_ADC_MspInit+0x84>)
 80016ec:	2101      	movs	r1, #1
 80016ee:	430a      	orrs	r2, r1
 80016f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80016f2:	4b0e      	ldr	r3, [pc, #56]	@ (800172c <HAL_ADC_MspInit+0x84>)
 80016f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016f6:	2201      	movs	r2, #1
 80016f8:	4013      	ands	r3, r2
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016fe:	193b      	adds	r3, r7, r4
 8001700:	2204      	movs	r2, #4
 8001702:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001704:	193b      	adds	r3, r7, r4
 8001706:	2203      	movs	r2, #3
 8001708:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	193b      	adds	r3, r7, r4
 800170c:	2200      	movs	r2, #0
 800170e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001710:	193a      	adds	r2, r7, r4
 8001712:	23a0      	movs	r3, #160	@ 0xa0
 8001714:	05db      	lsls	r3, r3, #23
 8001716:	0011      	movs	r1, r2
 8001718:	0018      	movs	r0, r3
 800171a:	f001 f81d 	bl	8002758 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	46bd      	mov	sp, r7
 8001722:	b00b      	add	sp, #44	@ 0x2c
 8001724:	bd90      	pop	{r4, r7, pc}
 8001726:	46c0      	nop			@ (mov r8, r8)
 8001728:	40012400 	.word	0x40012400
 800172c:	40021000 	.word	0x40021000

08001730 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b095      	sub	sp, #84	@ 0x54
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001738:	233c      	movs	r3, #60	@ 0x3c
 800173a:	18fb      	adds	r3, r7, r3
 800173c:	0018      	movs	r0, r3
 800173e:	2314      	movs	r3, #20
 8001740:	001a      	movs	r2, r3
 8001742:	2100      	movs	r1, #0
 8001744:	f003 feb2 	bl	80054ac <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001748:	2414      	movs	r4, #20
 800174a:	193b      	adds	r3, r7, r4
 800174c:	0018      	movs	r0, r3
 800174e:	2328      	movs	r3, #40	@ 0x28
 8001750:	001a      	movs	r2, r3
 8001752:	2100      	movs	r1, #0
 8001754:	f003 feaa 	bl	80054ac <memset>
  if(hi2c->Instance==I2C1)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a22      	ldr	r2, [pc, #136]	@ (80017e8 <HAL_I2C_MspInit+0xb8>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d13d      	bne.n	80017de <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001762:	193b      	adds	r3, r7, r4
 8001764:	2220      	movs	r2, #32
 8001766:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001768:	193b      	adds	r3, r7, r4
 800176a:	2200      	movs	r2, #0
 800176c:	60da      	str	r2, [r3, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800176e:	193b      	adds	r3, r7, r4
 8001770:	0018      	movs	r0, r3
 8001772:	f002 f80f 	bl	8003794 <HAL_RCCEx_PeriphCLKConfig>
 8001776:	1e03      	subs	r3, r0, #0
 8001778:	d001      	beq.n	800177e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800177a:	f7ff fd5d 	bl	8001238 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177e:	4b1b      	ldr	r3, [pc, #108]	@ (80017ec <HAL_I2C_MspInit+0xbc>)
 8001780:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001782:	4b1a      	ldr	r3, [pc, #104]	@ (80017ec <HAL_I2C_MspInit+0xbc>)
 8001784:	2102      	movs	r1, #2
 8001786:	430a      	orrs	r2, r1
 8001788:	635a      	str	r2, [r3, #52]	@ 0x34
 800178a:	4b18      	ldr	r3, [pc, #96]	@ (80017ec <HAL_I2C_MspInit+0xbc>)
 800178c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800178e:	2202      	movs	r2, #2
 8001790:	4013      	ands	r3, r2
 8001792:	613b      	str	r3, [r7, #16]
 8001794:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001796:	213c      	movs	r1, #60	@ 0x3c
 8001798:	187b      	adds	r3, r7, r1
 800179a:	22c0      	movs	r2, #192	@ 0xc0
 800179c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800179e:	187b      	adds	r3, r7, r1
 80017a0:	2212      	movs	r2, #18
 80017a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	187b      	adds	r3, r7, r1
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017aa:	187b      	adds	r3, r7, r1
 80017ac:	2200      	movs	r2, #0
 80017ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80017b0:	187b      	adds	r3, r7, r1
 80017b2:	2206      	movs	r2, #6
 80017b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b6:	187b      	adds	r3, r7, r1
 80017b8:	4a0d      	ldr	r2, [pc, #52]	@ (80017f0 <HAL_I2C_MspInit+0xc0>)
 80017ba:	0019      	movs	r1, r3
 80017bc:	0010      	movs	r0, r2
 80017be:	f000 ffcb 	bl	8002758 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <HAL_I2C_MspInit+0xbc>)
 80017c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017c6:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <HAL_I2C_MspInit+0xbc>)
 80017c8:	2180      	movs	r1, #128	@ 0x80
 80017ca:	0389      	lsls	r1, r1, #14
 80017cc:	430a      	orrs	r2, r1
 80017ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017d0:	4b06      	ldr	r3, [pc, #24]	@ (80017ec <HAL_I2C_MspInit+0xbc>)
 80017d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017d4:	2380      	movs	r3, #128	@ 0x80
 80017d6:	039b      	lsls	r3, r3, #14
 80017d8:	4013      	ands	r3, r2
 80017da:	60fb      	str	r3, [r7, #12]
 80017dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80017de:	46c0      	nop			@ (mov r8, r8)
 80017e0:	46bd      	mov	sp, r7
 80017e2:	b015      	add	sp, #84	@ 0x54
 80017e4:	bd90      	pop	{r4, r7, pc}
 80017e6:	46c0      	nop			@ (mov r8, r8)
 80017e8:	40005400 	.word	0x40005400
 80017ec:	40021000 	.word	0x40021000
 80017f0:	50000400 	.word	0x50000400

080017f4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80017f4:	b590      	push	{r4, r7, lr}
 80017f6:	b08f      	sub	sp, #60	@ 0x3c
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017fc:	2410      	movs	r4, #16
 80017fe:	193b      	adds	r3, r7, r4
 8001800:	0018      	movs	r0, r3
 8001802:	2328      	movs	r3, #40	@ 0x28
 8001804:	001a      	movs	r2, r3
 8001806:	2100      	movs	r1, #0
 8001808:	f003 fe50 	bl	80054ac <memset>
  if(hrtc->Instance==RTC)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a19      	ldr	r2, [pc, #100]	@ (8001878 <HAL_RTC_MspInit+0x84>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d12c      	bne.n	8001870 <HAL_RTC_MspInit+0x7c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001816:	193b      	adds	r3, r7, r4
 8001818:	2280      	movs	r2, #128	@ 0x80
 800181a:	0292      	lsls	r2, r2, #10
 800181c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800181e:	193b      	adds	r3, r7, r4
 8001820:	2280      	movs	r2, #128	@ 0x80
 8001822:	0052      	lsls	r2, r2, #1
 8001824:	625a      	str	r2, [r3, #36]	@ 0x24

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001826:	193b      	adds	r3, r7, r4
 8001828:	0018      	movs	r0, r3
 800182a:	f001 ffb3 	bl	8003794 <HAL_RCCEx_PeriphCLKConfig>
 800182e:	1e03      	subs	r3, r0, #0
 8001830:	d001      	beq.n	8001836 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001832:	f7ff fd01 	bl	8001238 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001836:	4b11      	ldr	r3, [pc, #68]	@ (800187c <HAL_RTC_MspInit+0x88>)
 8001838:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <HAL_RTC_MspInit+0x88>)
 800183c:	2180      	movs	r1, #128	@ 0x80
 800183e:	0209      	lsls	r1, r1, #8
 8001840:	430a      	orrs	r2, r1
 8001842:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001844:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <HAL_RTC_MspInit+0x88>)
 8001846:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001848:	4b0c      	ldr	r3, [pc, #48]	@ (800187c <HAL_RTC_MspInit+0x88>)
 800184a:	2180      	movs	r1, #128	@ 0x80
 800184c:	00c9      	lsls	r1, r1, #3
 800184e:	430a      	orrs	r2, r1
 8001850:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001852:	4b0a      	ldr	r3, [pc, #40]	@ (800187c <HAL_RTC_MspInit+0x88>)
 8001854:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001856:	2380      	movs	r3, #128	@ 0x80
 8001858:	00db      	lsls	r3, r3, #3
 800185a:	4013      	ands	r3, r2
 800185c:	60fb      	str	r3, [r7, #12]
 800185e:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8001860:	2200      	movs	r2, #0
 8001862:	2100      	movs	r1, #0
 8001864:	2002      	movs	r0, #2
 8001866:	f000 ff45 	bl	80026f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800186a:	2002      	movs	r0, #2
 800186c:	f000 ff57 	bl	800271e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001870:	46c0      	nop			@ (mov r8, r8)
 8001872:	46bd      	mov	sp, r7
 8001874:	b00f      	add	sp, #60	@ 0x3c
 8001876:	bd90      	pop	{r4, r7, pc}
 8001878:	40002800 	.word	0x40002800
 800187c:	40021000 	.word	0x40021000

08001880 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2380      	movs	r3, #128	@ 0x80
 800188e:	05db      	lsls	r3, r3, #23
 8001890:	429a      	cmp	r2, r3
 8001892:	d10b      	bne.n	80018ac <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001894:	4b07      	ldr	r3, [pc, #28]	@ (80018b4 <HAL_TIM_PWM_MspInit+0x34>)
 8001896:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001898:	4b06      	ldr	r3, [pc, #24]	@ (80018b4 <HAL_TIM_PWM_MspInit+0x34>)
 800189a:	2101      	movs	r1, #1
 800189c:	430a      	orrs	r2, r1
 800189e:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018a0:	4b04      	ldr	r3, [pc, #16]	@ (80018b4 <HAL_TIM_PWM_MspInit+0x34>)
 80018a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018a4:	2201      	movs	r2, #1
 80018a6:	4013      	ands	r3, r2
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018ac:	46c0      	nop			@ (mov r8, r8)
 80018ae:	46bd      	mov	sp, r7
 80018b0:	b004      	add	sp, #16
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40021000 	.word	0x40021000

080018b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a0a      	ldr	r2, [pc, #40]	@ (80018f0 <HAL_TIM_Base_MspInit+0x38>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d10d      	bne.n	80018e6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80018ca:	4b0a      	ldr	r3, [pc, #40]	@ (80018f4 <HAL_TIM_Base_MspInit+0x3c>)
 80018cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018ce:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <HAL_TIM_Base_MspInit+0x3c>)
 80018d0:	2180      	movs	r1, #128	@ 0x80
 80018d2:	0209      	lsls	r1, r1, #8
 80018d4:	430a      	orrs	r2, r1
 80018d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <HAL_TIM_Base_MspInit+0x3c>)
 80018da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80018dc:	2380      	movs	r3, #128	@ 0x80
 80018de:	021b      	lsls	r3, r3, #8
 80018e0:	4013      	ands	r3, r2
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80018e6:	46c0      	nop			@ (mov r8, r8)
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b004      	add	sp, #16
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			@ (mov r8, r8)
 80018f0:	40002000 	.word	0x40002000
 80018f4:	40021000 	.word	0x40021000

080018f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018f8:	b590      	push	{r4, r7, lr}
 80018fa:	b089      	sub	sp, #36	@ 0x24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	240c      	movs	r4, #12
 8001902:	193b      	adds	r3, r7, r4
 8001904:	0018      	movs	r0, r3
 8001906:	2314      	movs	r3, #20
 8001908:	001a      	movs	r2, r3
 800190a:	2100      	movs	r1, #0
 800190c:	f003 fdce 	bl	80054ac <memset>
  if(htim->Instance==TIM2)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681a      	ldr	r2, [r3, #0]
 8001914:	2380      	movs	r3, #128	@ 0x80
 8001916:	05db      	lsls	r3, r3, #23
 8001918:	429a      	cmp	r2, r3
 800191a:	d121      	bne.n	8001960 <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800191c:	4b12      	ldr	r3, [pc, #72]	@ (8001968 <HAL_TIM_MspPostInit+0x70>)
 800191e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001920:	4b11      	ldr	r3, [pc, #68]	@ (8001968 <HAL_TIM_MspPostInit+0x70>)
 8001922:	2104      	movs	r1, #4
 8001924:	430a      	orrs	r2, r1
 8001926:	635a      	str	r2, [r3, #52]	@ 0x34
 8001928:	4b0f      	ldr	r3, [pc, #60]	@ (8001968 <HAL_TIM_MspPostInit+0x70>)
 800192a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800192c:	2204      	movs	r2, #4
 800192e:	4013      	ands	r3, r2
 8001930:	60bb      	str	r3, [r7, #8]
 8001932:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PC6     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SHIFT_OUTPUT_EN_PWM_Pin;
 8001934:	0021      	movs	r1, r4
 8001936:	187b      	adds	r3, r7, r1
 8001938:	2240      	movs	r2, #64	@ 0x40
 800193a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	187b      	adds	r3, r7, r1
 800193e:	2202      	movs	r2, #2
 8001940:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001942:	187b      	adds	r3, r7, r1
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001948:	187b      	adds	r3, r7, r1
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 800194e:	187b      	adds	r3, r7, r1
 8001950:	2202      	movs	r2, #2
 8001952:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SHIFT_OUTPUT_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001954:	187b      	adds	r3, r7, r1
 8001956:	4a05      	ldr	r2, [pc, #20]	@ (800196c <HAL_TIM_MspPostInit+0x74>)
 8001958:	0019      	movs	r1, r3
 800195a:	0010      	movs	r0, r2
 800195c:	f000 fefc 	bl	8002758 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001960:	46c0      	nop			@ (mov r8, r8)
 8001962:	46bd      	mov	sp, r7
 8001964:	b009      	add	sp, #36	@ 0x24
 8001966:	bd90      	pop	{r4, r7, pc}
 8001968:	40021000 	.word	0x40021000
 800196c:	50000800 	.word	0x50000800

08001970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001974:	46c0      	nop			@ (mov r8, r8)
 8001976:	e7fd      	b.n	8001974 <NMI_Handler+0x4>

08001978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800197c:	46c0      	nop			@ (mov r8, r8)
 800197e:	e7fd      	b.n	800197c <HardFault_Handler+0x4>

08001980 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001984:	46c0      	nop			@ (mov r8, r8)
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}

0800198a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800198a:	b580      	push	{r7, lr}
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800198e:	46c0      	nop			@ (mov r8, r8)
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001998:	f000 f966 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800199c:	46c0      	nop			@ (mov r8, r8)
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80019a8:	4b03      	ldr	r3, [pc, #12]	@ (80019b8 <RTC_TAMP_IRQHandler+0x14>)
 80019aa:	0018      	movs	r0, r3
 80019ac:	f002 fc32 	bl	8004214 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80019b0:	46c0      	nop			@ (mov r8, r8)
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	46c0      	nop			@ (mov r8, r8)
 80019b8:	20000188 	.word	0x20000188

080019bc <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HOUR_SET_BUTTON_Pin);
 80019c0:	2001      	movs	r0, #1
 80019c2:	f001 f883 	bl	8002acc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ALARM_SET_BUTTON_Pin);
 80019c6:	2002      	movs	r0, #2
 80019c8:	f001 f880 	bl	8002acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 80019cc:	46c0      	nop			@ (mov r8, r8)
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}

080019d2 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and line 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ALARM_EN_BUTTON_Pin);
 80019d6:	2004      	movs	r0, #4
 80019d8:	f001 f878 	bl	8002acc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(DISPLAY_BUTTON_Pin);
 80019dc:	2008      	movs	r0, #8
 80019de:	f001 f875 	bl	8002acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}

080019e8 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MINUTE_SET_BUTTON_Pin);
 80019ec:	2380      	movs	r3, #128	@ 0x80
 80019ee:	021b      	lsls	r3, r3, #8
 80019f0:	0018      	movs	r0, r3
 80019f2:	f001 f86b 	bl	8002acc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80019f6:	46c0      	nop			@ (mov r8, r8)
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}

080019fc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	e00a      	b.n	8001a24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a0e:	e000      	b.n	8001a12 <_read+0x16>
 8001a10:	bf00      	nop
 8001a12:	0001      	movs	r1, r0
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	1c5a      	adds	r2, r3, #1
 8001a18:	60ba      	str	r2, [r7, #8]
 8001a1a:	b2ca      	uxtb	r2, r1
 8001a1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	3301      	adds	r3, #1
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	697a      	ldr	r2, [r7, #20]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	dbf0      	blt.n	8001a0e <_read+0x12>
  }

  return len;
 8001a2c:	687b      	ldr	r3, [r7, #4]
}
 8001a2e:	0018      	movs	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	b006      	add	sp, #24
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b086      	sub	sp, #24
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	60f8      	str	r0, [r7, #12]
 8001a3e:	60b9      	str	r1, [r7, #8]
 8001a40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
 8001a46:	e009      	b.n	8001a5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a48:	68bb      	ldr	r3, [r7, #8]
 8001a4a:	1c5a      	adds	r2, r3, #1
 8001a4c:	60ba      	str	r2, [r7, #8]
 8001a4e:	781b      	ldrb	r3, [r3, #0]
 8001a50:	0018      	movs	r0, r3
 8001a52:	e000      	b.n	8001a56 <_write+0x20>
 8001a54:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	dbf1      	blt.n	8001a48 <_write+0x12>
  }
  return len;
 8001a64:	687b      	ldr	r3, [r7, #4]
}
 8001a66:	0018      	movs	r0, r3
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b006      	add	sp, #24
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <_close>:

int _close(int file)
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b082      	sub	sp, #8
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a76:	2301      	movs	r3, #1
 8001a78:	425b      	negs	r3, r3
}
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b002      	add	sp, #8
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b082      	sub	sp, #8
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
 8001a8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	2280      	movs	r2, #128	@ 0x80
 8001a90:	0192      	lsls	r2, r2, #6
 8001a92:	605a      	str	r2, [r3, #4]
  return 0;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	0018      	movs	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b002      	add	sp, #8
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <_isatty>:

int _isatty(int file)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001aa6:	2301      	movs	r3, #1
}
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	b002      	add	sp, #8
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001abc:	2300      	movs	r3, #0
}
 8001abe:	0018      	movs	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b004      	add	sp, #16
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ad0:	4a14      	ldr	r2, [pc, #80]	@ (8001b24 <_sbrk+0x5c>)
 8001ad2:	4b15      	ldr	r3, [pc, #84]	@ (8001b28 <_sbrk+0x60>)
 8001ad4:	1ad3      	subs	r3, r2, r3
 8001ad6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001adc:	4b13      	ldr	r3, [pc, #76]	@ (8001b2c <_sbrk+0x64>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d102      	bne.n	8001aea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	@ (8001b2c <_sbrk+0x64>)
 8001ae6:	4a12      	ldr	r2, [pc, #72]	@ (8001b30 <_sbrk+0x68>)
 8001ae8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aea:	4b10      	ldr	r3, [pc, #64]	@ (8001b2c <_sbrk+0x64>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	18d3      	adds	r3, r2, r3
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	d207      	bcs.n	8001b08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001af8:	f003 fd2e 	bl	8005558 <__errno>
 8001afc:	0003      	movs	r3, r0
 8001afe:	220c      	movs	r2, #12
 8001b00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b02:	2301      	movs	r3, #1
 8001b04:	425b      	negs	r3, r3
 8001b06:	e009      	b.n	8001b1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b08:	4b08      	ldr	r3, [pc, #32]	@ (8001b2c <_sbrk+0x64>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b0e:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <_sbrk+0x64>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	18d2      	adds	r2, r2, r3
 8001b16:	4b05      	ldr	r3, [pc, #20]	@ (8001b2c <_sbrk+0x64>)
 8001b18:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
}
 8001b1c:	0018      	movs	r0, r3
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	b006      	add	sp, #24
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	20002000 	.word	0x20002000
 8001b28:	00000400 	.word	0x00000400
 8001b2c:	20000284 	.word	0x20000284
 8001b30:	200003d8 	.word	0x200003d8

08001b34 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b38:	46c0      	nop			@ (mov r8, r8)
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
	...

08001b40 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001b40:	480d      	ldr	r0, [pc, #52]	@ (8001b78 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001b42:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001b44:	f7ff fff6 	bl	8001b34 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b48:	480c      	ldr	r0, [pc, #48]	@ (8001b7c <LoopForever+0x6>)
  ldr r1, =_edata
 8001b4a:	490d      	ldr	r1, [pc, #52]	@ (8001b80 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b84 <LoopForever+0xe>)
  movs r3, #0
 8001b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b50:	e002      	b.n	8001b58 <LoopCopyDataInit>

08001b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b56:	3304      	adds	r3, #4

08001b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b5c:	d3f9      	bcc.n	8001b52 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b88 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b60:	4c0a      	ldr	r4, [pc, #40]	@ (8001b8c <LoopForever+0x16>)
  movs r3, #0
 8001b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b64:	e001      	b.n	8001b6a <LoopFillZerobss>

08001b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b68:	3204      	adds	r2, #4

08001b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b6c:	d3fb      	bcc.n	8001b66 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001b6e:	f003 fcf9 	bl	8005564 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001b72:	f7fe fb73 	bl	800025c <main>

08001b76 <LoopForever>:

LoopForever:
  b LoopForever
 8001b76:	e7fe      	b.n	8001b76 <LoopForever>
  ldr   r0, =_estack
 8001b78:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b80:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8001b84:	08006588 	.word	0x08006588
  ldr r2, =_sbss
 8001b88:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001b8c:	200003d8 	.word	0x200003d8

08001b90 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b90:	e7fe      	b.n	8001b90 <ADC1_IRQHandler>
	...

08001b94 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b9a:	1dfb      	adds	r3, r7, #7
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <HAL_Init+0x3c>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8001bd0 <HAL_Init+0x3c>)
 8001ba6:	2180      	movs	r1, #128	@ 0x80
 8001ba8:	0049      	lsls	r1, r1, #1
 8001baa:	430a      	orrs	r2, r1
 8001bac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bae:	2003      	movs	r0, #3
 8001bb0:	f000 f810 	bl	8001bd4 <HAL_InitTick>
 8001bb4:	1e03      	subs	r3, r0, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001bb8:	1dfb      	adds	r3, r7, #7
 8001bba:	2201      	movs	r2, #1
 8001bbc:	701a      	strb	r2, [r3, #0]
 8001bbe:	e001      	b.n	8001bc4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001bc0:	f7ff fd4e 	bl	8001660 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001bc4:	1dfb      	adds	r3, r7, #7
 8001bc6:	781b      	ldrb	r3, [r3, #0]
}
 8001bc8:	0018      	movs	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b002      	add	sp, #8
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40022000 	.word	0x40022000

08001bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b085      	sub	sp, #20
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bdc:	230f      	movs	r3, #15
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	2200      	movs	r2, #0
 8001be2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8001be4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c5c <HAL_InitTick+0x88>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d02b      	beq.n	8001c44 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001bec:	4b1c      	ldr	r3, [pc, #112]	@ (8001c60 <HAL_InitTick+0x8c>)
 8001bee:	681c      	ldr	r4, [r3, #0]
 8001bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c5c <HAL_InitTick+0x88>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	23fa      	movs	r3, #250	@ 0xfa
 8001bf8:	0098      	lsls	r0, r3, #2
 8001bfa:	f7fe fa8d 	bl	8000118 <__udivsi3>
 8001bfe:	0003      	movs	r3, r0
 8001c00:	0019      	movs	r1, r3
 8001c02:	0020      	movs	r0, r4
 8001c04:	f7fe fa88 	bl	8000118 <__udivsi3>
 8001c08:	0003      	movs	r3, r0
 8001c0a:	0018      	movs	r0, r3
 8001c0c:	f000 fd97 	bl	800273e <HAL_SYSTICK_Config>
 8001c10:	1e03      	subs	r3, r0, #0
 8001c12:	d112      	bne.n	8001c3a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2b03      	cmp	r3, #3
 8001c18:	d80a      	bhi.n	8001c30 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	425b      	negs	r3, r3
 8001c20:	2200      	movs	r2, #0
 8001c22:	0018      	movs	r0, r3
 8001c24:	f000 fd66 	bl	80026f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c28:	4b0e      	ldr	r3, [pc, #56]	@ (8001c64 <HAL_InitTick+0x90>)
 8001c2a:	687a      	ldr	r2, [r7, #4]
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	e00d      	b.n	8001c4c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001c30:	230f      	movs	r3, #15
 8001c32:	18fb      	adds	r3, r7, r3
 8001c34:	2201      	movs	r2, #1
 8001c36:	701a      	strb	r2, [r3, #0]
 8001c38:	e008      	b.n	8001c4c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c3a:	230f      	movs	r3, #15
 8001c3c:	18fb      	adds	r3, r7, r3
 8001c3e:	2201      	movs	r2, #1
 8001c40:	701a      	strb	r2, [r3, #0]
 8001c42:	e003      	b.n	8001c4c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c44:	230f      	movs	r3, #15
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	18fb      	adds	r3, r7, r3
 8001c50:	781b      	ldrb	r3, [r3, #0]
}
 8001c52:	0018      	movs	r0, r3
 8001c54:	46bd      	mov	sp, r7
 8001c56:	b005      	add	sp, #20
 8001c58:	bd90      	pop	{r4, r7, pc}
 8001c5a:	46c0      	nop			@ (mov r8, r8)
 8001c5c:	20000050 	.word	0x20000050
 8001c60:	20000048 	.word	0x20000048
 8001c64:	2000004c 	.word	0x2000004c

08001c68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <HAL_IncTick+0x1c>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	001a      	movs	r2, r3
 8001c72:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	18d2      	adds	r2, r2, r3
 8001c78:	4b03      	ldr	r3, [pc, #12]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c7a:	601a      	str	r2, [r3, #0]
}
 8001c7c:	46c0      	nop			@ (mov r8, r8)
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	46c0      	nop			@ (mov r8, r8)
 8001c84:	20000050 	.word	0x20000050
 8001c88:	20000288 	.word	0x20000288

08001c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c90:	4b02      	ldr	r3, [pc, #8]	@ (8001c9c <HAL_GetTick+0x10>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	46c0      	nop			@ (mov r8, r8)
 8001c9c:	20000288 	.word	0x20000288

08001ca0 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a05      	ldr	r2, [pc, #20]	@ (8001cc4 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	601a      	str	r2, [r3, #0]
}
 8001cba:	46c0      	nop			@ (mov r8, r8)
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	b002      	add	sp, #8
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			@ (mov r8, r8)
 8001cc4:	fe3fffff 	.word	0xfe3fffff

08001cc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	23e0      	movs	r3, #224	@ 0xe0
 8001cd6:	045b      	lsls	r3, r3, #17
 8001cd8:	4013      	ands	r3, r2
}
 8001cda:	0018      	movs	r0, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	b002      	add	sp, #8
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b084      	sub	sp, #16
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	60f8      	str	r0, [r7, #12]
 8001cea:	60b9      	str	r1, [r7, #8]
 8001cec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	695b      	ldr	r3, [r3, #20]
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	2104      	movs	r1, #4
 8001cf6:	400a      	ands	r2, r1
 8001cf8:	2107      	movs	r1, #7
 8001cfa:	4091      	lsls	r1, r2
 8001cfc:	000a      	movs	r2, r1
 8001cfe:	43d2      	mvns	r2, r2
 8001d00:	401a      	ands	r2, r3
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	2104      	movs	r1, #4
 8001d06:	400b      	ands	r3, r1
 8001d08:	6879      	ldr	r1, [r7, #4]
 8001d0a:	4099      	lsls	r1, r3
 8001d0c:	000b      	movs	r3, r1
 8001d0e:	431a      	orrs	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001d14:	46c0      	nop			@ (mov r8, r8)
 8001d16:	46bd      	mov	sp, r7
 8001d18:	b004      	add	sp, #16
 8001d1a:	bd80      	pop	{r7, pc}

08001d1c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	695b      	ldr	r3, [r3, #20]
 8001d2a:	683a      	ldr	r2, [r7, #0]
 8001d2c:	2104      	movs	r1, #4
 8001d2e:	400a      	ands	r2, r1
 8001d30:	2107      	movs	r1, #7
 8001d32:	4091      	lsls	r1, r2
 8001d34:	000a      	movs	r2, r1
 8001d36:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	2104      	movs	r1, #4
 8001d3c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001d3e:	40da      	lsrs	r2, r3
 8001d40:	0013      	movs	r3, r2
}
 8001d42:	0018      	movs	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	b002      	add	sp, #8
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b084      	sub	sp, #16
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	211f      	movs	r1, #31
 8001d5e:	400a      	ands	r2, r1
 8001d60:	210f      	movs	r1, #15
 8001d62:	4091      	lsls	r1, r2
 8001d64:	000a      	movs	r2, r1
 8001d66:	43d2      	mvns	r2, r2
 8001d68:	401a      	ands	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	0e9b      	lsrs	r3, r3, #26
 8001d6e:	210f      	movs	r1, #15
 8001d70:	4019      	ands	r1, r3
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	201f      	movs	r0, #31
 8001d76:	4003      	ands	r3, r0
 8001d78:	4099      	lsls	r1, r3
 8001d7a:	000b      	movs	r3, r1
 8001d7c:	431a      	orrs	r2, r3
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001d82:	46c0      	nop			@ (mov r8, r8)
 8001d84:	46bd      	mov	sp, r7
 8001d86:	b004      	add	sp, #16
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b082      	sub	sp, #8
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	035b      	lsls	r3, r3, #13
 8001d9c:	0b5b      	lsrs	r3, r3, #13
 8001d9e:	431a      	orrs	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001da4:	46c0      	nop			@ (mov r8, r8)
 8001da6:	46bd      	mov	sp, r7
 8001da8:	b002      	add	sp, #8
 8001daa:	bd80      	pop	{r7, pc}

08001dac <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
 8001db4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	0352      	lsls	r2, r2, #13
 8001dbe:	0b52      	lsrs	r2, r2, #13
 8001dc0:	43d2      	mvns	r2, r2
 8001dc2:	401a      	ands	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001dc8:	46c0      	nop			@ (mov r8, r8)
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	b002      	add	sp, #8
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	60f8      	str	r0, [r7, #12]
 8001dd8:	60b9      	str	r1, [r7, #8]
 8001dda:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	695b      	ldr	r3, [r3, #20]
 8001de0:	68ba      	ldr	r2, [r7, #8]
 8001de2:	0212      	lsls	r2, r2, #8
 8001de4:	43d2      	mvns	r2, r2
 8001de6:	401a      	ands	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	021b      	lsls	r3, r3, #8
 8001dec:	6879      	ldr	r1, [r7, #4]
 8001dee:	400b      	ands	r3, r1
 8001df0:	4904      	ldr	r1, [pc, #16]	@ (8001e04 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001df2:	400b      	ands	r3, r1
 8001df4:	431a      	orrs	r2, r3
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001dfa:	46c0      	nop			@ (mov r8, r8)
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	b004      	add	sp, #16
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	46c0      	nop			@ (mov r8, r8)
 8001e04:	07ffff00 	.word	0x07ffff00

08001e08 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	4a05      	ldr	r2, [pc, #20]	@ (8001e2c <LL_ADC_EnableInternalRegulator+0x24>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	2280      	movs	r2, #128	@ 0x80
 8001e1a:	0552      	lsls	r2, r2, #21
 8001e1c:	431a      	orrs	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001e22:	46c0      	nop			@ (mov r8, r8)
 8001e24:	46bd      	mov	sp, r7
 8001e26:	b002      	add	sp, #8
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	46c0      	nop			@ (mov r8, r8)
 8001e2c:	6fffffe8 	.word	0x6fffffe8

08001e30 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689a      	ldr	r2, [r3, #8]
 8001e3c:	2380      	movs	r3, #128	@ 0x80
 8001e3e:	055b      	lsls	r3, r3, #21
 8001e40:	401a      	ands	r2, r3
 8001e42:	2380      	movs	r3, #128	@ 0x80
 8001e44:	055b      	lsls	r3, r3, #21
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d101      	bne.n	8001e4e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e000      	b.n	8001e50 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001e4e:	2300      	movs	r3, #0
}
 8001e50:	0018      	movs	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	b002      	add	sp, #8
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	2201      	movs	r2, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d101      	bne.n	8001e70 <LL_ADC_IsEnabled+0x18>
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e000      	b.n	8001e72 <LL_ADC_IsEnabled+0x1a>
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	0018      	movs	r0, r3
 8001e74:	46bd      	mov	sp, r7
 8001e76:	b002      	add	sp, #8
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689b      	ldr	r3, [r3, #8]
 8001e86:	2204      	movs	r2, #4
 8001e88:	4013      	ands	r3, r2
 8001e8a:	2b04      	cmp	r3, #4
 8001e8c:	d101      	bne.n	8001e92 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e000      	b.n	8001e94 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e92:	2300      	movs	r3, #0
}
 8001e94:	0018      	movs	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	b002      	add	sp, #8
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ea4:	231f      	movs	r3, #31
 8001ea6:	18fb      	adds	r3, r7, r3
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e17f      	b.n	80021c2 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d10a      	bne.n	8001ee0 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f7ff fbeb 	bl	80016a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2254      	movs	r2, #84	@ 0x54
 8001edc:	2100      	movs	r1, #0
 8001ede:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7ff ffa3 	bl	8001e30 <LL_ADC_IsInternalRegulatorEnabled>
 8001eea:	1e03      	subs	r3, r0, #0
 8001eec:	d115      	bne.n	8001f1a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	f7ff ff88 	bl	8001e08 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ef8:	4bb4      	ldr	r3, [pc, #720]	@ (80021cc <HAL_ADC_Init+0x330>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	49b4      	ldr	r1, [pc, #720]	@ (80021d0 <HAL_ADC_Init+0x334>)
 8001efe:	0018      	movs	r0, r3
 8001f00:	f7fe f90a 	bl	8000118 <__udivsi3>
 8001f04:	0003      	movs	r3, r0
 8001f06:	3301      	adds	r3, #1
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f0c:	e002      	b.n	8001f14 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	3b01      	subs	r3, #1
 8001f12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d1f9      	bne.n	8001f0e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	0018      	movs	r0, r3
 8001f20:	f7ff ff86 	bl	8001e30 <LL_ADC_IsInternalRegulatorEnabled>
 8001f24:	1e03      	subs	r3, r0, #0
 8001f26:	d10f      	bne.n	8001f48 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f2c:	2210      	movs	r2, #16
 8001f2e:	431a      	orrs	r2, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f38:	2201      	movs	r2, #1
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001f40:	231f      	movs	r3, #31
 8001f42:	18fb      	adds	r3, r7, r3
 8001f44:	2201      	movs	r2, #1
 8001f46:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	f7ff ff94 	bl	8001e7a <LL_ADC_REG_IsConversionOngoing>
 8001f52:	0003      	movs	r3, r0
 8001f54:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f5a:	2210      	movs	r2, #16
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	d000      	beq.n	8001f62 <HAL_ADC_Init+0xc6>
 8001f60:	e122      	b.n	80021a8 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d000      	beq.n	8001f6a <HAL_ADC_Init+0xce>
 8001f68:	e11e      	b.n	80021a8 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f6e:	4a99      	ldr	r2, [pc, #612]	@ (80021d4 <HAL_ADC_Init+0x338>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	2202      	movs	r2, #2
 8001f74:	431a      	orrs	r2, r3
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f7ff ff6a 	bl	8001e58 <LL_ADC_IsEnabled>
 8001f84:	1e03      	subs	r3, r0, #0
 8001f86:	d000      	beq.n	8001f8a <HAL_ADC_Init+0xee>
 8001f88:	e0ad      	b.n	80020e6 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	7e1b      	ldrb	r3, [r3, #24]
 8001f92:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001f94:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	7e5b      	ldrb	r3, [r3, #25]
 8001f9a:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001f9c:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	7e9b      	ldrb	r3, [r3, #26]
 8001fa2:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001fa4:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <HAL_ADC_Init+0x118>
 8001fae:	2380      	movs	r3, #128	@ 0x80
 8001fb0:	015b      	lsls	r3, r3, #5
 8001fb2:	e000      	b.n	8001fb6 <HAL_ADC_Init+0x11a>
 8001fb4:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001fb6:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001fbc:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	691b      	ldr	r3, [r3, #16]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	da04      	bge.n	8001fd0 <HAL_ADC_Init+0x134>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	085b      	lsrs	r3, r3, #1
 8001fce:	e001      	b.n	8001fd4 <HAL_ADC_Init+0x138>
 8001fd0:	2380      	movs	r3, #128	@ 0x80
 8001fd2:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8001fd4:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	212c      	movs	r1, #44	@ 0x2c
 8001fda:	5c5b      	ldrb	r3, [r3, r1]
 8001fdc:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001fde:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	5c9b      	ldrb	r3, [r3, r2]
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d115      	bne.n	800201c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7e9b      	ldrb	r3, [r3, #26]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d105      	bne.n	8002004 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	2280      	movs	r2, #128	@ 0x80
 8001ffc:	0252      	lsls	r2, r2, #9
 8001ffe:	4313      	orrs	r3, r2
 8002000:	61bb      	str	r3, [r7, #24]
 8002002:	e00b      	b.n	800201c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002008:	2220      	movs	r2, #32
 800200a:	431a      	orrs	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002014:	2201      	movs	r2, #1
 8002016:	431a      	orrs	r2, r3
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002020:	2b00      	cmp	r3, #0
 8002022:	d00a      	beq.n	800203a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002028:	23e0      	movs	r3, #224	@ 0xe0
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8002032:	4313      	orrs	r3, r2
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4313      	orrs	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	68db      	ldr	r3, [r3, #12]
 8002040:	4a65      	ldr	r2, [pc, #404]	@ (80021d8 <HAL_ADC_Init+0x33c>)
 8002042:	4013      	ands	r3, r2
 8002044:	0019      	movs	r1, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	69ba      	ldr	r2, [r7, #24]
 800204c:	430a      	orrs	r2, r1
 800204e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	0f9b      	lsrs	r3, r3, #30
 8002056:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800205c:	4313      	orrs	r3, r2
 800205e:	697a      	ldr	r2, [r7, #20]
 8002060:	4313      	orrs	r3, r2
 8002062:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	223c      	movs	r2, #60	@ 0x3c
 8002068:	5c9b      	ldrb	r3, [r3, r2]
 800206a:	2b01      	cmp	r3, #1
 800206c:	d111      	bne.n	8002092 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	0f9b      	lsrs	r3, r3, #30
 8002074:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800207a:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8002080:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 8002086:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	4313      	orrs	r3, r2
 800208c:	2201      	movs	r2, #1
 800208e:	4313      	orrs	r3, r2
 8002090:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	4a50      	ldr	r2, [pc, #320]	@ (80021dc <HAL_ADC_Init+0x340>)
 800209a:	4013      	ands	r3, r2
 800209c:	0019      	movs	r1, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	697a      	ldr	r2, [r7, #20]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	685a      	ldr	r2, [r3, #4]
 80020ac:	23c0      	movs	r3, #192	@ 0xc0
 80020ae:	061b      	lsls	r3, r3, #24
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d018      	beq.n	80020e6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80020b8:	2380      	movs	r3, #128	@ 0x80
 80020ba:	05db      	lsls	r3, r3, #23
 80020bc:	429a      	cmp	r2, r3
 80020be:	d012      	beq.n	80020e6 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80020c4:	2380      	movs	r3, #128	@ 0x80
 80020c6:	061b      	lsls	r3, r3, #24
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d00c      	beq.n	80020e6 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80020cc:	4b44      	ldr	r3, [pc, #272]	@ (80021e0 <HAL_ADC_Init+0x344>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a44      	ldr	r2, [pc, #272]	@ (80021e4 <HAL_ADC_Init+0x348>)
 80020d2:	4013      	ands	r3, r2
 80020d4:	0019      	movs	r1, r3
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	23f0      	movs	r3, #240	@ 0xf0
 80020dc:	039b      	lsls	r3, r3, #14
 80020de:	401a      	ands	r2, r3
 80020e0:	4b3f      	ldr	r3, [pc, #252]	@ (80021e0 <HAL_ADC_Init+0x344>)
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6818      	ldr	r0, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020ee:	001a      	movs	r2, r3
 80020f0:	2100      	movs	r1, #0
 80020f2:	f7ff fdf6 	bl	8001ce2 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6818      	ldr	r0, [r3, #0]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020fe:	493a      	ldr	r1, [pc, #232]	@ (80021e8 <HAL_ADC_Init+0x34c>)
 8002100:	001a      	movs	r2, r3
 8002102:	f7ff fdee 	bl	8001ce2 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	691b      	ldr	r3, [r3, #16]
 800210a:	2b00      	cmp	r3, #0
 800210c:	d109      	bne.n	8002122 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	2110      	movs	r1, #16
 800211a:	4249      	negs	r1, r1
 800211c:	430a      	orrs	r2, r1
 800211e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002120:	e018      	b.n	8002154 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	2380      	movs	r3, #128	@ 0x80
 8002128:	039b      	lsls	r3, r3, #14
 800212a:	429a      	cmp	r2, r3
 800212c:	d112      	bne.n	8002154 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	69db      	ldr	r3, [r3, #28]
 8002138:	3b01      	subs	r3, #1
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	221c      	movs	r2, #28
 800213e:	4013      	ands	r3, r2
 8002140:	2210      	movs	r2, #16
 8002142:	4252      	negs	r2, r2
 8002144:	409a      	lsls	r2, r3
 8002146:	0011      	movs	r1, r2
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	430a      	orrs	r2, r1
 8002152:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2100      	movs	r1, #0
 800215a:	0018      	movs	r0, r3
 800215c:	f7ff fdde 	bl	8001d1c <LL_ADC_GetSamplingTimeCommonChannels>
 8002160:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002166:	429a      	cmp	r2, r3
 8002168:	d10b      	bne.n	8002182 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002174:	2203      	movs	r2, #3
 8002176:	4393      	bics	r3, r2
 8002178:	2201      	movs	r2, #1
 800217a:	431a      	orrs	r2, r3
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8002180:	e01c      	b.n	80021bc <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002186:	2212      	movs	r2, #18
 8002188:	4393      	bics	r3, r2
 800218a:	2210      	movs	r2, #16
 800218c:	431a      	orrs	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	2201      	movs	r2, #1
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800219e:	231f      	movs	r3, #31
 80021a0:	18fb      	adds	r3, r7, r3
 80021a2:	2201      	movs	r2, #1
 80021a4:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80021a6:	e009      	b.n	80021bc <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ac:	2210      	movs	r2, #16
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80021b4:	231f      	movs	r3, #31
 80021b6:	18fb      	adds	r3, r7, r3
 80021b8:	2201      	movs	r2, #1
 80021ba:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80021bc:	231f      	movs	r3, #31
 80021be:	18fb      	adds	r3, r7, r3
 80021c0:	781b      	ldrb	r3, [r3, #0]
}
 80021c2:	0018      	movs	r0, r3
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b008      	add	sp, #32
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	46c0      	nop			@ (mov r8, r8)
 80021cc:	20000048 	.word	0x20000048
 80021d0:	00030d40 	.word	0x00030d40
 80021d4:	fffffefd 	.word	0xfffffefd
 80021d8:	ffde0201 	.word	0xffde0201
 80021dc:	1ffffc02 	.word	0x1ffffc02
 80021e0:	40012708 	.word	0x40012708
 80021e4:	ffc3ffff 	.word	0xffc3ffff
 80021e8:	07ffff04 	.word	0x07ffff04

080021ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
 80021f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021f6:	2317      	movs	r3, #23
 80021f8:	18fb      	adds	r3, r7, r3
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80021fe:	2300      	movs	r3, #0
 8002200:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2254      	movs	r2, #84	@ 0x54
 8002206:	5c9b      	ldrb	r3, [r3, r2]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d101      	bne.n	8002210 <HAL_ADC_ConfigChannel+0x24>
 800220c:	2302      	movs	r3, #2
 800220e:	e1c0      	b.n	8002592 <HAL_ADC_ConfigChannel+0x3a6>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2254      	movs	r2, #84	@ 0x54
 8002214:	2101      	movs	r1, #1
 8002216:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	0018      	movs	r0, r3
 800221e:	f7ff fe2c 	bl	8001e7a <LL_ADC_REG_IsConversionOngoing>
 8002222:	1e03      	subs	r3, r0, #0
 8002224:	d000      	beq.n	8002228 <HAL_ADC_ConfigChannel+0x3c>
 8002226:	e1a3      	b.n	8002570 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	2b02      	cmp	r3, #2
 800222e:	d100      	bne.n	8002232 <HAL_ADC_ConfigChannel+0x46>
 8002230:	e143      	b.n	80024ba <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	691a      	ldr	r2, [r3, #16]
 8002236:	2380      	movs	r3, #128	@ 0x80
 8002238:	061b      	lsls	r3, r3, #24
 800223a:	429a      	cmp	r2, r3
 800223c:	d004      	beq.n	8002248 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002242:	4ac1      	ldr	r2, [pc, #772]	@ (8002548 <HAL_ADC_ConfigChannel+0x35c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d108      	bne.n	800225a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	0019      	movs	r1, r3
 8002252:	0010      	movs	r0, r2
 8002254:	f7ff fd99 	bl	8001d8a <LL_ADC_REG_SetSequencerChAdd>
 8002258:	e0c9      	b.n	80023ee <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	211f      	movs	r1, #31
 8002264:	400b      	ands	r3, r1
 8002266:	210f      	movs	r1, #15
 8002268:	4099      	lsls	r1, r3
 800226a:	000b      	movs	r3, r1
 800226c:	43db      	mvns	r3, r3
 800226e:	4013      	ands	r3, r2
 8002270:	0019      	movs	r1, r3
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	035b      	lsls	r3, r3, #13
 8002278:	0b5b      	lsrs	r3, r3, #13
 800227a:	d105      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x9c>
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	0e9b      	lsrs	r3, r3, #26
 8002282:	221f      	movs	r2, #31
 8002284:	4013      	ands	r3, r2
 8002286:	e098      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2201      	movs	r2, #1
 800228e:	4013      	ands	r3, r2
 8002290:	d000      	beq.n	8002294 <HAL_ADC_ConfigChannel+0xa8>
 8002292:	e091      	b.n	80023b8 <HAL_ADC_ConfigChannel+0x1cc>
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2202      	movs	r2, #2
 800229a:	4013      	ands	r3, r2
 800229c:	d000      	beq.n	80022a0 <HAL_ADC_ConfigChannel+0xb4>
 800229e:	e089      	b.n	80023b4 <HAL_ADC_ConfigChannel+0x1c8>
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2204      	movs	r2, #4
 80022a6:	4013      	ands	r3, r2
 80022a8:	d000      	beq.n	80022ac <HAL_ADC_ConfigChannel+0xc0>
 80022aa:	e081      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x1c4>
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	2208      	movs	r2, #8
 80022b2:	4013      	ands	r3, r2
 80022b4:	d000      	beq.n	80022b8 <HAL_ADC_ConfigChannel+0xcc>
 80022b6:	e079      	b.n	80023ac <HAL_ADC_ConfigChannel+0x1c0>
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2210      	movs	r2, #16
 80022be:	4013      	ands	r3, r2
 80022c0:	d000      	beq.n	80022c4 <HAL_ADC_ConfigChannel+0xd8>
 80022c2:	e071      	b.n	80023a8 <HAL_ADC_ConfigChannel+0x1bc>
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	2220      	movs	r2, #32
 80022ca:	4013      	ands	r3, r2
 80022cc:	d000      	beq.n	80022d0 <HAL_ADC_ConfigChannel+0xe4>
 80022ce:	e069      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x1b8>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2240      	movs	r2, #64	@ 0x40
 80022d6:	4013      	ands	r3, r2
 80022d8:	d000      	beq.n	80022dc <HAL_ADC_ConfigChannel+0xf0>
 80022da:	e061      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x1b4>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2280      	movs	r2, #128	@ 0x80
 80022e2:	4013      	ands	r3, r2
 80022e4:	d000      	beq.n	80022e8 <HAL_ADC_ConfigChannel+0xfc>
 80022e6:	e059      	b.n	800239c <HAL_ADC_ConfigChannel+0x1b0>
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	2380      	movs	r3, #128	@ 0x80
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	4013      	ands	r3, r2
 80022f2:	d151      	bne.n	8002398 <HAL_ADC_ConfigChannel+0x1ac>
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	2380      	movs	r3, #128	@ 0x80
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	4013      	ands	r3, r2
 80022fe:	d149      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x1a8>
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	2380      	movs	r3, #128	@ 0x80
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	4013      	ands	r3, r2
 800230a:	d141      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x1a4>
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2380      	movs	r3, #128	@ 0x80
 8002312:	011b      	lsls	r3, r3, #4
 8002314:	4013      	ands	r3, r2
 8002316:	d139      	bne.n	800238c <HAL_ADC_ConfigChannel+0x1a0>
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	2380      	movs	r3, #128	@ 0x80
 800231e:	015b      	lsls	r3, r3, #5
 8002320:	4013      	ands	r3, r2
 8002322:	d131      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x19c>
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	2380      	movs	r3, #128	@ 0x80
 800232a:	019b      	lsls	r3, r3, #6
 800232c:	4013      	ands	r3, r2
 800232e:	d129      	bne.n	8002384 <HAL_ADC_ConfigChannel+0x198>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	2380      	movs	r3, #128	@ 0x80
 8002336:	01db      	lsls	r3, r3, #7
 8002338:	4013      	ands	r3, r2
 800233a:	d121      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x194>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	2380      	movs	r3, #128	@ 0x80
 8002342:	021b      	lsls	r3, r3, #8
 8002344:	4013      	ands	r3, r2
 8002346:	d119      	bne.n	800237c <HAL_ADC_ConfigChannel+0x190>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	2380      	movs	r3, #128	@ 0x80
 800234e:	025b      	lsls	r3, r3, #9
 8002350:	4013      	ands	r3, r2
 8002352:	d111      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x18c>
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	2380      	movs	r3, #128	@ 0x80
 800235a:	029b      	lsls	r3, r3, #10
 800235c:	4013      	ands	r3, r2
 800235e:	d109      	bne.n	8002374 <HAL_ADC_ConfigChannel+0x188>
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681a      	ldr	r2, [r3, #0]
 8002364:	2380      	movs	r3, #128	@ 0x80
 8002366:	02db      	lsls	r3, r3, #11
 8002368:	4013      	ands	r3, r2
 800236a:	d001      	beq.n	8002370 <HAL_ADC_ConfigChannel+0x184>
 800236c:	2312      	movs	r3, #18
 800236e:	e024      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002370:	2300      	movs	r3, #0
 8002372:	e022      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002374:	2311      	movs	r3, #17
 8002376:	e020      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002378:	2310      	movs	r3, #16
 800237a:	e01e      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 800237c:	230f      	movs	r3, #15
 800237e:	e01c      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002380:	230e      	movs	r3, #14
 8002382:	e01a      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002384:	230d      	movs	r3, #13
 8002386:	e018      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002388:	230c      	movs	r3, #12
 800238a:	e016      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 800238c:	230b      	movs	r3, #11
 800238e:	e014      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002390:	230a      	movs	r3, #10
 8002392:	e012      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002394:	2309      	movs	r3, #9
 8002396:	e010      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 8002398:	2308      	movs	r3, #8
 800239a:	e00e      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 800239c:	2307      	movs	r3, #7
 800239e:	e00c      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023a0:	2306      	movs	r3, #6
 80023a2:	e00a      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023a4:	2305      	movs	r3, #5
 80023a6:	e008      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023a8:	2304      	movs	r3, #4
 80023aa:	e006      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023ac:	2303      	movs	r3, #3
 80023ae:	e004      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023b0:	2302      	movs	r3, #2
 80023b2:	e002      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023b4:	2301      	movs	r3, #1
 80023b6:	e000      	b.n	80023ba <HAL_ADC_ConfigChannel+0x1ce>
 80023b8:	2300      	movs	r3, #0
 80023ba:	683a      	ldr	r2, [r7, #0]
 80023bc:	6852      	ldr	r2, [r2, #4]
 80023be:	201f      	movs	r0, #31
 80023c0:	4002      	ands	r2, r0
 80023c2:	4093      	lsls	r3, r2
 80023c4:	000a      	movs	r2, r1
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	089b      	lsrs	r3, r3, #2
 80023d2:	1c5a      	adds	r2, r3, #1
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	69db      	ldr	r3, [r3, #28]
 80023d8:	429a      	cmp	r2, r3
 80023da:	d808      	bhi.n	80023ee <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	6859      	ldr	r1, [r3, #4]
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	001a      	movs	r2, r3
 80023ea:	f7ff fcae 	bl	8001d4a <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6818      	ldr	r0, [r3, #0]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	6819      	ldr	r1, [r3, #0]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	001a      	movs	r2, r3
 80023fc:	f7ff fce8 	bl	8001dd0 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	db00      	blt.n	800240a <HAL_ADC_ConfigChannel+0x21e>
 8002408:	e0bc      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800240a:	4b50      	ldr	r3, [pc, #320]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 800240c:	0018      	movs	r0, r3
 800240e:	f7ff fc5b 	bl	8001cc8 <LL_ADC_GetCommonPathInternalCh>
 8002412:	0003      	movs	r3, r0
 8002414:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a4d      	ldr	r2, [pc, #308]	@ (8002550 <HAL_ADC_ConfigChannel+0x364>)
 800241c:	4293      	cmp	r3, r2
 800241e:	d122      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	2380      	movs	r3, #128	@ 0x80
 8002424:	041b      	lsls	r3, r3, #16
 8002426:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002428:	d11d      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800242a:	693b      	ldr	r3, [r7, #16]
 800242c:	2280      	movs	r2, #128	@ 0x80
 800242e:	0412      	lsls	r2, r2, #16
 8002430:	4313      	orrs	r3, r2
 8002432:	4a46      	ldr	r2, [pc, #280]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 8002434:	0019      	movs	r1, r3
 8002436:	0010      	movs	r0, r2
 8002438:	f7ff fc32 	bl	8001ca0 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800243c:	4b45      	ldr	r3, [pc, #276]	@ (8002554 <HAL_ADC_ConfigChannel+0x368>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4945      	ldr	r1, [pc, #276]	@ (8002558 <HAL_ADC_ConfigChannel+0x36c>)
 8002442:	0018      	movs	r0, r3
 8002444:	f7fd fe68 	bl	8000118 <__udivsi3>
 8002448:	0003      	movs	r3, r0
 800244a:	1c5a      	adds	r2, r3, #1
 800244c:	0013      	movs	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	189b      	adds	r3, r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002456:	e002      	b.n	800245e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	3b01      	subs	r3, #1
 800245c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1f9      	bne.n	8002458 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002464:	e08e      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	4a3c      	ldr	r2, [pc, #240]	@ (800255c <HAL_ADC_ConfigChannel+0x370>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d10e      	bne.n	800248e <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	2380      	movs	r3, #128	@ 0x80
 8002474:	045b      	lsls	r3, r3, #17
 8002476:	4013      	ands	r3, r2
 8002478:	d109      	bne.n	800248e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	2280      	movs	r2, #128	@ 0x80
 800247e:	0452      	lsls	r2, r2, #17
 8002480:	4313      	orrs	r3, r2
 8002482:	4a32      	ldr	r2, [pc, #200]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 8002484:	0019      	movs	r1, r3
 8002486:	0010      	movs	r0, r2
 8002488:	f7ff fc0a 	bl	8001ca0 <LL_ADC_SetCommonPathInternalCh>
 800248c:	e07a      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4a33      	ldr	r2, [pc, #204]	@ (8002560 <HAL_ADC_ConfigChannel+0x374>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d000      	beq.n	800249a <HAL_ADC_ConfigChannel+0x2ae>
 8002498:	e074      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	2380      	movs	r3, #128	@ 0x80
 800249e:	03db      	lsls	r3, r3, #15
 80024a0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80024a2:	d000      	beq.n	80024a6 <HAL_ADC_ConfigChannel+0x2ba>
 80024a4:	e06e      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	2280      	movs	r2, #128	@ 0x80
 80024aa:	03d2      	lsls	r2, r2, #15
 80024ac:	4313      	orrs	r3, r2
 80024ae:	4a27      	ldr	r2, [pc, #156]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 80024b0:	0019      	movs	r1, r3
 80024b2:	0010      	movs	r0, r2
 80024b4:	f7ff fbf4 	bl	8001ca0 <LL_ADC_SetCommonPathInternalCh>
 80024b8:	e064      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691a      	ldr	r2, [r3, #16]
 80024be:	2380      	movs	r3, #128	@ 0x80
 80024c0:	061b      	lsls	r3, r3, #24
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d004      	beq.n	80024d0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80024ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002548 <HAL_ADC_ConfigChannel+0x35c>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d107      	bne.n	80024e0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	0019      	movs	r1, r3
 80024da:	0010      	movs	r0, r2
 80024dc:	f7ff fc66 	bl	8001dac <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	da4d      	bge.n	8002584 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024e8:	4b18      	ldr	r3, [pc, #96]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 80024ea:	0018      	movs	r0, r3
 80024ec:	f7ff fbec 	bl	8001cc8 <LL_ADC_GetCommonPathInternalCh>
 80024f0:	0003      	movs	r3, r0
 80024f2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a15      	ldr	r2, [pc, #84]	@ (8002550 <HAL_ADC_ConfigChannel+0x364>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d108      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	4a18      	ldr	r2, [pc, #96]	@ (8002564 <HAL_ADC_ConfigChannel+0x378>)
 8002502:	4013      	ands	r3, r2
 8002504:	4a11      	ldr	r2, [pc, #68]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 8002506:	0019      	movs	r1, r3
 8002508:	0010      	movs	r0, r2
 800250a:	f7ff fbc9 	bl	8001ca0 <LL_ADC_SetCommonPathInternalCh>
 800250e:	e039      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a11      	ldr	r2, [pc, #68]	@ (800255c <HAL_ADC_ConfigChannel+0x370>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d108      	bne.n	800252c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4a12      	ldr	r2, [pc, #72]	@ (8002568 <HAL_ADC_ConfigChannel+0x37c>)
 800251e:	4013      	ands	r3, r2
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 8002522:	0019      	movs	r1, r3
 8002524:	0010      	movs	r0, r2
 8002526:	f7ff fbbb 	bl	8001ca0 <LL_ADC_SetCommonPathInternalCh>
 800252a:	e02b      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a0b      	ldr	r2, [pc, #44]	@ (8002560 <HAL_ADC_ConfigChannel+0x374>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d126      	bne.n	8002584 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002536:	693b      	ldr	r3, [r7, #16]
 8002538:	4a0c      	ldr	r2, [pc, #48]	@ (800256c <HAL_ADC_ConfigChannel+0x380>)
 800253a:	4013      	ands	r3, r2
 800253c:	4a03      	ldr	r2, [pc, #12]	@ (800254c <HAL_ADC_ConfigChannel+0x360>)
 800253e:	0019      	movs	r1, r3
 8002540:	0010      	movs	r0, r2
 8002542:	f7ff fbad 	bl	8001ca0 <LL_ADC_SetCommonPathInternalCh>
 8002546:	e01d      	b.n	8002584 <HAL_ADC_ConfigChannel+0x398>
 8002548:	80000004 	.word	0x80000004
 800254c:	40012708 	.word	0x40012708
 8002550:	b0001000 	.word	0xb0001000
 8002554:	20000048 	.word	0x20000048
 8002558:	00030d40 	.word	0x00030d40
 800255c:	b8004000 	.word	0xb8004000
 8002560:	b4002000 	.word	0xb4002000
 8002564:	ff7fffff 	.word	0xff7fffff
 8002568:	feffffff 	.word	0xfeffffff
 800256c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002574:	2220      	movs	r2, #32
 8002576:	431a      	orrs	r2, r3
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800257c:	2317      	movs	r3, #23
 800257e:	18fb      	adds	r3, r7, r3
 8002580:	2201      	movs	r2, #1
 8002582:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2254      	movs	r2, #84	@ 0x54
 8002588:	2100      	movs	r1, #0
 800258a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800258c:	2317      	movs	r3, #23
 800258e:	18fb      	adds	r3, r7, r3
 8002590:	781b      	ldrb	r3, [r3, #0]
}
 8002592:	0018      	movs	r0, r3
 8002594:	46bd      	mov	sp, r7
 8002596:	b006      	add	sp, #24
 8002598:	bd80      	pop	{r7, pc}
 800259a:	46c0      	nop			@ (mov r8, r8)

0800259c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	0002      	movs	r2, r0
 80025a4:	1dfb      	adds	r3, r7, #7
 80025a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025a8:	1dfb      	adds	r3, r7, #7
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80025ae:	d809      	bhi.n	80025c4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025b0:	1dfb      	adds	r3, r7, #7
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	001a      	movs	r2, r3
 80025b6:	231f      	movs	r3, #31
 80025b8:	401a      	ands	r2, r3
 80025ba:	4b04      	ldr	r3, [pc, #16]	@ (80025cc <__NVIC_EnableIRQ+0x30>)
 80025bc:	2101      	movs	r1, #1
 80025be:	4091      	lsls	r1, r2
 80025c0:	000a      	movs	r2, r1
 80025c2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80025c4:	46c0      	nop			@ (mov r8, r8)
 80025c6:	46bd      	mov	sp, r7
 80025c8:	b002      	add	sp, #8
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	e000e100 	.word	0xe000e100

080025d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d0:	b590      	push	{r4, r7, lr}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	0002      	movs	r2, r0
 80025d8:	6039      	str	r1, [r7, #0]
 80025da:	1dfb      	adds	r3, r7, #7
 80025dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80025de:	1dfb      	adds	r3, r7, #7
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80025e4:	d828      	bhi.n	8002638 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025e6:	4a2f      	ldr	r2, [pc, #188]	@ (80026a4 <__NVIC_SetPriority+0xd4>)
 80025e8:	1dfb      	adds	r3, r7, #7
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	b25b      	sxtb	r3, r3
 80025ee:	089b      	lsrs	r3, r3, #2
 80025f0:	33c0      	adds	r3, #192	@ 0xc0
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	589b      	ldr	r3, [r3, r2]
 80025f6:	1dfa      	adds	r2, r7, #7
 80025f8:	7812      	ldrb	r2, [r2, #0]
 80025fa:	0011      	movs	r1, r2
 80025fc:	2203      	movs	r2, #3
 80025fe:	400a      	ands	r2, r1
 8002600:	00d2      	lsls	r2, r2, #3
 8002602:	21ff      	movs	r1, #255	@ 0xff
 8002604:	4091      	lsls	r1, r2
 8002606:	000a      	movs	r2, r1
 8002608:	43d2      	mvns	r2, r2
 800260a:	401a      	ands	r2, r3
 800260c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	019b      	lsls	r3, r3, #6
 8002612:	22ff      	movs	r2, #255	@ 0xff
 8002614:	401a      	ands	r2, r3
 8002616:	1dfb      	adds	r3, r7, #7
 8002618:	781b      	ldrb	r3, [r3, #0]
 800261a:	0018      	movs	r0, r3
 800261c:	2303      	movs	r3, #3
 800261e:	4003      	ands	r3, r0
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002624:	481f      	ldr	r0, [pc, #124]	@ (80026a4 <__NVIC_SetPriority+0xd4>)
 8002626:	1dfb      	adds	r3, r7, #7
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	b25b      	sxtb	r3, r3
 800262c:	089b      	lsrs	r3, r3, #2
 800262e:	430a      	orrs	r2, r1
 8002630:	33c0      	adds	r3, #192	@ 0xc0
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002636:	e031      	b.n	800269c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002638:	4a1b      	ldr	r2, [pc, #108]	@ (80026a8 <__NVIC_SetPriority+0xd8>)
 800263a:	1dfb      	adds	r3, r7, #7
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	0019      	movs	r1, r3
 8002640:	230f      	movs	r3, #15
 8002642:	400b      	ands	r3, r1
 8002644:	3b08      	subs	r3, #8
 8002646:	089b      	lsrs	r3, r3, #2
 8002648:	3306      	adds	r3, #6
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	18d3      	adds	r3, r2, r3
 800264e:	3304      	adds	r3, #4
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	1dfa      	adds	r2, r7, #7
 8002654:	7812      	ldrb	r2, [r2, #0]
 8002656:	0011      	movs	r1, r2
 8002658:	2203      	movs	r2, #3
 800265a:	400a      	ands	r2, r1
 800265c:	00d2      	lsls	r2, r2, #3
 800265e:	21ff      	movs	r1, #255	@ 0xff
 8002660:	4091      	lsls	r1, r2
 8002662:	000a      	movs	r2, r1
 8002664:	43d2      	mvns	r2, r2
 8002666:	401a      	ands	r2, r3
 8002668:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	019b      	lsls	r3, r3, #6
 800266e:	22ff      	movs	r2, #255	@ 0xff
 8002670:	401a      	ands	r2, r3
 8002672:	1dfb      	adds	r3, r7, #7
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	0018      	movs	r0, r3
 8002678:	2303      	movs	r3, #3
 800267a:	4003      	ands	r3, r0
 800267c:	00db      	lsls	r3, r3, #3
 800267e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002680:	4809      	ldr	r0, [pc, #36]	@ (80026a8 <__NVIC_SetPriority+0xd8>)
 8002682:	1dfb      	adds	r3, r7, #7
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	001c      	movs	r4, r3
 8002688:	230f      	movs	r3, #15
 800268a:	4023      	ands	r3, r4
 800268c:	3b08      	subs	r3, #8
 800268e:	089b      	lsrs	r3, r3, #2
 8002690:	430a      	orrs	r2, r1
 8002692:	3306      	adds	r3, #6
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	18c3      	adds	r3, r0, r3
 8002698:	3304      	adds	r3, #4
 800269a:	601a      	str	r2, [r3, #0]
}
 800269c:	46c0      	nop			@ (mov r8, r8)
 800269e:	46bd      	mov	sp, r7
 80026a0:	b003      	add	sp, #12
 80026a2:	bd90      	pop	{r4, r7, pc}
 80026a4:	e000e100 	.word	0xe000e100
 80026a8:	e000ed00 	.word	0xe000ed00

080026ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	1e5a      	subs	r2, r3, #1
 80026b8:	2380      	movs	r3, #128	@ 0x80
 80026ba:	045b      	lsls	r3, r3, #17
 80026bc:	429a      	cmp	r2, r3
 80026be:	d301      	bcc.n	80026c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026c0:	2301      	movs	r3, #1
 80026c2:	e010      	b.n	80026e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026c4:	4b0a      	ldr	r3, [pc, #40]	@ (80026f0 <SysTick_Config+0x44>)
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	3a01      	subs	r2, #1
 80026ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026cc:	2301      	movs	r3, #1
 80026ce:	425b      	negs	r3, r3
 80026d0:	2103      	movs	r1, #3
 80026d2:	0018      	movs	r0, r3
 80026d4:	f7ff ff7c 	bl	80025d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026d8:	4b05      	ldr	r3, [pc, #20]	@ (80026f0 <SysTick_Config+0x44>)
 80026da:	2200      	movs	r2, #0
 80026dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026de:	4b04      	ldr	r3, [pc, #16]	@ (80026f0 <SysTick_Config+0x44>)
 80026e0:	2207      	movs	r2, #7
 80026e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	0018      	movs	r0, r3
 80026e8:	46bd      	mov	sp, r7
 80026ea:	b002      	add	sp, #8
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	46c0      	nop			@ (mov r8, r8)
 80026f0:	e000e010 	.word	0xe000e010

080026f4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b084      	sub	sp, #16
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
 80026fe:	210f      	movs	r1, #15
 8002700:	187b      	adds	r3, r7, r1
 8002702:	1c02      	adds	r2, r0, #0
 8002704:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	187b      	adds	r3, r7, r1
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	b25b      	sxtb	r3, r3
 800270e:	0011      	movs	r1, r2
 8002710:	0018      	movs	r0, r3
 8002712:	f7ff ff5d 	bl	80025d0 <__NVIC_SetPriority>
}
 8002716:	46c0      	nop			@ (mov r8, r8)
 8002718:	46bd      	mov	sp, r7
 800271a:	b004      	add	sp, #16
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	0002      	movs	r2, r0
 8002726:	1dfb      	adds	r3, r7, #7
 8002728:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800272a:	1dfb      	adds	r3, r7, #7
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	b25b      	sxtb	r3, r3
 8002730:	0018      	movs	r0, r3
 8002732:	f7ff ff33 	bl	800259c <__NVIC_EnableIRQ>
}
 8002736:	46c0      	nop			@ (mov r8, r8)
 8002738:	46bd      	mov	sp, r7
 800273a:	b002      	add	sp, #8
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b082      	sub	sp, #8
 8002742:	af00      	add	r7, sp, #0
 8002744:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	0018      	movs	r0, r3
 800274a:	f7ff ffaf 	bl	80026ac <SysTick_Config>
 800274e:	0003      	movs	r3, r0
}
 8002750:	0018      	movs	r0, r3
 8002752:	46bd      	mov	sp, r7
 8002754:	b002      	add	sp, #8
 8002756:	bd80      	pop	{r7, pc}

08002758 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b086      	sub	sp, #24
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002762:	2300      	movs	r3, #0
 8002764:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002766:	e147      	b.n	80029f8 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2101      	movs	r1, #1
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4091      	lsls	r1, r2
 8002772:	000a      	movs	r2, r1
 8002774:	4013      	ands	r3, r2
 8002776:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d100      	bne.n	8002780 <HAL_GPIO_Init+0x28>
 800277e:	e138      	b.n	80029f2 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	2203      	movs	r2, #3
 8002786:	4013      	ands	r3, r2
 8002788:	2b01      	cmp	r3, #1
 800278a:	d005      	beq.n	8002798 <HAL_GPIO_Init+0x40>
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2203      	movs	r2, #3
 8002792:	4013      	ands	r3, r2
 8002794:	2b02      	cmp	r3, #2
 8002796:	d130      	bne.n	80027fa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	2203      	movs	r2, #3
 80027a4:	409a      	lsls	r2, r3
 80027a6:	0013      	movs	r3, r2
 80027a8:	43da      	mvns	r2, r3
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	4013      	ands	r3, r2
 80027ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	68da      	ldr	r2, [r3, #12]
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	409a      	lsls	r2, r3
 80027ba:	0013      	movs	r3, r2
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	4313      	orrs	r3, r2
 80027c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	693a      	ldr	r2, [r7, #16]
 80027c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027ce:	2201      	movs	r2, #1
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	409a      	lsls	r2, r3
 80027d4:	0013      	movs	r3, r2
 80027d6:	43da      	mvns	r2, r3
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	4013      	ands	r3, r2
 80027dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	091b      	lsrs	r3, r3, #4
 80027e4:	2201      	movs	r2, #1
 80027e6:	401a      	ands	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	409a      	lsls	r2, r3
 80027ec:	0013      	movs	r3, r2
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2203      	movs	r2, #3
 8002800:	4013      	ands	r3, r2
 8002802:	2b03      	cmp	r3, #3
 8002804:	d017      	beq.n	8002836 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	2203      	movs	r2, #3
 8002812:	409a      	lsls	r2, r3
 8002814:	0013      	movs	r3, r2
 8002816:	43da      	mvns	r2, r3
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	4013      	ands	r3, r2
 800281c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	689a      	ldr	r2, [r3, #8]
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	005b      	lsls	r3, r3, #1
 8002826:	409a      	lsls	r2, r3
 8002828:	0013      	movs	r3, r2
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	4313      	orrs	r3, r2
 800282e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	693a      	ldr	r2, [r7, #16]
 8002834:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	2203      	movs	r2, #3
 800283c:	4013      	ands	r3, r2
 800283e:	2b02      	cmp	r3, #2
 8002840:	d123      	bne.n	800288a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	08da      	lsrs	r2, r3, #3
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	3208      	adds	r2, #8
 800284a:	0092      	lsls	r2, r2, #2
 800284c:	58d3      	ldr	r3, [r2, r3]
 800284e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	2207      	movs	r2, #7
 8002854:	4013      	ands	r3, r2
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	220f      	movs	r2, #15
 800285a:	409a      	lsls	r2, r3
 800285c:	0013      	movs	r3, r2
 800285e:	43da      	mvns	r2, r3
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	4013      	ands	r3, r2
 8002864:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	691a      	ldr	r2, [r3, #16]
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	2107      	movs	r1, #7
 800286e:	400b      	ands	r3, r1
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	409a      	lsls	r2, r3
 8002874:	0013      	movs	r3, r2
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	08da      	lsrs	r2, r3, #3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3208      	adds	r2, #8
 8002884:	0092      	lsls	r2, r2, #2
 8002886:	6939      	ldr	r1, [r7, #16]
 8002888:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	005b      	lsls	r3, r3, #1
 8002894:	2203      	movs	r2, #3
 8002896:	409a      	lsls	r2, r3
 8002898:	0013      	movs	r3, r2
 800289a:	43da      	mvns	r2, r3
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	4013      	ands	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	2203      	movs	r2, #3
 80028a8:	401a      	ands	r2, r3
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	409a      	lsls	r2, r3
 80028b0:	0013      	movs	r3, r2
 80028b2:	693a      	ldr	r2, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	23c0      	movs	r3, #192	@ 0xc0
 80028c4:	029b      	lsls	r3, r3, #10
 80028c6:	4013      	ands	r3, r2
 80028c8:	d100      	bne.n	80028cc <HAL_GPIO_Init+0x174>
 80028ca:	e092      	b.n	80029f2 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80028cc:	4a50      	ldr	r2, [pc, #320]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	089b      	lsrs	r3, r3, #2
 80028d2:	3318      	adds	r3, #24
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	589b      	ldr	r3, [r3, r2]
 80028d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	2203      	movs	r2, #3
 80028de:	4013      	ands	r3, r2
 80028e0:	00db      	lsls	r3, r3, #3
 80028e2:	220f      	movs	r2, #15
 80028e4:	409a      	lsls	r2, r3
 80028e6:	0013      	movs	r3, r2
 80028e8:	43da      	mvns	r2, r3
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	23a0      	movs	r3, #160	@ 0xa0
 80028f4:	05db      	lsls	r3, r3, #23
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d013      	beq.n	8002922 <HAL_GPIO_Init+0x1ca>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a45      	ldr	r2, [pc, #276]	@ (8002a14 <HAL_GPIO_Init+0x2bc>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00d      	beq.n	800291e <HAL_GPIO_Init+0x1c6>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a44      	ldr	r2, [pc, #272]	@ (8002a18 <HAL_GPIO_Init+0x2c0>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d007      	beq.n	800291a <HAL_GPIO_Init+0x1c2>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a43      	ldr	r2, [pc, #268]	@ (8002a1c <HAL_GPIO_Init+0x2c4>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d101      	bne.n	8002916 <HAL_GPIO_Init+0x1be>
 8002912:	2303      	movs	r3, #3
 8002914:	e006      	b.n	8002924 <HAL_GPIO_Init+0x1cc>
 8002916:	2305      	movs	r3, #5
 8002918:	e004      	b.n	8002924 <HAL_GPIO_Init+0x1cc>
 800291a:	2302      	movs	r3, #2
 800291c:	e002      	b.n	8002924 <HAL_GPIO_Init+0x1cc>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <HAL_GPIO_Init+0x1cc>
 8002922:	2300      	movs	r3, #0
 8002924:	697a      	ldr	r2, [r7, #20]
 8002926:	2103      	movs	r1, #3
 8002928:	400a      	ands	r2, r1
 800292a:	00d2      	lsls	r2, r2, #3
 800292c:	4093      	lsls	r3, r2
 800292e:	693a      	ldr	r2, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002934:	4936      	ldr	r1, [pc, #216]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	089b      	lsrs	r3, r3, #2
 800293a:	3318      	adds	r3, #24
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002942:	4b33      	ldr	r3, [pc, #204]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	43da      	mvns	r2, r3
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	4013      	ands	r3, r2
 8002950:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	2380      	movs	r3, #128	@ 0x80
 8002958:	035b      	lsls	r3, r3, #13
 800295a:	4013      	ands	r3, r2
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800295e:	693a      	ldr	r2, [r7, #16]
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	4313      	orrs	r3, r2
 8002964:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002966:	4b2a      	ldr	r3, [pc, #168]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800296c:	4b28      	ldr	r3, [pc, #160]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	43da      	mvns	r2, r3
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	4013      	ands	r3, r2
 800297a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685a      	ldr	r2, [r3, #4]
 8002980:	2380      	movs	r3, #128	@ 0x80
 8002982:	039b      	lsls	r3, r3, #14
 8002984:	4013      	ands	r3, r2
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002990:	4b1f      	ldr	r3, [pc, #124]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002996:	4a1e      	ldr	r2, [pc, #120]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 8002998:	2384      	movs	r3, #132	@ 0x84
 800299a:	58d3      	ldr	r3, [r2, r3]
 800299c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	43da      	mvns	r2, r3
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	4013      	ands	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	2380      	movs	r3, #128	@ 0x80
 80029ae:	029b      	lsls	r3, r3, #10
 80029b0:	4013      	ands	r3, r2
 80029b2:	d003      	beq.n	80029bc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029bc:	4914      	ldr	r1, [pc, #80]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 80029be:	2284      	movs	r2, #132	@ 0x84
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80029c4:	4a12      	ldr	r2, [pc, #72]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 80029c6:	2380      	movs	r3, #128	@ 0x80
 80029c8:	58d3      	ldr	r3, [r2, r3]
 80029ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	43da      	mvns	r2, r3
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	4013      	ands	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	2380      	movs	r3, #128	@ 0x80
 80029dc:	025b      	lsls	r3, r3, #9
 80029de:	4013      	ands	r3, r2
 80029e0:	d003      	beq.n	80029ea <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029ea:	4909      	ldr	r1, [pc, #36]	@ (8002a10 <HAL_GPIO_Init+0x2b8>)
 80029ec:	2280      	movs	r2, #128	@ 0x80
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	3301      	adds	r3, #1
 80029f6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	40da      	lsrs	r2, r3
 8002a00:	1e13      	subs	r3, r2, #0
 8002a02:	d000      	beq.n	8002a06 <HAL_GPIO_Init+0x2ae>
 8002a04:	e6b0      	b.n	8002768 <HAL_GPIO_Init+0x10>
  }
}
 8002a06:	46c0      	nop			@ (mov r8, r8)
 8002a08:	46c0      	nop			@ (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	b006      	add	sp, #24
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	40021800 	.word	0x40021800
 8002a14:	50000400 	.word	0x50000400
 8002a18:	50000800 	.word	0x50000800
 8002a1c:	50000c00 	.word	0x50000c00

08002a20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	000a      	movs	r2, r1
 8002a2a:	1cbb      	adds	r3, r7, #2
 8002a2c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	1cba      	adds	r2, r7, #2
 8002a34:	8812      	ldrh	r2, [r2, #0]
 8002a36:	4013      	ands	r3, r2
 8002a38:	d004      	beq.n	8002a44 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002a3a:	230f      	movs	r3, #15
 8002a3c:	18fb      	adds	r3, r7, r3
 8002a3e:	2201      	movs	r2, #1
 8002a40:	701a      	strb	r2, [r3, #0]
 8002a42:	e003      	b.n	8002a4c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a44:	230f      	movs	r3, #15
 8002a46:	18fb      	adds	r3, r7, r3
 8002a48:	2200      	movs	r2, #0
 8002a4a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002a4c:	230f      	movs	r3, #15
 8002a4e:	18fb      	adds	r3, r7, r3
 8002a50:	781b      	ldrb	r3, [r3, #0]
}
 8002a52:	0018      	movs	r0, r3
 8002a54:	46bd      	mov	sp, r7
 8002a56:	b004      	add	sp, #16
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b082      	sub	sp, #8
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
 8002a62:	0008      	movs	r0, r1
 8002a64:	0011      	movs	r1, r2
 8002a66:	1cbb      	adds	r3, r7, #2
 8002a68:	1c02      	adds	r2, r0, #0
 8002a6a:	801a      	strh	r2, [r3, #0]
 8002a6c:	1c7b      	adds	r3, r7, #1
 8002a6e:	1c0a      	adds	r2, r1, #0
 8002a70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a72:	1c7b      	adds	r3, r7, #1
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d004      	beq.n	8002a84 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a7a:	1cbb      	adds	r3, r7, #2
 8002a7c:	881a      	ldrh	r2, [r3, #0]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a82:	e003      	b.n	8002a8c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a84:	1cbb      	adds	r3, r7, #2
 8002a86:	881a      	ldrh	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a8c:	46c0      	nop			@ (mov r8, r8)
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	b002      	add	sp, #8
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b084      	sub	sp, #16
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	000a      	movs	r2, r1
 8002a9e:	1cbb      	adds	r3, r7, #2
 8002aa0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aa8:	1cbb      	adds	r3, r7, #2
 8002aaa:	881b      	ldrh	r3, [r3, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	041a      	lsls	r2, r3, #16
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	1cb9      	adds	r1, r7, #2
 8002ab8:	8809      	ldrh	r1, [r1, #0]
 8002aba:	400b      	ands	r3, r1
 8002abc:	431a      	orrs	r2, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	619a      	str	r2, [r3, #24]
}
 8002ac2:	46c0      	nop			@ (mov r8, r8)
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	b004      	add	sp, #16
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	0002      	movs	r2, r0
 8002ad4:	1dbb      	adds	r3, r7, #6
 8002ad6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0x00u)
 8002ad8:	4b10      	ldr	r3, [pc, #64]	@ (8002b1c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	1dba      	adds	r2, r7, #6
 8002ade:	8812      	ldrh	r2, [r2, #0]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d008      	beq.n	8002af6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002ae6:	1dba      	adds	r2, r7, #6
 8002ae8:	8812      	ldrh	r2, [r2, #0]
 8002aea:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8002aec:	1dbb      	adds	r3, r7, #6
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	0018      	movs	r0, r3
 8002af2:	f000 f815 	bl	8002b20 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0x00u)
 8002af6:	4b09      	ldr	r3, [pc, #36]	@ (8002b1c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002af8:	691b      	ldr	r3, [r3, #16]
 8002afa:	1dba      	adds	r2, r7, #6
 8002afc:	8812      	ldrh	r2, [r2, #0]
 8002afe:	4013      	ands	r3, r2
 8002b00:	d008      	beq.n	8002b14 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8002b02:	4b06      	ldr	r3, [pc, #24]	@ (8002b1c <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002b04:	1dba      	adds	r2, r7, #6
 8002b06:	8812      	ldrh	r2, [r2, #0]
 8002b08:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002b0a:	1dbb      	adds	r3, r7, #6
 8002b0c:	881b      	ldrh	r3, [r3, #0]
 8002b0e:	0018      	movs	r0, r3
 8002b10:	f7fe f81a 	bl	8000b48 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002b14:	46c0      	nop			@ (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b002      	add	sp, #8
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40021800 	.word	0x40021800

08002b20 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	0002      	movs	r2, r0
 8002b28:	1dbb      	adds	r3, r7, #6
 8002b2a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002b2c:	46c0      	nop			@ (mov r8, r8)
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	b002      	add	sp, #8
 8002b32:	bd80      	pop	{r7, pc}

08002b34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b082      	sub	sp, #8
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d101      	bne.n	8002b46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	e08f      	b.n	8002c66 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2241      	movs	r2, #65	@ 0x41
 8002b4a:	5c9b      	ldrb	r3, [r3, r2]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d107      	bne.n	8002b62 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2240      	movs	r2, #64	@ 0x40
 8002b56:	2100      	movs	r1, #0
 8002b58:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	f7fe fde7 	bl	8001730 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2241      	movs	r2, #65	@ 0x41
 8002b66:	2124      	movs	r1, #36	@ 0x24
 8002b68:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2101      	movs	r1, #1
 8002b76:	438a      	bics	r2, r1
 8002b78:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	493b      	ldr	r1, [pc, #236]	@ (8002c70 <HAL_I2C_Init+0x13c>)
 8002b84:	400a      	ands	r2, r1
 8002b86:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4938      	ldr	r1, [pc, #224]	@ (8002c74 <HAL_I2C_Init+0x140>)
 8002b94:	400a      	ands	r2, r1
 8002b96:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d108      	bne.n	8002bb2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689a      	ldr	r2, [r3, #8]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2180      	movs	r1, #128	@ 0x80
 8002baa:	0209      	lsls	r1, r1, #8
 8002bac:	430a      	orrs	r2, r1
 8002bae:	609a      	str	r2, [r3, #8]
 8002bb0:	e007      	b.n	8002bc2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2184      	movs	r1, #132	@ 0x84
 8002bbc:	0209      	lsls	r1, r1, #8
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d109      	bne.n	8002bde <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2180      	movs	r1, #128	@ 0x80
 8002bd6:	0109      	lsls	r1, r1, #4
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	605a      	str	r2, [r3, #4]
 8002bdc:	e007      	b.n	8002bee <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4923      	ldr	r1, [pc, #140]	@ (8002c78 <HAL_I2C_Init+0x144>)
 8002bea:	400a      	ands	r2, r1
 8002bec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	685a      	ldr	r2, [r3, #4]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4920      	ldr	r1, [pc, #128]	@ (8002c7c <HAL_I2C_Init+0x148>)
 8002bfa:	430a      	orrs	r2, r1
 8002bfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68da      	ldr	r2, [r3, #12]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	491a      	ldr	r1, [pc, #104]	@ (8002c74 <HAL_I2C_Init+0x140>)
 8002c0a:	400a      	ands	r2, r1
 8002c0c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691a      	ldr	r2, [r3, #16]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	695b      	ldr	r3, [r3, #20]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	699b      	ldr	r3, [r3, #24]
 8002c1e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	430a      	orrs	r2, r1
 8002c26:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	69d9      	ldr	r1, [r3, #28]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a1a      	ldr	r2, [r3, #32]
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	681a      	ldr	r2, [r3, #0]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	2101      	movs	r1, #1
 8002c44:	430a      	orrs	r2, r1
 8002c46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2241      	movs	r2, #65	@ 0x41
 8002c52:	2120      	movs	r1, #32
 8002c54:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2242      	movs	r2, #66	@ 0x42
 8002c60:	2100      	movs	r1, #0
 8002c62:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	0018      	movs	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b002      	add	sp, #8
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	46c0      	nop			@ (mov r8, r8)
 8002c70:	f0ffffff 	.word	0xf0ffffff
 8002c74:	ffff7fff 	.word	0xffff7fff
 8002c78:	fffff7ff 	.word	0xfffff7ff
 8002c7c:	02008000 	.word	0x02008000

08002c80 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2241      	movs	r2, #65	@ 0x41
 8002c8e:	5c9b      	ldrb	r3, [r3, r2]
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	2b20      	cmp	r3, #32
 8002c94:	d138      	bne.n	8002d08 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2240      	movs	r2, #64	@ 0x40
 8002c9a:	5c9b      	ldrb	r3, [r3, r2]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d101      	bne.n	8002ca4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	e032      	b.n	8002d0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2240      	movs	r2, #64	@ 0x40
 8002ca8:	2101      	movs	r1, #1
 8002caa:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2241      	movs	r2, #65	@ 0x41
 8002cb0:	2124      	movs	r1, #36	@ 0x24
 8002cb2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	2101      	movs	r1, #1
 8002cc0:	438a      	bics	r2, r1
 8002cc2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4911      	ldr	r1, [pc, #68]	@ (8002d14 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002cd0:	400a      	ands	r2, r1
 8002cd2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6819      	ldr	r1, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	2101      	movs	r1, #1
 8002cf0:	430a      	orrs	r2, r1
 8002cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2241      	movs	r2, #65	@ 0x41
 8002cf8:	2120      	movs	r1, #32
 8002cfa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2240      	movs	r2, #64	@ 0x40
 8002d00:	2100      	movs	r1, #0
 8002d02:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d04:	2300      	movs	r3, #0
 8002d06:	e000      	b.n	8002d0a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d08:	2302      	movs	r3, #2
  }
}
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	b002      	add	sp, #8
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	ffffefff 	.word	0xffffefff

08002d18 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2241      	movs	r2, #65	@ 0x41
 8002d26:	5c9b      	ldrb	r3, [r3, r2]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	d139      	bne.n	8002da2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	2240      	movs	r2, #64	@ 0x40
 8002d32:	5c9b      	ldrb	r3, [r3, r2]
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e033      	b.n	8002da4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2240      	movs	r2, #64	@ 0x40
 8002d40:	2101      	movs	r1, #1
 8002d42:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2241      	movs	r2, #65	@ 0x41
 8002d48:	2124      	movs	r1, #36	@ 0x24
 8002d4a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2101      	movs	r1, #1
 8002d58:	438a      	bics	r2, r1
 8002d5a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	4a11      	ldr	r2, [pc, #68]	@ (8002dac <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	021b      	lsls	r3, r3, #8
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	2101      	movs	r1, #1
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2241      	movs	r2, #65	@ 0x41
 8002d92:	2120      	movs	r1, #32
 8002d94:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2240      	movs	r2, #64	@ 0x40
 8002d9a:	2100      	movs	r1, #0
 8002d9c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	e000      	b.n	8002da4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002da2:	2302      	movs	r3, #2
  }
}
 8002da4:	0018      	movs	r0, r3
 8002da6:	46bd      	mov	sp, r7
 8002da8:	b004      	add	sp, #16
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	fffff0ff 	.word	0xfffff0ff

08002db0 <HAL_PWR_EnableBkUpAccess>:
  *         possible unwanted write accesses. All RTC & TAMP registers (backup
  *         registers included) and RCC BDCR register are concerned.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002db4:	4b04      	ldr	r3, [pc, #16]	@ (8002dc8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	4b03      	ldr	r3, [pc, #12]	@ (8002dc8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8002dba:	2180      	movs	r1, #128	@ 0x80
 8002dbc:	0049      	lsls	r1, r1, #1
 8002dbe:	430a      	orrs	r2, r1
 8002dc0:	601a      	str	r2, [r3, #0]
}
 8002dc2:	46c0      	nop			@ (mov r8, r8)
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40007000 	.word	0x40007000

08002dcc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002dd4:	4b19      	ldr	r3, [pc, #100]	@ (8002e3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a19      	ldr	r2, [pc, #100]	@ (8002e40 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002dda:	4013      	ands	r3, r2
 8002ddc:	0019      	movs	r1, r3
 8002dde:	4b17      	ldr	r3, [pc, #92]	@ (8002e3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	430a      	orrs	r2, r1
 8002de4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	2380      	movs	r3, #128	@ 0x80
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d11f      	bne.n	8002e30 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002df0:	4b14      	ldr	r3, [pc, #80]	@ (8002e44 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	0013      	movs	r3, r2
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	189b      	adds	r3, r3, r2
 8002dfa:	005b      	lsls	r3, r3, #1
 8002dfc:	4912      	ldr	r1, [pc, #72]	@ (8002e48 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002dfe:	0018      	movs	r0, r3
 8002e00:	f7fd f98a 	bl	8000118 <__udivsi3>
 8002e04:	0003      	movs	r3, r0
 8002e06:	3301      	adds	r3, #1
 8002e08:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e0a:	e008      	b.n	8002e1e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	3b01      	subs	r3, #1
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	e001      	b.n	8002e1e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e009      	b.n	8002e32 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002e1e:	4b07      	ldr	r3, [pc, #28]	@ (8002e3c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002e20:	695a      	ldr	r2, [r3, #20]
 8002e22:	2380      	movs	r3, #128	@ 0x80
 8002e24:	00db      	lsls	r3, r3, #3
 8002e26:	401a      	ands	r2, r3
 8002e28:	2380      	movs	r3, #128	@ 0x80
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d0ed      	beq.n	8002e0c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	0018      	movs	r0, r3
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b004      	add	sp, #16
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	46c0      	nop			@ (mov r8, r8)
 8002e3c:	40007000 	.word	0x40007000
 8002e40:	fffff9ff 	.word	0xfffff9ff
 8002e44:	20000048 	.word	0x20000048
 8002e48:	000f4240 	.word	0x000f4240

08002e4c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b088      	sub	sp, #32
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e2fe      	b.n	800345c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	2201      	movs	r2, #1
 8002e64:	4013      	ands	r3, r2
 8002e66:	d100      	bne.n	8002e6a <HAL_RCC_OscConfig+0x1e>
 8002e68:	e07c      	b.n	8002f64 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e6a:	4bc3      	ldr	r3, [pc, #780]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	2238      	movs	r2, #56	@ 0x38
 8002e70:	4013      	ands	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e74:	4bc0      	ldr	r3, [pc, #768]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	2203      	movs	r2, #3
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002e7e:	69bb      	ldr	r3, [r7, #24]
 8002e80:	2b10      	cmp	r3, #16
 8002e82:	d102      	bne.n	8002e8a <HAL_RCC_OscConfig+0x3e>
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	2b03      	cmp	r3, #3
 8002e88:	d002      	beq.n	8002e90 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	2b08      	cmp	r3, #8
 8002e8e:	d10b      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e90:	4bb9      	ldr	r3, [pc, #740]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002e92:	681a      	ldr	r2, [r3, #0]
 8002e94:	2380      	movs	r3, #128	@ 0x80
 8002e96:	029b      	lsls	r3, r3, #10
 8002e98:	4013      	ands	r3, r2
 8002e9a:	d062      	beq.n	8002f62 <HAL_RCC_OscConfig+0x116>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d15e      	bne.n	8002f62 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e2d9      	b.n	800345c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	2380      	movs	r3, #128	@ 0x80
 8002eae:	025b      	lsls	r3, r3, #9
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d107      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x78>
 8002eb4:	4bb0      	ldr	r3, [pc, #704]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4baf      	ldr	r3, [pc, #700]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002eba:	2180      	movs	r1, #128	@ 0x80
 8002ebc:	0249      	lsls	r1, r1, #9
 8002ebe:	430a      	orrs	r2, r1
 8002ec0:	601a      	str	r2, [r3, #0]
 8002ec2:	e020      	b.n	8002f06 <HAL_RCC_OscConfig+0xba>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685a      	ldr	r2, [r3, #4]
 8002ec8:	23a0      	movs	r3, #160	@ 0xa0
 8002eca:	02db      	lsls	r3, r3, #11
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d10e      	bne.n	8002eee <HAL_RCC_OscConfig+0xa2>
 8002ed0:	4ba9      	ldr	r3, [pc, #676]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4ba8      	ldr	r3, [pc, #672]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002ed6:	2180      	movs	r1, #128	@ 0x80
 8002ed8:	02c9      	lsls	r1, r1, #11
 8002eda:	430a      	orrs	r2, r1
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	4ba6      	ldr	r3, [pc, #664]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	4ba5      	ldr	r3, [pc, #660]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002ee4:	2180      	movs	r1, #128	@ 0x80
 8002ee6:	0249      	lsls	r1, r1, #9
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	e00b      	b.n	8002f06 <HAL_RCC_OscConfig+0xba>
 8002eee:	4ba2      	ldr	r3, [pc, #648]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	4ba1      	ldr	r3, [pc, #644]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002ef4:	49a1      	ldr	r1, [pc, #644]	@ (800317c <HAL_RCC_OscConfig+0x330>)
 8002ef6:	400a      	ands	r2, r1
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	4b9f      	ldr	r3, [pc, #636]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	4b9e      	ldr	r3, [pc, #632]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002f00:	499f      	ldr	r1, [pc, #636]	@ (8003180 <HAL_RCC_OscConfig+0x334>)
 8002f02:	400a      	ands	r2, r1
 8002f04:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d014      	beq.n	8002f38 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0e:	f7fe febd 	bl	8001c8c <HAL_GetTick>
 8002f12:	0003      	movs	r3, r0
 8002f14:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f16:	e008      	b.n	8002f2a <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f18:	f7fe feb8 	bl	8001c8c <HAL_GetTick>
 8002f1c:	0002      	movs	r2, r0
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	1ad3      	subs	r3, r2, r3
 8002f22:	2b64      	cmp	r3, #100	@ 0x64
 8002f24:	d901      	bls.n	8002f2a <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002f26:	2303      	movs	r3, #3
 8002f28:	e298      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f2a:	4b93      	ldr	r3, [pc, #588]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	2380      	movs	r3, #128	@ 0x80
 8002f30:	029b      	lsls	r3, r3, #10
 8002f32:	4013      	ands	r3, r2
 8002f34:	d0f0      	beq.n	8002f18 <HAL_RCC_OscConfig+0xcc>
 8002f36:	e015      	b.n	8002f64 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f38:	f7fe fea8 	bl	8001c8c <HAL_GetTick>
 8002f3c:	0003      	movs	r3, r0
 8002f3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f40:	e008      	b.n	8002f54 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f42:	f7fe fea3 	bl	8001c8c <HAL_GetTick>
 8002f46:	0002      	movs	r2, r0
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	2b64      	cmp	r3, #100	@ 0x64
 8002f4e:	d901      	bls.n	8002f54 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e283      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f54:	4b88      	ldr	r3, [pc, #544]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002f56:	681a      	ldr	r2, [r3, #0]
 8002f58:	2380      	movs	r3, #128	@ 0x80
 8002f5a:	029b      	lsls	r3, r3, #10
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d1f0      	bne.n	8002f42 <HAL_RCC_OscConfig+0xf6>
 8002f60:	e000      	b.n	8002f64 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f62:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2202      	movs	r2, #2
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	d100      	bne.n	8002f70 <HAL_RCC_OscConfig+0x124>
 8002f6e:	e099      	b.n	80030a4 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f70:	4b81      	ldr	r3, [pc, #516]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2238      	movs	r2, #56	@ 0x38
 8002f76:	4013      	ands	r3, r2
 8002f78:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f7a:	4b7f      	ldr	r3, [pc, #508]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	2203      	movs	r2, #3
 8002f80:	4013      	ands	r3, r2
 8002f82:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	2b10      	cmp	r3, #16
 8002f88:	d102      	bne.n	8002f90 <HAL_RCC_OscConfig+0x144>
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	2b02      	cmp	r3, #2
 8002f8e:	d002      	beq.n	8002f96 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002f90:	69bb      	ldr	r3, [r7, #24]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d135      	bne.n	8003002 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f96:	4b78      	ldr	r3, [pc, #480]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	2380      	movs	r3, #128	@ 0x80
 8002f9c:	00db      	lsls	r3, r3, #3
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	d005      	beq.n	8002fae <HAL_RCC_OscConfig+0x162>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d101      	bne.n	8002fae <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e256      	b.n	800345c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fae:	4b72      	ldr	r3, [pc, #456]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	4a74      	ldr	r2, [pc, #464]	@ (8003184 <HAL_RCC_OscConfig+0x338>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	695b      	ldr	r3, [r3, #20]
 8002fbc:	021a      	lsls	r2, r3, #8
 8002fbe:	4b6e      	ldr	r3, [pc, #440]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d112      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002fca:	4b6b      	ldr	r3, [pc, #428]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a6e      	ldr	r2, [pc, #440]	@ (8003188 <HAL_RCC_OscConfig+0x33c>)
 8002fd0:	4013      	ands	r3, r2
 8002fd2:	0019      	movs	r1, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	691a      	ldr	r2, [r3, #16]
 8002fd8:	4b67      	ldr	r3, [pc, #412]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002fde:	4b66      	ldr	r3, [pc, #408]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	0adb      	lsrs	r3, r3, #11
 8002fe4:	2207      	movs	r2, #7
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	4a68      	ldr	r2, [pc, #416]	@ (800318c <HAL_RCC_OscConfig+0x340>)
 8002fea:	40da      	lsrs	r2, r3
 8002fec:	4b68      	ldr	r3, [pc, #416]	@ (8003190 <HAL_RCC_OscConfig+0x344>)
 8002fee:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002ff0:	4b68      	ldr	r3, [pc, #416]	@ (8003194 <HAL_RCC_OscConfig+0x348>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	0018      	movs	r0, r3
 8002ff6:	f7fe fded 	bl	8001bd4 <HAL_InitTick>
 8002ffa:	1e03      	subs	r3, r0, #0
 8002ffc:	d051      	beq.n	80030a2 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e22c      	b.n	800345c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d030      	beq.n	800306c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800300a:	4b5b      	ldr	r3, [pc, #364]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a5e      	ldr	r2, [pc, #376]	@ (8003188 <HAL_RCC_OscConfig+0x33c>)
 8003010:	4013      	ands	r3, r2
 8003012:	0019      	movs	r1, r3
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691a      	ldr	r2, [r3, #16]
 8003018:	4b57      	ldr	r3, [pc, #348]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 800301a:	430a      	orrs	r2, r1
 800301c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800301e:	4b56      	ldr	r3, [pc, #344]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	4b55      	ldr	r3, [pc, #340]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003024:	2180      	movs	r1, #128	@ 0x80
 8003026:	0049      	lsls	r1, r1, #1
 8003028:	430a      	orrs	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302c:	f7fe fe2e 	bl	8001c8c <HAL_GetTick>
 8003030:	0003      	movs	r3, r0
 8003032:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003034:	e008      	b.n	8003048 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003036:	f7fe fe29 	bl	8001c8c <HAL_GetTick>
 800303a:	0002      	movs	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	2b02      	cmp	r3, #2
 8003042:	d901      	bls.n	8003048 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003044:	2303      	movs	r3, #3
 8003046:	e209      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003048:	4b4b      	ldr	r3, [pc, #300]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	2380      	movs	r3, #128	@ 0x80
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	4013      	ands	r3, r2
 8003052:	d0f0      	beq.n	8003036 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003054:	4b48      	ldr	r3, [pc, #288]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	4a4a      	ldr	r2, [pc, #296]	@ (8003184 <HAL_RCC_OscConfig+0x338>)
 800305a:	4013      	ands	r3, r2
 800305c:	0019      	movs	r1, r3
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	021a      	lsls	r2, r3, #8
 8003064:	4b44      	ldr	r3, [pc, #272]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003066:	430a      	orrs	r2, r1
 8003068:	605a      	str	r2, [r3, #4]
 800306a:	e01b      	b.n	80030a4 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800306c:	4b42      	ldr	r3, [pc, #264]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b41      	ldr	r3, [pc, #260]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003072:	4949      	ldr	r1, [pc, #292]	@ (8003198 <HAL_RCC_OscConfig+0x34c>)
 8003074:	400a      	ands	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003078:	f7fe fe08 	bl	8001c8c <HAL_GetTick>
 800307c:	0003      	movs	r3, r0
 800307e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003082:	f7fe fe03 	bl	8001c8c <HAL_GetTick>
 8003086:	0002      	movs	r2, r0
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b02      	cmp	r3, #2
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e1e3      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003094:	4b38      	ldr	r3, [pc, #224]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	2380      	movs	r3, #128	@ 0x80
 800309a:	00db      	lsls	r3, r3, #3
 800309c:	4013      	ands	r3, r2
 800309e:	d1f0      	bne.n	8003082 <HAL_RCC_OscConfig+0x236>
 80030a0:	e000      	b.n	80030a4 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030a2:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2208      	movs	r2, #8
 80030aa:	4013      	ands	r3, r2
 80030ac:	d047      	beq.n	800313e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80030ae:	4b32      	ldr	r3, [pc, #200]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	2238      	movs	r2, #56	@ 0x38
 80030b4:	4013      	ands	r3, r2
 80030b6:	2b18      	cmp	r3, #24
 80030b8:	d10a      	bne.n	80030d0 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80030ba:	4b2f      	ldr	r3, [pc, #188]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 80030bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030be:	2202      	movs	r2, #2
 80030c0:	4013      	ands	r3, r2
 80030c2:	d03c      	beq.n	800313e <HAL_RCC_OscConfig+0x2f2>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d138      	bne.n	800313e <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e1c5      	b.n	800345c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d019      	beq.n	800310c <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80030d8:	4b27      	ldr	r3, [pc, #156]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 80030da:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030dc:	4b26      	ldr	r3, [pc, #152]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 80030de:	2101      	movs	r1, #1
 80030e0:	430a      	orrs	r2, r1
 80030e2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e4:	f7fe fdd2 	bl	8001c8c <HAL_GetTick>
 80030e8:	0003      	movs	r3, r0
 80030ea:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030ec:	e008      	b.n	8003100 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030ee:	f7fe fdcd 	bl	8001c8c <HAL_GetTick>
 80030f2:	0002      	movs	r2, r0
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	2b02      	cmp	r3, #2
 80030fa:	d901      	bls.n	8003100 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80030fc:	2303      	movs	r3, #3
 80030fe:	e1ad      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003100:	4b1d      	ldr	r3, [pc, #116]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003104:	2202      	movs	r2, #2
 8003106:	4013      	ands	r3, r2
 8003108:	d0f1      	beq.n	80030ee <HAL_RCC_OscConfig+0x2a2>
 800310a:	e018      	b.n	800313e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800310c:	4b1a      	ldr	r3, [pc, #104]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 800310e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003110:	4b19      	ldr	r3, [pc, #100]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003112:	2101      	movs	r1, #1
 8003114:	438a      	bics	r2, r1
 8003116:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003118:	f7fe fdb8 	bl	8001c8c <HAL_GetTick>
 800311c:	0003      	movs	r3, r0
 800311e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003122:	f7fe fdb3 	bl	8001c8c <HAL_GetTick>
 8003126:	0002      	movs	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e193      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003134:	4b10      	ldr	r3, [pc, #64]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003136:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003138:	2202      	movs	r2, #2
 800313a:	4013      	ands	r3, r2
 800313c:	d1f1      	bne.n	8003122 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	2204      	movs	r2, #4
 8003144:	4013      	ands	r3, r2
 8003146:	d100      	bne.n	800314a <HAL_RCC_OscConfig+0x2fe>
 8003148:	e0c6      	b.n	80032d8 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800314a:	231f      	movs	r3, #31
 800314c:	18fb      	adds	r3, r7, r3
 800314e:	2200      	movs	r2, #0
 8003150:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003152:	4b09      	ldr	r3, [pc, #36]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	2238      	movs	r2, #56	@ 0x38
 8003158:	4013      	ands	r3, r2
 800315a:	2b20      	cmp	r3, #32
 800315c:	d11e      	bne.n	800319c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800315e:	4b06      	ldr	r3, [pc, #24]	@ (8003178 <HAL_RCC_OscConfig+0x32c>)
 8003160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003162:	2202      	movs	r2, #2
 8003164:	4013      	ands	r3, r2
 8003166:	d100      	bne.n	800316a <HAL_RCC_OscConfig+0x31e>
 8003168:	e0b6      	b.n	80032d8 <HAL_RCC_OscConfig+0x48c>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d000      	beq.n	8003174 <HAL_RCC_OscConfig+0x328>
 8003172:	e0b1      	b.n	80032d8 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e171      	b.n	800345c <HAL_RCC_OscConfig+0x610>
 8003178:	40021000 	.word	0x40021000
 800317c:	fffeffff 	.word	0xfffeffff
 8003180:	fffbffff 	.word	0xfffbffff
 8003184:	ffff80ff 	.word	0xffff80ff
 8003188:	ffffc7ff 	.word	0xffffc7ff
 800318c:	00f42400 	.word	0x00f42400
 8003190:	20000048 	.word	0x20000048
 8003194:	2000004c 	.word	0x2000004c
 8003198:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800319c:	4bb1      	ldr	r3, [pc, #708]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 800319e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031a0:	2380      	movs	r3, #128	@ 0x80
 80031a2:	055b      	lsls	r3, r3, #21
 80031a4:	4013      	ands	r3, r2
 80031a6:	d101      	bne.n	80031ac <HAL_RCC_OscConfig+0x360>
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <HAL_RCC_OscConfig+0x362>
 80031ac:	2300      	movs	r3, #0
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d011      	beq.n	80031d6 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80031b2:	4bac      	ldr	r3, [pc, #688]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80031b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031b6:	4bab      	ldr	r3, [pc, #684]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80031b8:	2180      	movs	r1, #128	@ 0x80
 80031ba:	0549      	lsls	r1, r1, #21
 80031bc:	430a      	orrs	r2, r1
 80031be:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031c0:	4ba8      	ldr	r3, [pc, #672]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80031c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031c4:	2380      	movs	r3, #128	@ 0x80
 80031c6:	055b      	lsls	r3, r3, #21
 80031c8:	4013      	ands	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]
 80031cc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80031ce:	231f      	movs	r3, #31
 80031d0:	18fb      	adds	r3, r7, r3
 80031d2:	2201      	movs	r2, #1
 80031d4:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031d6:	4ba4      	ldr	r3, [pc, #656]	@ (8003468 <HAL_RCC_OscConfig+0x61c>)
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	2380      	movs	r3, #128	@ 0x80
 80031dc:	005b      	lsls	r3, r3, #1
 80031de:	4013      	ands	r3, r2
 80031e0:	d11a      	bne.n	8003218 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031e2:	4ba1      	ldr	r3, [pc, #644]	@ (8003468 <HAL_RCC_OscConfig+0x61c>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	4ba0      	ldr	r3, [pc, #640]	@ (8003468 <HAL_RCC_OscConfig+0x61c>)
 80031e8:	2180      	movs	r1, #128	@ 0x80
 80031ea:	0049      	lsls	r1, r1, #1
 80031ec:	430a      	orrs	r2, r1
 80031ee:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80031f0:	f7fe fd4c 	bl	8001c8c <HAL_GetTick>
 80031f4:	0003      	movs	r3, r0
 80031f6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031f8:	e008      	b.n	800320c <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031fa:	f7fe fd47 	bl	8001c8c <HAL_GetTick>
 80031fe:	0002      	movs	r2, r0
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	1ad3      	subs	r3, r2, r3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e127      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800320c:	4b96      	ldr	r3, [pc, #600]	@ (8003468 <HAL_RCC_OscConfig+0x61c>)
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	2380      	movs	r3, #128	@ 0x80
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	4013      	ands	r3, r2
 8003216:	d0f0      	beq.n	80031fa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d106      	bne.n	800322e <HAL_RCC_OscConfig+0x3e2>
 8003220:	4b90      	ldr	r3, [pc, #576]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003222:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003224:	4b8f      	ldr	r3, [pc, #572]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003226:	2101      	movs	r1, #1
 8003228:	430a      	orrs	r2, r1
 800322a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800322c:	e01c      	b.n	8003268 <HAL_RCC_OscConfig+0x41c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	2b05      	cmp	r3, #5
 8003234:	d10c      	bne.n	8003250 <HAL_RCC_OscConfig+0x404>
 8003236:	4b8b      	ldr	r3, [pc, #556]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003238:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800323a:	4b8a      	ldr	r3, [pc, #552]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 800323c:	2104      	movs	r1, #4
 800323e:	430a      	orrs	r2, r1
 8003240:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003242:	4b88      	ldr	r3, [pc, #544]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003244:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003246:	4b87      	ldr	r3, [pc, #540]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003248:	2101      	movs	r1, #1
 800324a:	430a      	orrs	r2, r1
 800324c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800324e:	e00b      	b.n	8003268 <HAL_RCC_OscConfig+0x41c>
 8003250:	4b84      	ldr	r3, [pc, #528]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003252:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003254:	4b83      	ldr	r3, [pc, #524]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003256:	2101      	movs	r1, #1
 8003258:	438a      	bics	r2, r1
 800325a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800325c:	4b81      	ldr	r3, [pc, #516]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 800325e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003260:	4b80      	ldr	r3, [pc, #512]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003262:	2104      	movs	r1, #4
 8003264:	438a      	bics	r2, r1
 8003266:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d014      	beq.n	800329a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003270:	f7fe fd0c 	bl	8001c8c <HAL_GetTick>
 8003274:	0003      	movs	r3, r0
 8003276:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003278:	e009      	b.n	800328e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327a:	f7fe fd07 	bl	8001c8c <HAL_GetTick>
 800327e:	0002      	movs	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	4a79      	ldr	r2, [pc, #484]	@ (800346c <HAL_RCC_OscConfig+0x620>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e0e6      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800328e:	4b75      	ldr	r3, [pc, #468]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003292:	2202      	movs	r2, #2
 8003294:	4013      	ands	r3, r2
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x42e>
 8003298:	e013      	b.n	80032c2 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329a:	f7fe fcf7 	bl	8001c8c <HAL_GetTick>
 800329e:	0003      	movs	r3, r0
 80032a0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032a2:	e009      	b.n	80032b8 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a4:	f7fe fcf2 	bl	8001c8c <HAL_GetTick>
 80032a8:	0002      	movs	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	4a6f      	ldr	r2, [pc, #444]	@ (800346c <HAL_RCC_OscConfig+0x620>)
 80032b0:	4293      	cmp	r3, r2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e0d1      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032b8:	4b6a      	ldr	r3, [pc, #424]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80032ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032bc:	2202      	movs	r2, #2
 80032be:	4013      	ands	r3, r2
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80032c2:	231f      	movs	r3, #31
 80032c4:	18fb      	adds	r3, r7, r3
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d105      	bne.n	80032d8 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80032cc:	4b65      	ldr	r3, [pc, #404]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80032ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80032d0:	4b64      	ldr	r3, [pc, #400]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80032d2:	4967      	ldr	r1, [pc, #412]	@ (8003470 <HAL_RCC_OscConfig+0x624>)
 80032d4:	400a      	ands	r2, r1
 80032d6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d100      	bne.n	80032e2 <HAL_RCC_OscConfig+0x496>
 80032e0:	e0bb      	b.n	800345a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e2:	4b60      	ldr	r3, [pc, #384]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	2238      	movs	r2, #56	@ 0x38
 80032e8:	4013      	ands	r3, r2
 80032ea:	2b10      	cmp	r3, #16
 80032ec:	d100      	bne.n	80032f0 <HAL_RCC_OscConfig+0x4a4>
 80032ee:	e07b      	b.n	80033e8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d156      	bne.n	80033a6 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f8:	4b5a      	ldr	r3, [pc, #360]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	4b59      	ldr	r3, [pc, #356]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80032fe:	495d      	ldr	r1, [pc, #372]	@ (8003474 <HAL_RCC_OscConfig+0x628>)
 8003300:	400a      	ands	r2, r1
 8003302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003304:	f7fe fcc2 	bl	8001c8c <HAL_GetTick>
 8003308:	0003      	movs	r3, r0
 800330a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7fe fcbd 	bl	8001c8c <HAL_GetTick>
 8003312:	0002      	movs	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e09d      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003320:	4b50      	ldr	r3, [pc, #320]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	2380      	movs	r3, #128	@ 0x80
 8003326:	049b      	lsls	r3, r3, #18
 8003328:	4013      	ands	r3, r2
 800332a:	d1f0      	bne.n	800330e <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332c:	4b4d      	ldr	r3, [pc, #308]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 800332e:	68db      	ldr	r3, [r3, #12]
 8003330:	4a51      	ldr	r2, [pc, #324]	@ (8003478 <HAL_RCC_OscConfig+0x62c>)
 8003332:	4013      	ands	r3, r2
 8003334:	0019      	movs	r1, r3
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a1a      	ldr	r2, [r3, #32]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333e:	431a      	orrs	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003344:	021b      	lsls	r3, r3, #8
 8003346:	431a      	orrs	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334c:	431a      	orrs	r2, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003358:	431a      	orrs	r2, r3
 800335a:	4b42      	ldr	r3, [pc, #264]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 800335c:	430a      	orrs	r2, r1
 800335e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003360:	4b40      	ldr	r3, [pc, #256]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4b3f      	ldr	r3, [pc, #252]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003366:	2180      	movs	r1, #128	@ 0x80
 8003368:	0449      	lsls	r1, r1, #17
 800336a:	430a      	orrs	r2, r1
 800336c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800336e:	4b3d      	ldr	r3, [pc, #244]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	4b3c      	ldr	r3, [pc, #240]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 8003374:	2180      	movs	r1, #128	@ 0x80
 8003376:	0549      	lsls	r1, r1, #21
 8003378:	430a      	orrs	r2, r1
 800337a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800337c:	f7fe fc86 	bl	8001c8c <HAL_GetTick>
 8003380:	0003      	movs	r3, r0
 8003382:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003384:	e008      	b.n	8003398 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003386:	f7fe fc81 	bl	8001c8c <HAL_GetTick>
 800338a:	0002      	movs	r2, r0
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	1ad3      	subs	r3, r2, r3
 8003390:	2b02      	cmp	r3, #2
 8003392:	d901      	bls.n	8003398 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003394:	2303      	movs	r3, #3
 8003396:	e061      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003398:	4b32      	ldr	r3, [pc, #200]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	2380      	movs	r3, #128	@ 0x80
 800339e:	049b      	lsls	r3, r3, #18
 80033a0:	4013      	ands	r3, r2
 80033a2:	d0f0      	beq.n	8003386 <HAL_RCC_OscConfig+0x53a>
 80033a4:	e059      	b.n	800345a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033a6:	4b2f      	ldr	r3, [pc, #188]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80033ac:	4931      	ldr	r1, [pc, #196]	@ (8003474 <HAL_RCC_OscConfig+0x628>)
 80033ae:	400a      	ands	r2, r1
 80033b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033b2:	f7fe fc6b 	bl	8001c8c <HAL_GetTick>
 80033b6:	0003      	movs	r3, r0
 80033b8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033ba:	e008      	b.n	80033ce <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033bc:	f7fe fc66 	bl	8001c8c <HAL_GetTick>
 80033c0:	0002      	movs	r2, r0
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	2b02      	cmp	r3, #2
 80033c8:	d901      	bls.n	80033ce <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e046      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033ce:	4b25      	ldr	r3, [pc, #148]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	2380      	movs	r3, #128	@ 0x80
 80033d4:	049b      	lsls	r3, r3, #18
 80033d6:	4013      	ands	r3, r2
 80033d8:	d1f0      	bne.n	80033bc <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80033da:	4b22      	ldr	r3, [pc, #136]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80033dc:	68da      	ldr	r2, [r3, #12]
 80033de:	4b21      	ldr	r3, [pc, #132]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80033e0:	4926      	ldr	r1, [pc, #152]	@ (800347c <HAL_RCC_OscConfig+0x630>)
 80033e2:	400a      	ands	r2, r1
 80033e4:	60da      	str	r2, [r3, #12]
 80033e6:	e038      	b.n	800345a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	69db      	ldr	r3, [r3, #28]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d101      	bne.n	80033f4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e033      	b.n	800345c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80033f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003464 <HAL_RCC_OscConfig+0x618>)
 80033f6:	68db      	ldr	r3, [r3, #12]
 80033f8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2203      	movs	r2, #3
 80033fe:	401a      	ands	r2, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	429a      	cmp	r2, r3
 8003406:	d126      	bne.n	8003456 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	2270      	movs	r2, #112	@ 0x70
 800340c:	401a      	ands	r2, r3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003412:	429a      	cmp	r2, r3
 8003414:	d11f      	bne.n	8003456 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	23fe      	movs	r3, #254	@ 0xfe
 800341a:	01db      	lsls	r3, r3, #7
 800341c:	401a      	ands	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003422:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003424:	429a      	cmp	r2, r3
 8003426:	d116      	bne.n	8003456 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	23f8      	movs	r3, #248	@ 0xf8
 800342c:	039b      	lsls	r3, r3, #14
 800342e:	401a      	ands	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003434:	429a      	cmp	r2, r3
 8003436:	d10e      	bne.n	8003456 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	23e0      	movs	r3, #224	@ 0xe0
 800343c:	051b      	lsls	r3, r3, #20
 800343e:	401a      	ands	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003444:	429a      	cmp	r2, r3
 8003446:	d106      	bne.n	8003456 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	0f5b      	lsrs	r3, r3, #29
 800344c:	075a      	lsls	r2, r3, #29
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003452:	429a      	cmp	r2, r3
 8003454:	d001      	beq.n	800345a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	0018      	movs	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	b008      	add	sp, #32
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40021000 	.word	0x40021000
 8003468:	40007000 	.word	0x40007000
 800346c:	00001388 	.word	0x00001388
 8003470:	efffffff 	.word	0xefffffff
 8003474:	feffffff 	.word	0xfeffffff
 8003478:	11c1808c 	.word	0x11c1808c
 800347c:	eefefffc 	.word	0xeefefffc

08003480 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b084      	sub	sp, #16
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
 8003488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d101      	bne.n	8003494 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e0e9      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003494:	4b76      	ldr	r3, [pc, #472]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2207      	movs	r2, #7
 800349a:	4013      	ands	r3, r2
 800349c:	683a      	ldr	r2, [r7, #0]
 800349e:	429a      	cmp	r2, r3
 80034a0:	d91e      	bls.n	80034e0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034a2:	4b73      	ldr	r3, [pc, #460]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2207      	movs	r2, #7
 80034a8:	4393      	bics	r3, r2
 80034aa:	0019      	movs	r1, r3
 80034ac:	4b70      	ldr	r3, [pc, #448]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 80034ae:	683a      	ldr	r2, [r7, #0]
 80034b0:	430a      	orrs	r2, r1
 80034b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80034b4:	f7fe fbea 	bl	8001c8c <HAL_GetTick>
 80034b8:	0003      	movs	r3, r0
 80034ba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034bc:	e009      	b.n	80034d2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034be:	f7fe fbe5 	bl	8001c8c <HAL_GetTick>
 80034c2:	0002      	movs	r2, r0
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	4a6a      	ldr	r2, [pc, #424]	@ (8003674 <HAL_RCC_ClockConfig+0x1f4>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e0ca      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80034d2:	4b67      	ldr	r3, [pc, #412]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	2207      	movs	r2, #7
 80034d8:	4013      	ands	r3, r2
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d1ee      	bne.n	80034be <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2202      	movs	r2, #2
 80034e6:	4013      	ands	r3, r2
 80034e8:	d015      	beq.n	8003516 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	2204      	movs	r2, #4
 80034f0:	4013      	ands	r3, r2
 80034f2:	d006      	beq.n	8003502 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80034f4:	4b60      	ldr	r3, [pc, #384]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 80034f6:	689a      	ldr	r2, [r3, #8]
 80034f8:	4b5f      	ldr	r3, [pc, #380]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 80034fa:	21e0      	movs	r1, #224	@ 0xe0
 80034fc:	01c9      	lsls	r1, r1, #7
 80034fe:	430a      	orrs	r2, r1
 8003500:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003502:	4b5d      	ldr	r3, [pc, #372]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003504:	689b      	ldr	r3, [r3, #8]
 8003506:	4a5d      	ldr	r2, [pc, #372]	@ (800367c <HAL_RCC_ClockConfig+0x1fc>)
 8003508:	4013      	ands	r3, r2
 800350a:	0019      	movs	r1, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	4b59      	ldr	r3, [pc, #356]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003512:	430a      	orrs	r2, r1
 8003514:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	2201      	movs	r2, #1
 800351c:	4013      	ands	r3, r2
 800351e:	d057      	beq.n	80035d0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b01      	cmp	r3, #1
 8003526:	d107      	bne.n	8003538 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003528:	4b53      	ldr	r3, [pc, #332]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	2380      	movs	r3, #128	@ 0x80
 800352e:	029b      	lsls	r3, r3, #10
 8003530:	4013      	ands	r3, r2
 8003532:	d12b      	bne.n	800358c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e097      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	2b02      	cmp	r3, #2
 800353e:	d107      	bne.n	8003550 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003540:	4b4d      	ldr	r3, [pc, #308]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003542:	681a      	ldr	r2, [r3, #0]
 8003544:	2380      	movs	r3, #128	@ 0x80
 8003546:	049b      	lsls	r3, r3, #18
 8003548:	4013      	ands	r3, r2
 800354a:	d11f      	bne.n	800358c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e08b      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d107      	bne.n	8003568 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003558:	4b47      	ldr	r3, [pc, #284]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	2380      	movs	r3, #128	@ 0x80
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	4013      	ands	r3, r2
 8003562:	d113      	bne.n	800358c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e07f      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b03      	cmp	r3, #3
 800356e:	d106      	bne.n	800357e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003570:	4b41      	ldr	r3, [pc, #260]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003574:	2202      	movs	r2, #2
 8003576:	4013      	ands	r3, r2
 8003578:	d108      	bne.n	800358c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e074      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800357e:	4b3e      	ldr	r3, [pc, #248]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003582:	2202      	movs	r2, #2
 8003584:	4013      	ands	r3, r2
 8003586:	d101      	bne.n	800358c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003588:	2301      	movs	r3, #1
 800358a:	e06d      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800358c:	4b3a      	ldr	r3, [pc, #232]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	2207      	movs	r2, #7
 8003592:	4393      	bics	r3, r2
 8003594:	0019      	movs	r1, r3
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	685a      	ldr	r2, [r3, #4]
 800359a:	4b37      	ldr	r3, [pc, #220]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 800359c:	430a      	orrs	r2, r1
 800359e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035a0:	f7fe fb74 	bl	8001c8c <HAL_GetTick>
 80035a4:	0003      	movs	r3, r0
 80035a6:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a8:	e009      	b.n	80035be <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035aa:	f7fe fb6f 	bl	8001c8c <HAL_GetTick>
 80035ae:	0002      	movs	r2, r0
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003674 <HAL_RCC_ClockConfig+0x1f4>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d901      	bls.n	80035be <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e054      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035be:	4b2e      	ldr	r3, [pc, #184]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	2238      	movs	r2, #56	@ 0x38
 80035c4:	401a      	ands	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d1ec      	bne.n	80035aa <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035d0:	4b27      	ldr	r3, [pc, #156]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2207      	movs	r2, #7
 80035d6:	4013      	ands	r3, r2
 80035d8:	683a      	ldr	r2, [r7, #0]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d21e      	bcs.n	800361c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035de:	4b24      	ldr	r3, [pc, #144]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	2207      	movs	r2, #7
 80035e4:	4393      	bics	r3, r2
 80035e6:	0019      	movs	r1, r3
 80035e8:	4b21      	ldr	r3, [pc, #132]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 80035ea:	683a      	ldr	r2, [r7, #0]
 80035ec:	430a      	orrs	r2, r1
 80035ee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80035f0:	f7fe fb4c 	bl	8001c8c <HAL_GetTick>
 80035f4:	0003      	movs	r3, r0
 80035f6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80035f8:	e009      	b.n	800360e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035fa:	f7fe fb47 	bl	8001c8c <HAL_GetTick>
 80035fe:	0002      	movs	r2, r0
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	1ad3      	subs	r3, r2, r3
 8003604:	4a1b      	ldr	r2, [pc, #108]	@ (8003674 <HAL_RCC_ClockConfig+0x1f4>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d901      	bls.n	800360e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e02c      	b.n	8003668 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800360e:	4b18      	ldr	r3, [pc, #96]	@ (8003670 <HAL_RCC_ClockConfig+0x1f0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2207      	movs	r2, #7
 8003614:	4013      	ands	r3, r2
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d1ee      	bne.n	80035fa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2204      	movs	r2, #4
 8003622:	4013      	ands	r3, r2
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003626:	4b14      	ldr	r3, [pc, #80]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	4a15      	ldr	r2, [pc, #84]	@ (8003680 <HAL_RCC_ClockConfig+0x200>)
 800362c:	4013      	ands	r3, r2
 800362e:	0019      	movs	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68da      	ldr	r2, [r3, #12]
 8003634:	4b10      	ldr	r3, [pc, #64]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003636:	430a      	orrs	r2, r1
 8003638:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800363a:	f000 f829 	bl	8003690 <HAL_RCC_GetSysClockFreq>
 800363e:	0001      	movs	r1, r0
 8003640:	4b0d      	ldr	r3, [pc, #52]	@ (8003678 <HAL_RCC_ClockConfig+0x1f8>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	0a1b      	lsrs	r3, r3, #8
 8003646:	220f      	movs	r2, #15
 8003648:	401a      	ands	r2, r3
 800364a:	4b0e      	ldr	r3, [pc, #56]	@ (8003684 <HAL_RCC_ClockConfig+0x204>)
 800364c:	0092      	lsls	r2, r2, #2
 800364e:	58d3      	ldr	r3, [r2, r3]
 8003650:	221f      	movs	r2, #31
 8003652:	4013      	ands	r3, r2
 8003654:	000a      	movs	r2, r1
 8003656:	40da      	lsrs	r2, r3
 8003658:	4b0b      	ldr	r3, [pc, #44]	@ (8003688 <HAL_RCC_ClockConfig+0x208>)
 800365a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800365c:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <HAL_RCC_ClockConfig+0x20c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	0018      	movs	r0, r3
 8003662:	f7fe fab7 	bl	8001bd4 <HAL_InitTick>
 8003666:	0003      	movs	r3, r0
}
 8003668:	0018      	movs	r0, r3
 800366a:	46bd      	mov	sp, r7
 800366c:	b004      	add	sp, #16
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40022000 	.word	0x40022000
 8003674:	00001388 	.word	0x00001388
 8003678:	40021000 	.word	0x40021000
 800367c:	fffff0ff 	.word	0xfffff0ff
 8003680:	ffff8fff 	.word	0xffff8fff
 8003684:	080064b8 	.word	0x080064b8
 8003688:	20000048 	.word	0x20000048
 800368c:	2000004c 	.word	0x2000004c

08003690 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003696:	4b3c      	ldr	r3, [pc, #240]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	2238      	movs	r2, #56	@ 0x38
 800369c:	4013      	ands	r3, r2
 800369e:	d10f      	bne.n	80036c0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80036a0:	4b39      	ldr	r3, [pc, #228]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	0adb      	lsrs	r3, r3, #11
 80036a6:	2207      	movs	r2, #7
 80036a8:	4013      	ands	r3, r2
 80036aa:	2201      	movs	r2, #1
 80036ac:	409a      	lsls	r2, r3
 80036ae:	0013      	movs	r3, r2
 80036b0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80036b2:	6839      	ldr	r1, [r7, #0]
 80036b4:	4835      	ldr	r0, [pc, #212]	@ (800378c <HAL_RCC_GetSysClockFreq+0xfc>)
 80036b6:	f7fc fd2f 	bl	8000118 <__udivsi3>
 80036ba:	0003      	movs	r3, r0
 80036bc:	613b      	str	r3, [r7, #16]
 80036be:	e05d      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036c0:	4b31      	ldr	r3, [pc, #196]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2238      	movs	r2, #56	@ 0x38
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b08      	cmp	r3, #8
 80036ca:	d102      	bne.n	80036d2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80036cc:	4b30      	ldr	r3, [pc, #192]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x100>)
 80036ce:	613b      	str	r3, [r7, #16]
 80036d0:	e054      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036d2:	4b2d      	ldr	r3, [pc, #180]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	2238      	movs	r2, #56	@ 0x38
 80036d8:	4013      	ands	r3, r2
 80036da:	2b10      	cmp	r3, #16
 80036dc:	d138      	bne.n	8003750 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80036de:	4b2a      	ldr	r3, [pc, #168]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	2203      	movs	r2, #3
 80036e4:	4013      	ands	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036e8:	4b27      	ldr	r3, [pc, #156]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	091b      	lsrs	r3, r3, #4
 80036ee:	2207      	movs	r2, #7
 80036f0:	4013      	ands	r3, r2
 80036f2:	3301      	adds	r3, #1
 80036f4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2b03      	cmp	r3, #3
 80036fa:	d10d      	bne.n	8003718 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	4824      	ldr	r0, [pc, #144]	@ (8003790 <HAL_RCC_GetSysClockFreq+0x100>)
 8003700:	f7fc fd0a 	bl	8000118 <__udivsi3>
 8003704:	0003      	movs	r3, r0
 8003706:	0019      	movs	r1, r3
 8003708:	4b1f      	ldr	r3, [pc, #124]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	0a1b      	lsrs	r3, r3, #8
 800370e:	227f      	movs	r2, #127	@ 0x7f
 8003710:	4013      	ands	r3, r2
 8003712:	434b      	muls	r3, r1
 8003714:	617b      	str	r3, [r7, #20]
        break;
 8003716:	e00d      	b.n	8003734 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003718:	68b9      	ldr	r1, [r7, #8]
 800371a:	481c      	ldr	r0, [pc, #112]	@ (800378c <HAL_RCC_GetSysClockFreq+0xfc>)
 800371c:	f7fc fcfc 	bl	8000118 <__udivsi3>
 8003720:	0003      	movs	r3, r0
 8003722:	0019      	movs	r1, r3
 8003724:	4b18      	ldr	r3, [pc, #96]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	0a1b      	lsrs	r3, r3, #8
 800372a:	227f      	movs	r2, #127	@ 0x7f
 800372c:	4013      	ands	r3, r2
 800372e:	434b      	muls	r3, r1
 8003730:	617b      	str	r3, [r7, #20]
        break;
 8003732:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8003734:	4b14      	ldr	r3, [pc, #80]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	0f5b      	lsrs	r3, r3, #29
 800373a:	2207      	movs	r2, #7
 800373c:	4013      	ands	r3, r2
 800373e:	3301      	adds	r3, #1
 8003740:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003742:	6879      	ldr	r1, [r7, #4]
 8003744:	6978      	ldr	r0, [r7, #20]
 8003746:	f7fc fce7 	bl	8000118 <__udivsi3>
 800374a:	0003      	movs	r3, r0
 800374c:	613b      	str	r3, [r7, #16]
 800374e:	e015      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003750:	4b0d      	ldr	r3, [pc, #52]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	2238      	movs	r2, #56	@ 0x38
 8003756:	4013      	ands	r3, r2
 8003758:	2b20      	cmp	r3, #32
 800375a:	d103      	bne.n	8003764 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800375c:	2380      	movs	r3, #128	@ 0x80
 800375e:	021b      	lsls	r3, r3, #8
 8003760:	613b      	str	r3, [r7, #16]
 8003762:	e00b      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003764:	4b08      	ldr	r3, [pc, #32]	@ (8003788 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003766:	689b      	ldr	r3, [r3, #8]
 8003768:	2238      	movs	r2, #56	@ 0x38
 800376a:	4013      	ands	r3, r2
 800376c:	2b18      	cmp	r3, #24
 800376e:	d103      	bne.n	8003778 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003770:	23fa      	movs	r3, #250	@ 0xfa
 8003772:	01db      	lsls	r3, r3, #7
 8003774:	613b      	str	r3, [r7, #16]
 8003776:	e001      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003778:	2300      	movs	r3, #0
 800377a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800377c:	693b      	ldr	r3, [r7, #16]
}
 800377e:	0018      	movs	r0, r3
 8003780:	46bd      	mov	sp, r7
 8003782:	b006      	add	sp, #24
 8003784:	bd80      	pop	{r7, pc}
 8003786:	46c0      	nop			@ (mov r8, r8)
 8003788:	40021000 	.word	0x40021000
 800378c:	00f42400 	.word	0x00f42400
 8003790:	007a1200 	.word	0x007a1200

08003794 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b086      	sub	sp, #24
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800379c:	2313      	movs	r3, #19
 800379e:	18fb      	adds	r3, r7, r3
 80037a0:	2200      	movs	r2, #0
 80037a2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037a4:	2312      	movs	r3, #18
 80037a6:	18fb      	adds	r3, r7, r3
 80037a8:	2200      	movs	r2, #0
 80037aa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	2380      	movs	r3, #128	@ 0x80
 80037b2:	029b      	lsls	r3, r3, #10
 80037b4:	4013      	ands	r3, r2
 80037b6:	d100      	bne.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x26>
 80037b8:	e0a3      	b.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037ba:	2011      	movs	r0, #17
 80037bc:	183b      	adds	r3, r7, r0
 80037be:	2200      	movs	r2, #0
 80037c0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037c2:	4ba5      	ldr	r3, [pc, #660]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037c6:	2380      	movs	r3, #128	@ 0x80
 80037c8:	055b      	lsls	r3, r3, #21
 80037ca:	4013      	ands	r3, r2
 80037cc:	d110      	bne.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037ce:	4ba2      	ldr	r3, [pc, #648]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037d2:	4ba1      	ldr	r3, [pc, #644]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037d4:	2180      	movs	r1, #128	@ 0x80
 80037d6:	0549      	lsls	r1, r1, #21
 80037d8:	430a      	orrs	r2, r1
 80037da:	63da      	str	r2, [r3, #60]	@ 0x3c
 80037dc:	4b9e      	ldr	r3, [pc, #632]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80037de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80037e0:	2380      	movs	r3, #128	@ 0x80
 80037e2:	055b      	lsls	r3, r3, #21
 80037e4:	4013      	ands	r3, r2
 80037e6:	60bb      	str	r3, [r7, #8]
 80037e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037ea:	183b      	adds	r3, r7, r0
 80037ec:	2201      	movs	r2, #1
 80037ee:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80037f0:	4b9a      	ldr	r3, [pc, #616]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	4b99      	ldr	r3, [pc, #612]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80037f6:	2180      	movs	r1, #128	@ 0x80
 80037f8:	0049      	lsls	r1, r1, #1
 80037fa:	430a      	orrs	r2, r1
 80037fc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80037fe:	f7fe fa45 	bl	8001c8c <HAL_GetTick>
 8003802:	0003      	movs	r3, r0
 8003804:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003806:	e00b      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003808:	f7fe fa40 	bl	8001c8c <HAL_GetTick>
 800380c:	0002      	movs	r2, r0
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d904      	bls.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003816:	2313      	movs	r3, #19
 8003818:	18fb      	adds	r3, r7, r3
 800381a:	2203      	movs	r2, #3
 800381c:	701a      	strb	r2, [r3, #0]
        break;
 800381e:	e005      	b.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003820:	4b8e      	ldr	r3, [pc, #568]	@ (8003a5c <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	2380      	movs	r3, #128	@ 0x80
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4013      	ands	r3, r2
 800382a:	d0ed      	beq.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800382c:	2313      	movs	r3, #19
 800382e:	18fb      	adds	r3, r7, r3
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d154      	bne.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003836:	4b88      	ldr	r3, [pc, #544]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003838:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800383a:	23c0      	movs	r3, #192	@ 0xc0
 800383c:	009b      	lsls	r3, r3, #2
 800383e:	4013      	ands	r3, r2
 8003840:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d019      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384c:	697a      	ldr	r2, [r7, #20]
 800384e:	429a      	cmp	r2, r3
 8003850:	d014      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003852:	4b81      	ldr	r3, [pc, #516]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003856:	4a82      	ldr	r2, [pc, #520]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 8003858:	4013      	ands	r3, r2
 800385a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800385c:	4b7e      	ldr	r3, [pc, #504]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800385e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003860:	4b7d      	ldr	r3, [pc, #500]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003862:	2180      	movs	r1, #128	@ 0x80
 8003864:	0249      	lsls	r1, r1, #9
 8003866:	430a      	orrs	r2, r1
 8003868:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800386a:	4b7b      	ldr	r3, [pc, #492]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800386c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800386e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003870:	497c      	ldr	r1, [pc, #496]	@ (8003a64 <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 8003872:	400a      	ands	r2, r1
 8003874:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003876:	4b78      	ldr	r3, [pc, #480]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003878:	697a      	ldr	r2, [r7, #20]
 800387a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	2201      	movs	r2, #1
 8003880:	4013      	ands	r3, r2
 8003882:	d016      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003884:	f7fe fa02 	bl	8001c8c <HAL_GetTick>
 8003888:	0003      	movs	r3, r0
 800388a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800388c:	e00c      	b.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800388e:	f7fe f9fd 	bl	8001c8c <HAL_GetTick>
 8003892:	0002      	movs	r2, r0
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1ad3      	subs	r3, r2, r3
 8003898:	4a73      	ldr	r2, [pc, #460]	@ (8003a68 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d904      	bls.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800389e:	2313      	movs	r3, #19
 80038a0:	18fb      	adds	r3, r7, r3
 80038a2:	2203      	movs	r2, #3
 80038a4:	701a      	strb	r2, [r3, #0]
            break;
 80038a6:	e004      	b.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038a8:	4b6b      	ldr	r3, [pc, #428]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ac:	2202      	movs	r2, #2
 80038ae:	4013      	ands	r3, r2
 80038b0:	d0ed      	beq.n	800388e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80038b2:	2313      	movs	r3, #19
 80038b4:	18fb      	adds	r3, r7, r3
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10a      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038bc:	4b66      	ldr	r3, [pc, #408]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c0:	4a67      	ldr	r2, [pc, #412]	@ (8003a60 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80038c2:	4013      	ands	r3, r2
 80038c4:	0019      	movs	r1, r3
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038ca:	4b63      	ldr	r3, [pc, #396]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038cc:	430a      	orrs	r2, r1
 80038ce:	65da      	str	r2, [r3, #92]	@ 0x5c
 80038d0:	e00c      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80038d2:	2312      	movs	r3, #18
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	2213      	movs	r2, #19
 80038d8:	18ba      	adds	r2, r7, r2
 80038da:	7812      	ldrb	r2, [r2, #0]
 80038dc:	701a      	strb	r2, [r3, #0]
 80038de:	e005      	b.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038e0:	2312      	movs	r3, #18
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	2213      	movs	r2, #19
 80038e6:	18ba      	adds	r2, r7, r2
 80038e8:	7812      	ldrb	r2, [r2, #0]
 80038ea:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80038ec:	2311      	movs	r3, #17
 80038ee:	18fb      	adds	r3, r7, r3
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d105      	bne.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f6:	4b58      	ldr	r3, [pc, #352]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038fa:	4b57      	ldr	r3, [pc, #348]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80038fc:	495b      	ldr	r1, [pc, #364]	@ (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 80038fe:	400a      	ands	r2, r1
 8003900:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	2201      	movs	r2, #1
 8003908:	4013      	ands	r3, r2
 800390a:	d009      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800390c:	4b52      	ldr	r3, [pc, #328]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800390e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003910:	2203      	movs	r2, #3
 8003912:	4393      	bics	r3, r2
 8003914:	0019      	movs	r1, r3
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	685a      	ldr	r2, [r3, #4]
 800391a:	4b4f      	ldr	r3, [pc, #316]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800391c:	430a      	orrs	r2, r1
 800391e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2210      	movs	r2, #16
 8003926:	4013      	ands	r3, r2
 8003928:	d009      	beq.n	800393e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800392a:	4b4b      	ldr	r3, [pc, #300]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800392c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800392e:	4a50      	ldr	r2, [pc, #320]	@ (8003a70 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 8003930:	4013      	ands	r3, r2
 8003932:	0019      	movs	r1, r3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689a      	ldr	r2, [r3, #8]
 8003938:	4b47      	ldr	r3, [pc, #284]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800393a:	430a      	orrs	r2, r1
 800393c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	2380      	movs	r3, #128	@ 0x80
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	4013      	ands	r3, r2
 8003948:	d009      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800394a:	4b43      	ldr	r3, [pc, #268]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800394c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394e:	4a49      	ldr	r2, [pc, #292]	@ (8003a74 <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 8003950:	4013      	ands	r3, r2
 8003952:	0019      	movs	r1, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	695a      	ldr	r2, [r3, #20]
 8003958:	4b3f      	ldr	r3, [pc, #252]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800395a:	430a      	orrs	r2, r1
 800395c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	2380      	movs	r3, #128	@ 0x80
 8003964:	00db      	lsls	r3, r3, #3
 8003966:	4013      	ands	r3, r2
 8003968:	d009      	beq.n	800397e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800396a:	4b3b      	ldr	r3, [pc, #236]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800396c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800396e:	4a42      	ldr	r2, [pc, #264]	@ (8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 8003970:	4013      	ands	r3, r2
 8003972:	0019      	movs	r1, r3
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	4b37      	ldr	r3, [pc, #220]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800397a:	430a      	orrs	r2, r1
 800397c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2220      	movs	r2, #32
 8003984:	4013      	ands	r3, r2
 8003986:	d009      	beq.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003988:	4b33      	ldr	r3, [pc, #204]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800398a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800398c:	4a3b      	ldr	r2, [pc, #236]	@ (8003a7c <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800398e:	4013      	ands	r3, r2
 8003990:	0019      	movs	r1, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68da      	ldr	r2, [r3, #12]
 8003996:	4b30      	ldr	r3, [pc, #192]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003998:	430a      	orrs	r2, r1
 800399a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681a      	ldr	r2, [r3, #0]
 80039a0:	2380      	movs	r3, #128	@ 0x80
 80039a2:	01db      	lsls	r3, r3, #7
 80039a4:	4013      	ands	r3, r2
 80039a6:	d015      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80039a8:	4b2b      	ldr	r3, [pc, #172]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	0899      	lsrs	r1, r3, #2
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	69da      	ldr	r2, [r3, #28]
 80039b4:	4b28      	ldr	r3, [pc, #160]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039b6:	430a      	orrs	r2, r1
 80039b8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69da      	ldr	r2, [r3, #28]
 80039be:	2380      	movs	r3, #128	@ 0x80
 80039c0:	05db      	lsls	r3, r3, #23
 80039c2:	429a      	cmp	r2, r3
 80039c4:	d106      	bne.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80039c6:	4b24      	ldr	r3, [pc, #144]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039c8:	68da      	ldr	r2, [r3, #12]
 80039ca:	4b23      	ldr	r3, [pc, #140]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039cc:	2180      	movs	r1, #128	@ 0x80
 80039ce:	0249      	lsls	r1, r1, #9
 80039d0:	430a      	orrs	r2, r1
 80039d2:	60da      	str	r2, [r3, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	2380      	movs	r3, #128	@ 0x80
 80039da:	039b      	lsls	r3, r3, #14
 80039dc:	4013      	ands	r3, r2
 80039de:	d016      	beq.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80039e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039e4:	4a26      	ldr	r2, [pc, #152]	@ (8003a80 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80039e6:	4013      	ands	r3, r2
 80039e8:	0019      	movs	r1, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1a      	ldr	r2, [r3, #32]
 80039ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80039f0:	430a      	orrs	r2, r1
 80039f2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6a1a      	ldr	r2, [r3, #32]
 80039f8:	2380      	movs	r3, #128	@ 0x80
 80039fa:	03db      	lsls	r3, r3, #15
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d106      	bne.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x27a>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003a00:	4b15      	ldr	r3, [pc, #84]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	4b14      	ldr	r3, [pc, #80]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a06:	2180      	movs	r1, #128	@ 0x80
 8003a08:	0449      	lsls	r1, r1, #17
 8003a0a:	430a      	orrs	r2, r1
 8003a0c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	2380      	movs	r3, #128	@ 0x80
 8003a14:	011b      	lsls	r3, r3, #4
 8003a16:	4013      	ands	r3, r2
 8003a18:	d016      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a1e:	4a19      	ldr	r2, [pc, #100]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8003a20:	4013      	ands	r3, r2
 8003a22:	0019      	movs	r1, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	691a      	ldr	r2, [r3, #16]
 8003a28:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a2a:	430a      	orrs	r2, r1
 8003a2c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	691a      	ldr	r2, [r3, #16]
 8003a32:	2380      	movs	r3, #128	@ 0x80
 8003a34:	01db      	lsls	r3, r3, #7
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d106      	bne.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003a3a:	4b07      	ldr	r3, [pc, #28]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	4b06      	ldr	r3, [pc, #24]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8003a40:	2180      	movs	r1, #128	@ 0x80
 8003a42:	0249      	lsls	r1, r1, #9
 8003a44:	430a      	orrs	r2, r1
 8003a46:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003a48:	2312      	movs	r3, #18
 8003a4a:	18fb      	adds	r3, r7, r3
 8003a4c:	781b      	ldrb	r3, [r3, #0]
}
 8003a4e:	0018      	movs	r0, r3
 8003a50:	46bd      	mov	sp, r7
 8003a52:	b006      	add	sp, #24
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	46c0      	nop			@ (mov r8, r8)
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	40007000 	.word	0x40007000
 8003a60:	fffffcff 	.word	0xfffffcff
 8003a64:	fffeffff 	.word	0xfffeffff
 8003a68:	00001388 	.word	0x00001388
 8003a6c:	efffffff 	.word	0xefffffff
 8003a70:	fffff3ff 	.word	0xfffff3ff
 8003a74:	fff3ffff 	.word	0xfff3ffff
 8003a78:	ffcfffff 	.word	0xffcfffff
 8003a7c:	ffffcfff 	.word	0xffffcfff
 8003a80:	ffbfffff 	.word	0xffbfffff
 8003a84:	ffff3fff 	.word	0xffff3fff

08003a88 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003a88:	b5b0      	push	{r4, r5, r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003a90:	230f      	movs	r3, #15
 8003a92:	18fb      	adds	r3, r7, r3
 8003a94:	2201      	movs	r2, #1
 8003a96:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d100      	bne.n	8003aa0 <HAL_RTC_Init+0x18>
 8003a9e:	e08c      	b.n	8003bba <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2229      	movs	r2, #41	@ 0x29
 8003aa4:	5c9b      	ldrb	r3, [r3, r2]
 8003aa6:	b2db      	uxtb	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d10b      	bne.n	8003ac4 <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2228      	movs	r2, #40	@ 0x28
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2288      	movs	r2, #136	@ 0x88
 8003ab8:	0212      	lsls	r2, r2, #8
 8003aba:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	0018      	movs	r0, r3
 8003ac0:	f7fd fe98 	bl	80017f4 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2229      	movs	r2, #41	@ 0x29
 8003ac8:	2102      	movs	r1, #2
 8003aca:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	2210      	movs	r2, #16
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b10      	cmp	r3, #16
 8003ad8:	d062      	beq.n	8003ba0 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	22ca      	movs	r2, #202	@ 0xca
 8003ae0:	625a      	str	r2, [r3, #36]	@ 0x24
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	2253      	movs	r2, #83	@ 0x53
 8003ae8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003aea:	250f      	movs	r5, #15
 8003aec:	197c      	adds	r4, r7, r5
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	0018      	movs	r0, r3
 8003af2:	f000 fbf3 	bl	80042dc <RTC_EnterInitMode>
 8003af6:	0003      	movs	r3, r0
 8003af8:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8003afa:	0028      	movs	r0, r5
 8003afc:	183b      	adds	r3, r7, r0
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d12c      	bne.n	8003b5e <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	699a      	ldr	r2, [r3, #24]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	492e      	ldr	r1, [pc, #184]	@ (8003bc8 <HAL_RTC_Init+0x140>)
 8003b10:	400a      	ands	r2, r1
 8003b12:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	6999      	ldr	r1, [r3, #24]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	689a      	ldr	r2, [r3, #8]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	431a      	orrs	r2, r3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	431a      	orrs	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	430a      	orrs	r2, r1
 8003b30:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6912      	ldr	r2, [r2, #16]
 8003b3a:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	6919      	ldr	r1, [r3, #16]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	041a      	lsls	r2, r3, #16
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	430a      	orrs	r2, r1
 8003b4e:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8003b50:	183c      	adds	r4, r7, r0
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	0018      	movs	r0, r3
 8003b56:	f000 fc03 	bl	8004360 <RTC_ExitInitMode>
 8003b5a:	0003      	movs	r3, r0
 8003b5c:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8003b5e:	230f      	movs	r3, #15
 8003b60:	18fb      	adds	r3, r7, r3
 8003b62:	781b      	ldrb	r3, [r3, #0]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d116      	bne.n	8003b96 <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	699a      	ldr	r2, [r3, #24]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	00d2      	lsls	r2, r2, #3
 8003b74:	08d2      	lsrs	r2, r2, #3
 8003b76:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6999      	ldr	r1, [r3, #24]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	431a      	orrs	r2, r3
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	22ff      	movs	r2, #255	@ 0xff
 8003b9c:	625a      	str	r2, [r3, #36]	@ 0x24
 8003b9e:	e003      	b.n	8003ba8 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003ba0:	230f      	movs	r3, #15
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8003ba8:	230f      	movs	r3, #15
 8003baa:	18fb      	adds	r3, r7, r3
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d103      	bne.n	8003bba <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2229      	movs	r2, #41	@ 0x29
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8003bba:	230f      	movs	r3, #15
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	781b      	ldrb	r3, [r3, #0]
}
 8003bc0:	0018      	movs	r0, r3
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	b004      	add	sp, #16
 8003bc6:	bdb0      	pop	{r4, r5, r7, pc}
 8003bc8:	fb8fffbf 	.word	0xfb8fffbf

08003bcc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003bcc:	b5b0      	push	{r4, r5, r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	60f8      	str	r0, [r7, #12]
 8003bd4:	60b9      	str	r1, [r7, #8]
 8003bd6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2228      	movs	r2, #40	@ 0x28
 8003bdc:	5c9b      	ldrb	r3, [r3, r2]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d101      	bne.n	8003be6 <HAL_RTC_SetTime+0x1a>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e092      	b.n	8003d0c <HAL_RTC_SetTime+0x140>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2228      	movs	r2, #40	@ 0x28
 8003bea:	2101      	movs	r1, #1
 8003bec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2229      	movs	r2, #41	@ 0x29
 8003bf2:	2102      	movs	r1, #2
 8003bf4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	22ca      	movs	r2, #202	@ 0xca
 8003bfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2253      	movs	r2, #83	@ 0x53
 8003c04:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003c06:	2513      	movs	r5, #19
 8003c08:	197c      	adds	r4, r7, r5
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	0018      	movs	r0, r3
 8003c0e:	f000 fb65 	bl	80042dc <RTC_EnterInitMode>
 8003c12:	0003      	movs	r3, r0
 8003c14:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003c16:	197b      	adds	r3, r7, r5
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d162      	bne.n	8003ce4 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d125      	bne.n	8003c70 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	2240      	movs	r2, #64	@ 0x40
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	d102      	bne.n	8003c36 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2200      	movs	r2, #0
 8003c34:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	f000 fbd4 	bl	80043e8 <RTC_ByteToBcd2>
 8003c40:	0003      	movs	r3, r0
 8003c42:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	785b      	ldrb	r3, [r3, #1]
 8003c48:	0018      	movs	r0, r3
 8003c4a:	f000 fbcd 	bl	80043e8 <RTC_ByteToBcd2>
 8003c4e:	0003      	movs	r3, r0
 8003c50:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c52:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	789b      	ldrb	r3, [r3, #2]
 8003c58:	0018      	movs	r0, r3
 8003c5a:	f000 fbc5 	bl	80043e8 <RTC_ByteToBcd2>
 8003c5e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c60:	0022      	movs	r2, r4
 8003c62:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	78db      	ldrb	r3, [r3, #3]
 8003c68:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	617b      	str	r3, [r7, #20]
 8003c6e:	e017      	b.n	8003ca0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	699b      	ldr	r3, [r3, #24]
 8003c76:	2240      	movs	r2, #64	@ 0x40
 8003c78:	4013      	ands	r3, r2
 8003c7a:	d102      	bne.n	8003c82 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	781b      	ldrb	r3, [r3, #0]
 8003c86:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	785b      	ldrb	r3, [r3, #1]
 8003c8c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c8e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003c94:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	78db      	ldrb	r3, [r3, #3]
 8003c9a:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	491b      	ldr	r1, [pc, #108]	@ (8003d14 <HAL_RTC_SetTime+0x148>)
 8003ca8:	400a      	ands	r2, r1
 8003caa:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699a      	ldr	r2, [r3, #24]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4918      	ldr	r1, [pc, #96]	@ (8003d18 <HAL_RTC_SetTime+0x14c>)
 8003cb8:	400a      	ands	r2, r1
 8003cba:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6999      	ldr	r1, [r3, #24]
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	68da      	ldr	r2, [r3, #12]
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003cd4:	2313      	movs	r3, #19
 8003cd6:	18fc      	adds	r4, r7, r3
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	0018      	movs	r0, r3
 8003cdc:	f000 fb40 	bl	8004360 <RTC_ExitInitMode>
 8003ce0:	0003      	movs	r3, r0
 8003ce2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	22ff      	movs	r2, #255	@ 0xff
 8003cea:	625a      	str	r2, [r3, #36]	@ 0x24
  
  if (status == HAL_OK)
 8003cec:	2313      	movs	r3, #19
 8003cee:	18fb      	adds	r3, r7, r3
 8003cf0:	781b      	ldrb	r3, [r3, #0]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d103      	bne.n	8003cfe <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2229      	movs	r2, #41	@ 0x29
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2228      	movs	r2, #40	@ 0x28
 8003d02:	2100      	movs	r1, #0
 8003d04:	5499      	strb	r1, [r3, r2]

  return status;
 8003d06:	2313      	movs	r3, #19
 8003d08:	18fb      	adds	r3, r7, r3
 8003d0a:	781b      	ldrb	r3, [r3, #0]
}
 8003d0c:	0018      	movs	r0, r3
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	b006      	add	sp, #24
 8003d12:	bdb0      	pop	{r4, r5, r7, pc}
 8003d14:	007f7f7f 	.word	0x007f7f7f
 8003d18:	fffbffff 	.word	0xfffbffff

08003d1c <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	60f8      	str	r0, [r7, #12]
 8003d24:	60b9      	str	r1, [r7, #8]
 8003d26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	045b      	lsls	r3, r3, #17
 8003d3a:	0c5a      	lsrs	r2, r3, #17
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a22      	ldr	r2, [pc, #136]	@ (8003dd0 <HAL_RTC_GetTime+0xb4>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003d4c:	697b      	ldr	r3, [r7, #20]
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	223f      	movs	r2, #63	@ 0x3f
 8003d54:	4013      	ands	r3, r2
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	0a1b      	lsrs	r3, r3, #8
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	227f      	movs	r2, #127	@ 0x7f
 8003d64:	4013      	ands	r3, r2
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	227f      	movs	r2, #127	@ 0x7f
 8003d72:	4013      	ands	r3, r2
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	0d9b      	lsrs	r3, r3, #22
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	2201      	movs	r2, #1
 8003d82:	4013      	ands	r3, r2
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d11a      	bne.n	8003dc6 <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	0018      	movs	r0, r3
 8003d96:	f000 fb4f 	bl	8004438 <RTC_Bcd2ToByte>
 8003d9a:	0003      	movs	r3, r0
 8003d9c:	001a      	movs	r2, r3
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	785b      	ldrb	r3, [r3, #1]
 8003da6:	0018      	movs	r0, r3
 8003da8:	f000 fb46 	bl	8004438 <RTC_Bcd2ToByte>
 8003dac:	0003      	movs	r3, r0
 8003dae:	001a      	movs	r2, r3
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	789b      	ldrb	r3, [r3, #2]
 8003db8:	0018      	movs	r0, r3
 8003dba:	f000 fb3d 	bl	8004438 <RTC_Bcd2ToByte>
 8003dbe:	0003      	movs	r3, r0
 8003dc0:	001a      	movs	r2, r3
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
}
 8003dc8:	0018      	movs	r0, r3
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	b006      	add	sp, #24
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	007f7f7f 	.word	0x007f7f7f

08003dd4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003dd4:	b5b0      	push	{r4, r5, r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2228      	movs	r2, #40	@ 0x28
 8003de4:	5c9b      	ldrb	r3, [r3, r2]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d101      	bne.n	8003dee <HAL_RTC_SetDate+0x1a>
 8003dea:	2302      	movs	r3, #2
 8003dec:	e07e      	b.n	8003eec <HAL_RTC_SetDate+0x118>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2228      	movs	r2, #40	@ 0x28
 8003df2:	2101      	movs	r1, #1
 8003df4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2229      	movs	r2, #41	@ 0x29
 8003dfa:	2102      	movs	r1, #2
 8003dfc:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d10e      	bne.n	8003e22 <HAL_RTC_SetDate+0x4e>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	785b      	ldrb	r3, [r3, #1]
 8003e08:	001a      	movs	r2, r3
 8003e0a:	2310      	movs	r3, #16
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d008      	beq.n	8003e22 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	785b      	ldrb	r3, [r3, #1]
 8003e14:	2210      	movs	r2, #16
 8003e16:	4393      	bics	r3, r2
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	330a      	adds	r3, #10
 8003e1c:	b2da      	uxtb	r2, r3
 8003e1e:	68bb      	ldr	r3, [r7, #8]
 8003e20:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d11c      	bne.n	8003e62 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	78db      	ldrb	r3, [r3, #3]
 8003e2c:	0018      	movs	r0, r3
 8003e2e:	f000 fadb 	bl	80043e8 <RTC_ByteToBcd2>
 8003e32:	0003      	movs	r3, r0
 8003e34:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	785b      	ldrb	r3, [r3, #1]
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f000 fad4 	bl	80043e8 <RTC_ByteToBcd2>
 8003e40:	0003      	movs	r3, r0
 8003e42:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003e44:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	789b      	ldrb	r3, [r3, #2]
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	f000 facc 	bl	80043e8 <RTC_ByteToBcd2>
 8003e50:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003e52:	0022      	movs	r2, r4
 8003e54:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	617b      	str	r3, [r7, #20]
 8003e60:	e00e      	b.n	8003e80 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	78db      	ldrb	r3, [r3, #3]
 8003e66:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	785b      	ldrb	r3, [r3, #1]
 8003e6c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003e6e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8003e70:	68ba      	ldr	r2, [r7, #8]
 8003e72:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003e74:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	22ca      	movs	r2, #202	@ 0xca
 8003e86:	625a      	str	r2, [r3, #36]	@ 0x24
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	2253      	movs	r2, #83	@ 0x53
 8003e8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003e90:	2513      	movs	r5, #19
 8003e92:	197c      	adds	r4, r7, r5
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	0018      	movs	r0, r3
 8003e98:	f000 fa20 	bl	80042dc <RTC_EnterInitMode>
 8003e9c:	0003      	movs	r3, r0
 8003e9e:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8003ea0:	0028      	movs	r0, r5
 8003ea2:	183b      	adds	r3, r7, r0
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d10c      	bne.n	8003ec4 <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	4910      	ldr	r1, [pc, #64]	@ (8003ef4 <HAL_RTC_SetDate+0x120>)
 8003eb2:	400a      	ands	r2, r1
 8003eb4:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003eb6:	183c      	adds	r4, r7, r0
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	0018      	movs	r0, r3
 8003ebc:	f000 fa50 	bl	8004360 <RTC_ExitInitMode>
 8003ec0:	0003      	movs	r3, r0
 8003ec2:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	22ff      	movs	r2, #255	@ 0xff
 8003eca:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8003ecc:	2313      	movs	r3, #19
 8003ece:	18fb      	adds	r3, r7, r3
 8003ed0:	781b      	ldrb	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d103      	bne.n	8003ede <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2229      	movs	r2, #41	@ 0x29
 8003eda:	2101      	movs	r1, #1
 8003edc:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2228      	movs	r2, #40	@ 0x28
 8003ee2:	2100      	movs	r1, #0
 8003ee4:	5499      	strb	r1, [r3, r2]

  return status;
 8003ee6:	2313      	movs	r3, #19
 8003ee8:	18fb      	adds	r3, r7, r3
 8003eea:	781b      	ldrb	r3, [r3, #0]
}
 8003eec:	0018      	movs	r0, r3
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	b006      	add	sp, #24
 8003ef2:	bdb0      	pop	{r4, r5, r7, pc}
 8003ef4:	00ffff3f 	.word	0x00ffff3f

08003ef8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	4a21      	ldr	r2, [pc, #132]	@ (8003f90 <HAL_RTC_GetDate+0x98>)
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	0c1b      	lsrs	r3, r3, #16
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	68bb      	ldr	r3, [r7, #8]
 8003f18:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8003f1a:	697b      	ldr	r3, [r7, #20]
 8003f1c:	0a1b      	lsrs	r3, r3, #8
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	221f      	movs	r2, #31
 8003f22:	4013      	ands	r3, r2
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	b2db      	uxtb	r3, r3
 8003f2e:	223f      	movs	r2, #63	@ 0x3f
 8003f30:	4013      	ands	r3, r2
 8003f32:	b2da      	uxtb	r2, r3
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8003f38:	697b      	ldr	r3, [r7, #20]
 8003f3a:	0b5b      	lsrs	r3, r3, #13
 8003f3c:	b2db      	uxtb	r3, r3
 8003f3e:	2207      	movs	r2, #7
 8003f40:	4013      	ands	r3, r2
 8003f42:	b2da      	uxtb	r2, r3
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d11a      	bne.n	8003f84 <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	78db      	ldrb	r3, [r3, #3]
 8003f52:	0018      	movs	r0, r3
 8003f54:	f000 fa70 	bl	8004438 <RTC_Bcd2ToByte>
 8003f58:	0003      	movs	r3, r0
 8003f5a:	001a      	movs	r2, r3
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	785b      	ldrb	r3, [r3, #1]
 8003f64:	0018      	movs	r0, r3
 8003f66:	f000 fa67 	bl	8004438 <RTC_Bcd2ToByte>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	001a      	movs	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003f72:	68bb      	ldr	r3, [r7, #8]
 8003f74:	789b      	ldrb	r3, [r3, #2]
 8003f76:	0018      	movs	r0, r3
 8003f78:	f000 fa5e 	bl	8004438 <RTC_Bcd2ToByte>
 8003f7c:	0003      	movs	r3, r0
 8003f7e:	001a      	movs	r2, r3
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	0018      	movs	r0, r3
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	b006      	add	sp, #24
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	46c0      	nop			@ (mov r8, r8)
 8003f90:	00ffff3f 	.word	0x00ffff3f

08003f94 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8003f94:	b590      	push	{r4, r7, lr}
 8003f96:	b089      	sub	sp, #36	@ 0x24
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	60b9      	str	r1, [r7, #8]
 8003f9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2228      	movs	r2, #40	@ 0x28
 8003fa4:	5c9b      	ldrb	r3, [r3, r2]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d101      	bne.n	8003fae <HAL_RTC_SetAlarm_IT+0x1a>
 8003faa:	2302      	movs	r3, #2
 8003fac:	e127      	b.n	80041fe <HAL_RTC_SetAlarm_IT+0x26a>
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2228      	movs	r2, #40	@ 0x28
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2229      	movs	r2, #41	@ 0x29
 8003fba:	2102      	movs	r1, #2
 8003fbc:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d136      	bne.n	8004032 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	699b      	ldr	r3, [r3, #24]
 8003fca:	2240      	movs	r2, #64	@ 0x40
 8003fcc:	4013      	ands	r3, r2
 8003fce:	d102      	bne.n	8003fd6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	781b      	ldrb	r3, [r3, #0]
 8003fda:	0018      	movs	r0, r3
 8003fdc:	f000 fa04 	bl	80043e8 <RTC_ByteToBcd2>
 8003fe0:	0003      	movs	r3, r0
 8003fe2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	785b      	ldrb	r3, [r3, #1]
 8003fe8:	0018      	movs	r0, r3
 8003fea:	f000 f9fd 	bl	80043e8 <RTC_ByteToBcd2>
 8003fee:	0003      	movs	r3, r0
 8003ff0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003ff2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	789b      	ldrb	r3, [r3, #2]
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f000 f9f5 	bl	80043e8 <RTC_ByteToBcd2>
 8003ffe:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004000:	0022      	movs	r2, r4
 8004002:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	78db      	ldrb	r3, [r3, #3]
 8004008:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800400a:	431a      	orrs	r2, r3
 800400c:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	2220      	movs	r2, #32
 8004012:	5c9b      	ldrb	r3, [r3, r2]
 8004014:	0018      	movs	r0, r3
 8004016:	f000 f9e7 	bl	80043e8 <RTC_ByteToBcd2>
 800401a:	0003      	movs	r3, r0
 800401c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800401e:	0022      	movs	r2, r4
 8004020:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004026:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800402c:	4313      	orrs	r3, r2
 800402e:	61fb      	str	r3, [r7, #28]
 8004030:	e022      	b.n	8004078 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	699b      	ldr	r3, [r3, #24]
 8004038:	2240      	movs	r2, #64	@ 0x40
 800403a:	4013      	ands	r3, r2
 800403c:	d102      	bne.n	8004044 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2200      	movs	r2, #0
 8004042:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	781b      	ldrb	r3, [r3, #0]
 8004048:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	785b      	ldrb	r3, [r3, #1]
 800404e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004050:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004052:	68ba      	ldr	r2, [r7, #8]
 8004054:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8004056:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	78db      	ldrb	r3, [r3, #3]
 800405c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800405e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2120      	movs	r1, #32
 8004064:	5c5b      	ldrb	r3, [r3, r1]
 8004066:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8004068:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800406e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004074:	4313      	orrs	r3, r2
 8004076:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	685a      	ldr	r2, [r3, #4]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	699b      	ldr	r3, [r3, #24]
 8004080:	4313      	orrs	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	22ca      	movs	r2, #202	@ 0xca
 800408a:	625a      	str	r2, [r3, #36]	@ 0x24
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2253      	movs	r2, #83	@ 0x53
 8004092:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004098:	2380      	movs	r3, #128	@ 0x80
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	429a      	cmp	r2, r3
 800409e:	d14c      	bne.n	800413a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699a      	ldr	r2, [r3, #24]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4957      	ldr	r1, [pc, #348]	@ (8004208 <HAL_RTC_SetAlarm_IT+0x274>)
 80040ac:	400a      	ands	r2, r1
 80040ae:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2101      	movs	r1, #1
 80040bc:	430a      	orrs	r2, r1
 80040be:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 80040c0:	f7fd fde4 	bl	8001c8c <HAL_GetTick>
 80040c4:	0003      	movs	r3, r0
 80040c6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80040c8:	e016      	b.n	80040f8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80040ca:	f7fd fddf 	bl	8001c8c <HAL_GetTick>
 80040ce:	0002      	movs	r2, r0
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	1ad2      	subs	r2, r2, r3
 80040d4:	23fa      	movs	r3, #250	@ 0xfa
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	429a      	cmp	r2, r3
 80040da:	d90d      	bls.n	80040f8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	22ff      	movs	r2, #255	@ 0xff
 80040e2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2229      	movs	r2, #41	@ 0x29
 80040e8:	2103      	movs	r1, #3
 80040ea:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2228      	movs	r2, #40	@ 0x28
 80040f0:	2100      	movs	r1, #0
 80040f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e082      	b.n	80041fe <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	2201      	movs	r2, #1
 8004100:	4013      	ands	r3, r2
 8004102:	d0e2      	beq.n	80040ca <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	699a      	ldr	r2, [r3, #24]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2180      	movs	r1, #128	@ 0x80
 8004120:	0049      	lsls	r1, r1, #1
 8004122:	430a      	orrs	r2, r1
 8004124:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	699a      	ldr	r2, [r3, #24]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	2180      	movs	r1, #128	@ 0x80
 8004132:	0149      	lsls	r1, r1, #5
 8004134:	430a      	orrs	r2, r1
 8004136:	619a      	str	r2, [r3, #24]
 8004138:	e04b      	b.n	80041d2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699a      	ldr	r2, [r3, #24]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4931      	ldr	r1, [pc, #196]	@ (800420c <HAL_RTC_SetAlarm_IT+0x278>)
 8004146:	400a      	ands	r2, r1
 8004148:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	2102      	movs	r1, #2
 8004156:	430a      	orrs	r2, r1
 8004158:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800415a:	f7fd fd97 	bl	8001c8c <HAL_GetTick>
 800415e:	0003      	movs	r3, r0
 8004160:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004162:	e016      	b.n	8004192 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004164:	f7fd fd92 	bl	8001c8c <HAL_GetTick>
 8004168:	0002      	movs	r2, r0
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	1ad2      	subs	r2, r2, r3
 800416e:	23fa      	movs	r3, #250	@ 0xfa
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	429a      	cmp	r2, r3
 8004174:	d90d      	bls.n	8004192 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	22ff      	movs	r2, #255	@ 0xff
 800417c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2229      	movs	r2, #41	@ 0x29
 8004182:	2103      	movs	r1, #3
 8004184:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2228      	movs	r2, #40	@ 0x28
 800418a:	2100      	movs	r1, #0
 800418c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e035      	b.n	80041fe <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	2202      	movs	r2, #2
 800419a:	4013      	ands	r3, r2
 800419c:	d0e2      	beq.n	8004164 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69fa      	ldr	r2, [r7, #28]
 80041a4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	69ba      	ldr	r2, [r7, #24]
 80041ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	699a      	ldr	r2, [r3, #24]
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	2180      	movs	r1, #128	@ 0x80
 80041ba:	0089      	lsls	r1, r1, #2
 80041bc:	430a      	orrs	r2, r1
 80041be:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699a      	ldr	r2, [r3, #24]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2180      	movs	r1, #128	@ 0x80
 80041cc:	0189      	lsls	r1, r1, #6
 80041ce:	430a      	orrs	r2, r1
 80041d0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80041d2:	4a0f      	ldr	r2, [pc, #60]	@ (8004210 <HAL_RTC_SetAlarm_IT+0x27c>)
 80041d4:	2380      	movs	r3, #128	@ 0x80
 80041d6:	58d3      	ldr	r3, [r2, r3]
 80041d8:	490d      	ldr	r1, [pc, #52]	@ (8004210 <HAL_RTC_SetAlarm_IT+0x27c>)
 80041da:	2280      	movs	r2, #128	@ 0x80
 80041dc:	0312      	lsls	r2, r2, #12
 80041de:	4313      	orrs	r3, r2
 80041e0:	2280      	movs	r2, #128	@ 0x80
 80041e2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	22ff      	movs	r2, #255	@ 0xff
 80041ea:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2229      	movs	r2, #41	@ 0x29
 80041f0:	2101      	movs	r1, #1
 80041f2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2228      	movs	r2, #40	@ 0x28
 80041f8:	2100      	movs	r1, #0
 80041fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	0018      	movs	r0, r3
 8004200:	46bd      	mov	sp, r7
 8004202:	b009      	add	sp, #36	@ 0x24
 8004204:	bd90      	pop	{r4, r7, pc}
 8004206:	46c0      	nop			@ (mov r8, r8)
 8004208:	fffffeff 	.word	0xfffffeff
 800420c:	fffffdff 	.word	0xfffffdff
 8004210:	40021800 	.word	0x40021800

08004214 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	2380      	movs	r3, #128	@ 0x80
 8004224:	015b      	lsls	r3, r3, #5
 8004226:	4013      	ands	r3, r2
 8004228:	d011      	beq.n	800424e <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004230:	2201      	movs	r2, #1
 8004232:	4013      	ands	r3, r2
 8004234:	d00b      	beq.n	800424e <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2101      	movs	r1, #1
 8004242:	430a      	orrs	r2, r1
 8004244:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	0018      	movs	r0, r3
 800424a:	f7fc fbb1 	bl	80009b0 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	699a      	ldr	r2, [r3, #24]
 8004254:	2380      	movs	r3, #128	@ 0x80
 8004256:	019b      	lsls	r3, r3, #6
 8004258:	4013      	ands	r3, r2
 800425a:	d011      	beq.n	8004280 <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004262:	2202      	movs	r2, #2
 8004264:	4013      	ands	r3, r2
 8004266:	d00b      	beq.n	8004280 <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2102      	movs	r1, #2
 8004274:	430a      	orrs	r2, r1
 8004276:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	0018      	movs	r0, r3
 800427c:	f000 f942 	bl	8004504 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2229      	movs	r2, #41	@ 0x29
 8004284:	2101      	movs	r1, #1
 8004286:	5499      	strb	r1, [r3, r2]
}
 8004288:	46c0      	nop			@ (mov r8, r8)
 800428a:	46bd      	mov	sp, r7
 800428c:	b002      	add	sp, #8
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a0e      	ldr	r2, [pc, #56]	@ (80042d8 <HAL_RTC_WaitForSynchro+0x48>)
 800429e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80042a0:	f7fd fcf4 	bl	8001c8c <HAL_GetTick>
 80042a4:	0003      	movs	r3, r0
 80042a6:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80042a8:	e00a      	b.n	80042c0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80042aa:	f7fd fcef 	bl	8001c8c <HAL_GetTick>
 80042ae:	0002      	movs	r2, r0
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	1ad2      	subs	r2, r2, r3
 80042b4:	23fa      	movs	r3, #250	@ 0xfa
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	429a      	cmp	r2, r3
 80042ba:	d901      	bls.n	80042c0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e006      	b.n	80042ce <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	2220      	movs	r2, #32
 80042c8:	4013      	ands	r3, r2
 80042ca:	d0ee      	beq.n	80042aa <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 80042cc:	2300      	movs	r3, #0
}
 80042ce:	0018      	movs	r0, r3
 80042d0:	46bd      	mov	sp, r7
 80042d2:	b004      	add	sp, #16
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	46c0      	nop			@ (mov r8, r8)
 80042d8:	0001005f 	.word	0x0001005f

080042dc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b084      	sub	sp, #16
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 80042e4:	230f      	movs	r3, #15
 80042e6:	18fb      	adds	r3, r7, r3
 80042e8:	2200      	movs	r2, #0
 80042ea:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	2240      	movs	r2, #64	@ 0x40
 80042f4:	4013      	ands	r3, r2
 80042f6:	d12c      	bne.n	8004352 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68da      	ldr	r2, [r3, #12]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2180      	movs	r1, #128	@ 0x80
 8004304:	430a      	orrs	r2, r1
 8004306:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004308:	f7fd fcc0 	bl	8001c8c <HAL_GetTick>
 800430c:	0003      	movs	r3, r0
 800430e:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004310:	e014      	b.n	800433c <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8004312:	f7fd fcbb 	bl	8001c8c <HAL_GetTick>
 8004316:	0002      	movs	r2, r0
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	1ad2      	subs	r2, r2, r3
 800431c:	200f      	movs	r0, #15
 800431e:	183b      	adds	r3, r7, r0
 8004320:	1839      	adds	r1, r7, r0
 8004322:	7809      	ldrb	r1, [r1, #0]
 8004324:	7019      	strb	r1, [r3, #0]
 8004326:	23fa      	movs	r3, #250	@ 0xfa
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	429a      	cmp	r2, r3
 800432c:	d906      	bls.n	800433c <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 800432e:	183b      	adds	r3, r7, r0
 8004330:	2203      	movs	r2, #3
 8004332:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2229      	movs	r2, #41	@ 0x29
 8004338:	2103      	movs	r1, #3
 800433a:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	2240      	movs	r2, #64	@ 0x40
 8004344:	4013      	ands	r3, r2
 8004346:	d104      	bne.n	8004352 <RTC_EnterInitMode+0x76>
 8004348:	230f      	movs	r3, #15
 800434a:	18fb      	adds	r3, r7, r3
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	2b03      	cmp	r3, #3
 8004350:	d1df      	bne.n	8004312 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8004352:	230f      	movs	r3, #15
 8004354:	18fb      	adds	r3, r7, r3
 8004356:	781b      	ldrb	r3, [r3, #0]
}
 8004358:	0018      	movs	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	b004      	add	sp, #16
 800435e:	bd80      	pop	{r7, pc}

08004360 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004360:	b590      	push	{r4, r7, lr}
 8004362:	b085      	sub	sp, #20
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004368:	240f      	movs	r4, #15
 800436a:	193b      	adds	r3, r7, r4
 800436c:	2200      	movs	r2, #0
 800436e:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8004370:	4b1c      	ldr	r3, [pc, #112]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 8004372:	68da      	ldr	r2, [r3, #12]
 8004374:	4b1b      	ldr	r3, [pc, #108]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 8004376:	2180      	movs	r1, #128	@ 0x80
 8004378:	438a      	bics	r2, r1
 800437a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800437c:	4b19      	ldr	r3, [pc, #100]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	2220      	movs	r2, #32
 8004382:	4013      	ands	r3, r2
 8004384:	d10d      	bne.n	80043a2 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	0018      	movs	r0, r3
 800438a:	f7ff ff81 	bl	8004290 <HAL_RTC_WaitForSynchro>
 800438e:	1e03      	subs	r3, r0, #0
 8004390:	d021      	beq.n	80043d6 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2229      	movs	r2, #41	@ 0x29
 8004396:	2103      	movs	r1, #3
 8004398:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 800439a:	193b      	adds	r3, r7, r4
 800439c:	2203      	movs	r2, #3
 800439e:	701a      	strb	r2, [r3, #0]
 80043a0:	e019      	b.n	80043d6 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80043a2:	4b10      	ldr	r3, [pc, #64]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 80043a4:	699a      	ldr	r2, [r3, #24]
 80043a6:	4b0f      	ldr	r3, [pc, #60]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 80043a8:	2120      	movs	r1, #32
 80043aa:	438a      	bics	r2, r1
 80043ac:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	0018      	movs	r0, r3
 80043b2:	f7ff ff6d 	bl	8004290 <HAL_RTC_WaitForSynchro>
 80043b6:	1e03      	subs	r3, r0, #0
 80043b8:	d007      	beq.n	80043ca <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2229      	movs	r2, #41	@ 0x29
 80043be:	2103      	movs	r1, #3
 80043c0:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 80043c2:	230f      	movs	r3, #15
 80043c4:	18fb      	adds	r3, r7, r3
 80043c6:	2203      	movs	r2, #3
 80043c8:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80043ca:	4b06      	ldr	r3, [pc, #24]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 80043cc:	699a      	ldr	r2, [r3, #24]
 80043ce:	4b05      	ldr	r3, [pc, #20]	@ (80043e4 <RTC_ExitInitMode+0x84>)
 80043d0:	2120      	movs	r1, #32
 80043d2:	430a      	orrs	r2, r1
 80043d4:	619a      	str	r2, [r3, #24]
  }

  return status;
 80043d6:	230f      	movs	r3, #15
 80043d8:	18fb      	adds	r3, r7, r3
 80043da:	781b      	ldrb	r3, [r3, #0]
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b005      	add	sp, #20
 80043e2:	bd90      	pop	{r4, r7, pc}
 80043e4:	40002800 	.word	0x40002800

080043e8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	0002      	movs	r2, r0
 80043f0:	1dfb      	adds	r3, r7, #7
 80043f2:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 80043f8:	230b      	movs	r3, #11
 80043fa:	18fb      	adds	r3, r7, r3
 80043fc:	1dfa      	adds	r2, r7, #7
 80043fe:	7812      	ldrb	r2, [r2, #0]
 8004400:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8004402:	e008      	b.n	8004416 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	3301      	adds	r3, #1
 8004408:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 800440a:	220b      	movs	r2, #11
 800440c:	18bb      	adds	r3, r7, r2
 800440e:	18ba      	adds	r2, r7, r2
 8004410:	7812      	ldrb	r2, [r2, #0]
 8004412:	3a0a      	subs	r2, #10
 8004414:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8004416:	210b      	movs	r1, #11
 8004418:	187b      	adds	r3, r7, r1
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b09      	cmp	r3, #9
 800441e:	d8f1      	bhi.n	8004404 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	b2db      	uxtb	r3, r3
 8004424:	011b      	lsls	r3, r3, #4
 8004426:	b2da      	uxtb	r2, r3
 8004428:	187b      	adds	r3, r7, r1
 800442a:	781b      	ldrb	r3, [r3, #0]
 800442c:	4313      	orrs	r3, r2
 800442e:	b2db      	uxtb	r3, r3
}
 8004430:	0018      	movs	r0, r3
 8004432:	46bd      	mov	sp, r7
 8004434:	b004      	add	sp, #16
 8004436:	bd80      	pop	{r7, pc}

08004438 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	0002      	movs	r2, r0
 8004440:	1dfb      	adds	r3, r7, #7
 8004442:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8004444:	1dfb      	adds	r3, r7, #7
 8004446:	781b      	ldrb	r3, [r3, #0]
 8004448:	091b      	lsrs	r3, r3, #4
 800444a:	b2db      	uxtb	r3, r3
 800444c:	001a      	movs	r2, r3
 800444e:	0013      	movs	r3, r2
 8004450:	009b      	lsls	r3, r3, #2
 8004452:	189b      	adds	r3, r3, r2
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	b2da      	uxtb	r2, r3
 800445c:	1dfb      	adds	r3, r7, #7
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	210f      	movs	r1, #15
 8004462:	400b      	ands	r3, r1
 8004464:	b2db      	uxtb	r3, r3
 8004466:	18d3      	adds	r3, r2, r3
 8004468:	b2db      	uxtb	r3, r3
}
 800446a:	0018      	movs	r0, r3
 800446c:	46bd      	mov	sp, r7
 800446e:	b004      	add	sp, #16
 8004470:	bd80      	pop	{r7, pc}
	...

08004474 <HAL_RTCEx_SetCalibrationOutPut>:
  *             @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz.
  *             @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2228      	movs	r2, #40	@ 0x28
 8004482:	5c9b      	ldrb	r3, [r3, r2]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d101      	bne.n	800448c <HAL_RTCEx_SetCalibrationOutPut+0x18>
 8004488:	2302      	movs	r3, #2
 800448a:	e035      	b.n	80044f8 <HAL_RTCEx_SetCalibrationOutPut+0x84>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2228      	movs	r2, #40	@ 0x28
 8004490:	2101      	movs	r1, #1
 8004492:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2229      	movs	r2, #41	@ 0x29
 8004498:	2102      	movs	r1, #2
 800449a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	22ca      	movs	r2, #202	@ 0xca
 80044a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2253      	movs	r2, #83	@ 0x53
 80044aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	699a      	ldr	r2, [r3, #24]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4912      	ldr	r1, [pc, #72]	@ (8004500 <HAL_RTCEx_SetCalibrationOutPut+0x8c>)
 80044b8:	400a      	ands	r2, r1
 80044ba:	619a      	str	r2, [r3, #24]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6999      	ldr	r1, [r3, #24]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	430a      	orrs	r2, r1
 80044ca:	619a      	str	r2, [r3, #24]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	699a      	ldr	r2, [r3, #24]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2180      	movs	r1, #128	@ 0x80
 80044d8:	0409      	lsls	r1, r1, #16
 80044da:	430a      	orrs	r2, r1
 80044dc:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	22ff      	movs	r2, #255	@ 0xff
 80044e4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2229      	movs	r2, #41	@ 0x29
 80044ea:	2101      	movs	r1, #1
 80044ec:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	2228      	movs	r2, #40	@ 0x28
 80044f2:	2100      	movs	r1, #0
 80044f4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	0018      	movs	r0, r3
 80044fa:	46bd      	mov	sp, r7
 80044fc:	b002      	add	sp, #8
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	fff7ffff 	.word	0xfff7ffff

08004504 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800450c:	46c0      	nop			@ (mov r8, r8)
 800450e:	46bd      	mov	sp, r7
 8004510:	b002      	add	sp, #8
 8004512:	bd80      	pop	{r7, pc}

08004514 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e04a      	b.n	80045bc <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	223d      	movs	r2, #61	@ 0x3d
 800452a:	5c9b      	ldrb	r3, [r3, r2]
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d107      	bne.n	8004542 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	223c      	movs	r2, #60	@ 0x3c
 8004536:	2100      	movs	r1, #0
 8004538:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	0018      	movs	r0, r3
 800453e:	f7fd f9bb 	bl	80018b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	223d      	movs	r2, #61	@ 0x3d
 8004546:	2102      	movs	r1, #2
 8004548:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681a      	ldr	r2, [r3, #0]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3304      	adds	r3, #4
 8004552:	0019      	movs	r1, r3
 8004554:	0010      	movs	r0, r2
 8004556:	f000 fadd 	bl	8004b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2248      	movs	r2, #72	@ 0x48
 800455e:	2101      	movs	r1, #1
 8004560:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	223e      	movs	r2, #62	@ 0x3e
 8004566:	2101      	movs	r1, #1
 8004568:	5499      	strb	r1, [r3, r2]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	223f      	movs	r2, #63	@ 0x3f
 800456e:	2101      	movs	r1, #1
 8004570:	5499      	strb	r1, [r3, r2]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2240      	movs	r2, #64	@ 0x40
 8004576:	2101      	movs	r1, #1
 8004578:	5499      	strb	r1, [r3, r2]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2241      	movs	r2, #65	@ 0x41
 800457e:	2101      	movs	r1, #1
 8004580:	5499      	strb	r1, [r3, r2]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2242      	movs	r2, #66	@ 0x42
 8004586:	2101      	movs	r1, #1
 8004588:	5499      	strb	r1, [r3, r2]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2243      	movs	r2, #67	@ 0x43
 800458e:	2101      	movs	r1, #1
 8004590:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2244      	movs	r2, #68	@ 0x44
 8004596:	2101      	movs	r1, #1
 8004598:	5499      	strb	r1, [r3, r2]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2245      	movs	r2, #69	@ 0x45
 800459e:	2101      	movs	r1, #1
 80045a0:	5499      	strb	r1, [r3, r2]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2246      	movs	r2, #70	@ 0x46
 80045a6:	2101      	movs	r1, #1
 80045a8:	5499      	strb	r1, [r3, r2]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2247      	movs	r2, #71	@ 0x47
 80045ae:	2101      	movs	r1, #1
 80045b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	223d      	movs	r2, #61	@ 0x3d
 80045b6:	2101      	movs	r1, #1
 80045b8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	0018      	movs	r0, r3
 80045be:	46bd      	mov	sp, r7
 80045c0:	b002      	add	sp, #8
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b084      	sub	sp, #16
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	223d      	movs	r2, #61	@ 0x3d
 80045d0:	5c9b      	ldrb	r3, [r3, r2]
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d001      	beq.n	80045dc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e035      	b.n	8004648 <HAL_TIM_Base_Start+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	223d      	movs	r2, #61	@ 0x3d
 80045e0:	2102      	movs	r1, #2
 80045e2:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a19      	ldr	r2, [pc, #100]	@ (8004650 <HAL_TIM_Base_Start+0x8c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d00a      	beq.n	8004604 <HAL_TIM_Base_Start+0x40>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	2380      	movs	r3, #128	@ 0x80
 80045f4:	05db      	lsls	r3, r3, #23
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d004      	beq.n	8004604 <HAL_TIM_Base_Start+0x40>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	4a15      	ldr	r2, [pc, #84]	@ (8004654 <HAL_TIM_Base_Start+0x90>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d116      	bne.n	8004632 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	4a13      	ldr	r2, [pc, #76]	@ (8004658 <HAL_TIM_Base_Start+0x94>)
 800460c:	4013      	ands	r3, r2
 800460e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b06      	cmp	r3, #6
 8004614:	d016      	beq.n	8004644 <HAL_TIM_Base_Start+0x80>
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	2380      	movs	r3, #128	@ 0x80
 800461a:	025b      	lsls	r3, r3, #9
 800461c:	429a      	cmp	r2, r3
 800461e:	d011      	beq.n	8004644 <HAL_TIM_Base_Start+0x80>
    {
      __HAL_TIM_ENABLE(htim);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681a      	ldr	r2, [r3, #0]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2101      	movs	r1, #1
 800462c:	430a      	orrs	r2, r1
 800462e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004630:	e008      	b.n	8004644 <HAL_TIM_Base_Start+0x80>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	2101      	movs	r1, #1
 800463e:	430a      	orrs	r2, r1
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	e000      	b.n	8004646 <HAL_TIM_Base_Start+0x82>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004644:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8004646:	2300      	movs	r3, #0
}
 8004648:	0018      	movs	r0, r3
 800464a:	46bd      	mov	sp, r7
 800464c:	b004      	add	sp, #16
 800464e:	bd80      	pop	{r7, pc}
 8004650:	40012c00 	.word	0x40012c00
 8004654:	40000400 	.word	0x40000400
 8004658:	00010007 	.word	0x00010007

0800465c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6a1b      	ldr	r3, [r3, #32]
 800466a:	4a0d      	ldr	r2, [pc, #52]	@ (80046a0 <HAL_TIM_Base_Stop+0x44>)
 800466c:	4013      	ands	r3, r2
 800466e:	d10d      	bne.n	800468c <HAL_TIM_Base_Stop+0x30>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	4a0b      	ldr	r2, [pc, #44]	@ (80046a4 <HAL_TIM_Base_Stop+0x48>)
 8004678:	4013      	ands	r3, r2
 800467a:	d107      	bne.n	800468c <HAL_TIM_Base_Stop+0x30>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2101      	movs	r1, #1
 8004688:	438a      	bics	r2, r1
 800468a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	223d      	movs	r2, #61	@ 0x3d
 8004690:	2101      	movs	r1, #1
 8004692:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004694:	2300      	movs	r3, #0
}
 8004696:	0018      	movs	r0, r3
 8004698:	46bd      	mov	sp, r7
 800469a:	b002      	add	sp, #8
 800469c:	bd80      	pop	{r7, pc}
 800469e:	46c0      	nop			@ (mov r8, r8)
 80046a0:	00001111 	.word	0x00001111
 80046a4:	00000444 	.word	0x00000444

080046a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b082      	sub	sp, #8
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d101      	bne.n	80046ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e04a      	b.n	8004750 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	223d      	movs	r2, #61	@ 0x3d
 80046be:	5c9b      	ldrb	r3, [r3, r2]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d107      	bne.n	80046d6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	223c      	movs	r2, #60	@ 0x3c
 80046ca:	2100      	movs	r1, #0
 80046cc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	0018      	movs	r0, r3
 80046d2:	f7fd f8d5 	bl	8001880 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	223d      	movs	r2, #61	@ 0x3d
 80046da:	2102      	movs	r1, #2
 80046dc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3304      	adds	r3, #4
 80046e6:	0019      	movs	r1, r3
 80046e8:	0010      	movs	r0, r2
 80046ea:	f000 fa13 	bl	8004b14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2248      	movs	r2, #72	@ 0x48
 80046f2:	2101      	movs	r1, #1
 80046f4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	223e      	movs	r2, #62	@ 0x3e
 80046fa:	2101      	movs	r1, #1
 80046fc:	5499      	strb	r1, [r3, r2]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	223f      	movs	r2, #63	@ 0x3f
 8004702:	2101      	movs	r1, #1
 8004704:	5499      	strb	r1, [r3, r2]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2240      	movs	r2, #64	@ 0x40
 800470a:	2101      	movs	r1, #1
 800470c:	5499      	strb	r1, [r3, r2]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2241      	movs	r2, #65	@ 0x41
 8004712:	2101      	movs	r1, #1
 8004714:	5499      	strb	r1, [r3, r2]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2242      	movs	r2, #66	@ 0x42
 800471a:	2101      	movs	r1, #1
 800471c:	5499      	strb	r1, [r3, r2]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2243      	movs	r2, #67	@ 0x43
 8004722:	2101      	movs	r1, #1
 8004724:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2244      	movs	r2, #68	@ 0x44
 800472a:	2101      	movs	r1, #1
 800472c:	5499      	strb	r1, [r3, r2]
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2245      	movs	r2, #69	@ 0x45
 8004732:	2101      	movs	r1, #1
 8004734:	5499      	strb	r1, [r3, r2]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2246      	movs	r2, #70	@ 0x46
 800473a:	2101      	movs	r1, #1
 800473c:	5499      	strb	r1, [r3, r2]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2247      	movs	r2, #71	@ 0x47
 8004742:	2101      	movs	r1, #1
 8004744:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	223d      	movs	r2, #61	@ 0x3d
 800474a:	2101      	movs	r1, #1
 800474c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	0018      	movs	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	b002      	add	sp, #8
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d108      	bne.n	800477a <HAL_TIM_PWM_Start+0x22>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	223e      	movs	r2, #62	@ 0x3e
 800476c:	5c9b      	ldrb	r3, [r3, r2]
 800476e:	b2db      	uxtb	r3, r3
 8004770:	3b01      	subs	r3, #1
 8004772:	1e5a      	subs	r2, r3, #1
 8004774:	4193      	sbcs	r3, r2
 8004776:	b2db      	uxtb	r3, r3
 8004778:	e037      	b.n	80047ea <HAL_TIM_PWM_Start+0x92>
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b04      	cmp	r3, #4
 800477e:	d108      	bne.n	8004792 <HAL_TIM_PWM_Start+0x3a>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	223f      	movs	r2, #63	@ 0x3f
 8004784:	5c9b      	ldrb	r3, [r3, r2]
 8004786:	b2db      	uxtb	r3, r3
 8004788:	3b01      	subs	r3, #1
 800478a:	1e5a      	subs	r2, r3, #1
 800478c:	4193      	sbcs	r3, r2
 800478e:	b2db      	uxtb	r3, r3
 8004790:	e02b      	b.n	80047ea <HAL_TIM_PWM_Start+0x92>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b08      	cmp	r3, #8
 8004796:	d108      	bne.n	80047aa <HAL_TIM_PWM_Start+0x52>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2240      	movs	r2, #64	@ 0x40
 800479c:	5c9b      	ldrb	r3, [r3, r2]
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	3b01      	subs	r3, #1
 80047a2:	1e5a      	subs	r2, r3, #1
 80047a4:	4193      	sbcs	r3, r2
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	e01f      	b.n	80047ea <HAL_TIM_PWM_Start+0x92>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	2b0c      	cmp	r3, #12
 80047ae:	d108      	bne.n	80047c2 <HAL_TIM_PWM_Start+0x6a>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2241      	movs	r2, #65	@ 0x41
 80047b4:	5c9b      	ldrb	r3, [r3, r2]
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	3b01      	subs	r3, #1
 80047ba:	1e5a      	subs	r2, r3, #1
 80047bc:	4193      	sbcs	r3, r2
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	e013      	b.n	80047ea <HAL_TIM_PWM_Start+0x92>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b10      	cmp	r3, #16
 80047c6:	d108      	bne.n	80047da <HAL_TIM_PWM_Start+0x82>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2242      	movs	r2, #66	@ 0x42
 80047cc:	5c9b      	ldrb	r3, [r3, r2]
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	3b01      	subs	r3, #1
 80047d2:	1e5a      	subs	r2, r3, #1
 80047d4:	4193      	sbcs	r3, r2
 80047d6:	b2db      	uxtb	r3, r3
 80047d8:	e007      	b.n	80047ea <HAL_TIM_PWM_Start+0x92>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2243      	movs	r2, #67	@ 0x43
 80047de:	5c9b      	ldrb	r3, [r3, r2]
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	1e5a      	subs	r2, r3, #1
 80047e6:	4193      	sbcs	r3, r2
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e081      	b.n	80048f6 <HAL_TIM_PWM_Start+0x19e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d104      	bne.n	8004802 <HAL_TIM_PWM_Start+0xaa>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	223e      	movs	r2, #62	@ 0x3e
 80047fc:	2102      	movs	r1, #2
 80047fe:	5499      	strb	r1, [r3, r2]
 8004800:	e023      	b.n	800484a <HAL_TIM_PWM_Start+0xf2>
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	2b04      	cmp	r3, #4
 8004806:	d104      	bne.n	8004812 <HAL_TIM_PWM_Start+0xba>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	223f      	movs	r2, #63	@ 0x3f
 800480c:	2102      	movs	r1, #2
 800480e:	5499      	strb	r1, [r3, r2]
 8004810:	e01b      	b.n	800484a <HAL_TIM_PWM_Start+0xf2>
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b08      	cmp	r3, #8
 8004816:	d104      	bne.n	8004822 <HAL_TIM_PWM_Start+0xca>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2240      	movs	r2, #64	@ 0x40
 800481c:	2102      	movs	r1, #2
 800481e:	5499      	strb	r1, [r3, r2]
 8004820:	e013      	b.n	800484a <HAL_TIM_PWM_Start+0xf2>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b0c      	cmp	r3, #12
 8004826:	d104      	bne.n	8004832 <HAL_TIM_PWM_Start+0xda>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2241      	movs	r2, #65	@ 0x41
 800482c:	2102      	movs	r1, #2
 800482e:	5499      	strb	r1, [r3, r2]
 8004830:	e00b      	b.n	800484a <HAL_TIM_PWM_Start+0xf2>
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b10      	cmp	r3, #16
 8004836:	d104      	bne.n	8004842 <HAL_TIM_PWM_Start+0xea>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2242      	movs	r2, #66	@ 0x42
 800483c:	2102      	movs	r1, #2
 800483e:	5499      	strb	r1, [r3, r2]
 8004840:	e003      	b.n	800484a <HAL_TIM_PWM_Start+0xf2>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2243      	movs	r2, #67	@ 0x43
 8004846:	2102      	movs	r1, #2
 8004848:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6839      	ldr	r1, [r7, #0]
 8004850:	2201      	movs	r2, #1
 8004852:	0018      	movs	r0, r3
 8004854:	f000 fc7e 	bl	8005154 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a28      	ldr	r2, [pc, #160]	@ (8004900 <HAL_TIM_PWM_Start+0x1a8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d009      	beq.n	8004876 <HAL_TIM_PWM_Start+0x11e>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a27      	ldr	r2, [pc, #156]	@ (8004904 <HAL_TIM_PWM_Start+0x1ac>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d004      	beq.n	8004876 <HAL_TIM_PWM_Start+0x11e>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a25      	ldr	r2, [pc, #148]	@ (8004908 <HAL_TIM_PWM_Start+0x1b0>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d101      	bne.n	800487a <HAL_TIM_PWM_Start+0x122>
 8004876:	2301      	movs	r3, #1
 8004878:	e000      	b.n	800487c <HAL_TIM_PWM_Start+0x124>
 800487a:	2300      	movs	r3, #0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d008      	beq.n	8004892 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2180      	movs	r1, #128	@ 0x80
 800488c:	0209      	lsls	r1, r1, #8
 800488e:	430a      	orrs	r2, r1
 8004890:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a1a      	ldr	r2, [pc, #104]	@ (8004900 <HAL_TIM_PWM_Start+0x1a8>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d00a      	beq.n	80048b2 <HAL_TIM_PWM_Start+0x15a>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	2380      	movs	r3, #128	@ 0x80
 80048a2:	05db      	lsls	r3, r3, #23
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d004      	beq.n	80048b2 <HAL_TIM_PWM_Start+0x15a>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a17      	ldr	r2, [pc, #92]	@ (800490c <HAL_TIM_PWM_Start+0x1b4>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d116      	bne.n	80048e0 <HAL_TIM_PWM_Start+0x188>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	4a15      	ldr	r2, [pc, #84]	@ (8004910 <HAL_TIM_PWM_Start+0x1b8>)
 80048ba:	4013      	ands	r3, r2
 80048bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2b06      	cmp	r3, #6
 80048c2:	d016      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x19a>
 80048c4:	68fa      	ldr	r2, [r7, #12]
 80048c6:	2380      	movs	r3, #128	@ 0x80
 80048c8:	025b      	lsls	r3, r3, #9
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d011      	beq.n	80048f2 <HAL_TIM_PWM_Start+0x19a>
    {
      __HAL_TIM_ENABLE(htim);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2101      	movs	r1, #1
 80048da:	430a      	orrs	r2, r1
 80048dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048de:	e008      	b.n	80048f2 <HAL_TIM_PWM_Start+0x19a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2101      	movs	r1, #1
 80048ec:	430a      	orrs	r2, r1
 80048ee:	601a      	str	r2, [r3, #0]
 80048f0:	e000      	b.n	80048f4 <HAL_TIM_PWM_Start+0x19c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048f2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	0018      	movs	r0, r3
 80048f8:	46bd      	mov	sp, r7
 80048fa:	b004      	add	sp, #16
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	46c0      	nop			@ (mov r8, r8)
 8004900:	40012c00 	.word	0x40012c00
 8004904:	40014400 	.word	0x40014400
 8004908:	40014800 	.word	0x40014800
 800490c:	40000400 	.word	0x40000400
 8004910:	00010007 	.word	0x00010007

08004914 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004920:	2317      	movs	r3, #23
 8004922:	18fb      	adds	r3, r7, r3
 8004924:	2200      	movs	r2, #0
 8004926:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	223c      	movs	r2, #60	@ 0x3c
 800492c:	5c9b      	ldrb	r3, [r3, r2]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d101      	bne.n	8004936 <HAL_TIM_PWM_ConfigChannel+0x22>
 8004932:	2302      	movs	r3, #2
 8004934:	e0e5      	b.n	8004b02 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	223c      	movs	r2, #60	@ 0x3c
 800493a:	2101      	movs	r1, #1
 800493c:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2b14      	cmp	r3, #20
 8004942:	d900      	bls.n	8004946 <HAL_TIM_PWM_ConfigChannel+0x32>
 8004944:	e0d1      	b.n	8004aea <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	009a      	lsls	r2, r3, #2
 800494a:	4b70      	ldr	r3, [pc, #448]	@ (8004b0c <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800494c:	18d3      	adds	r3, r2, r3
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	0011      	movs	r1, r2
 800495a:	0018      	movs	r0, r3
 800495c:	f000 f95e 	bl	8004c1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2108      	movs	r1, #8
 800496c:	430a      	orrs	r2, r1
 800496e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	699a      	ldr	r2, [r3, #24]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	2104      	movs	r1, #4
 800497c:	438a      	bics	r2, r1
 800497e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	6999      	ldr	r1, [r3, #24]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	691a      	ldr	r2, [r3, #16]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	430a      	orrs	r2, r1
 8004990:	619a      	str	r2, [r3, #24]
      break;
 8004992:	e0af      	b.n	8004af4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	0011      	movs	r1, r2
 800499c:	0018      	movs	r0, r3
 800499e:	f000 f9bd 	bl	8004d1c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	699a      	ldr	r2, [r3, #24]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	2180      	movs	r1, #128	@ 0x80
 80049ae:	0109      	lsls	r1, r1, #4
 80049b0:	430a      	orrs	r2, r1
 80049b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	699a      	ldr	r2, [r3, #24]
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4954      	ldr	r1, [pc, #336]	@ (8004b10 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80049c0:	400a      	ands	r2, r1
 80049c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	6999      	ldr	r1, [r3, #24]
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	021a      	lsls	r2, r3, #8
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	619a      	str	r2, [r3, #24]
      break;
 80049d8:	e08c      	b.n	8004af4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	0011      	movs	r1, r2
 80049e2:	0018      	movs	r0, r3
 80049e4:	f000 fa18 	bl	8004e18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	69da      	ldr	r2, [r3, #28]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2108      	movs	r1, #8
 80049f4:	430a      	orrs	r2, r1
 80049f6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	69da      	ldr	r2, [r3, #28]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	2104      	movs	r1, #4
 8004a04:	438a      	bics	r2, r1
 8004a06:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69d9      	ldr	r1, [r3, #28]
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	691a      	ldr	r2, [r3, #16]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	61da      	str	r2, [r3, #28]
      break;
 8004a1a:	e06b      	b.n	8004af4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68ba      	ldr	r2, [r7, #8]
 8004a22:	0011      	movs	r1, r2
 8004a24:	0018      	movs	r0, r3
 8004a26:	f000 fa79 	bl	8004f1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	69da      	ldr	r2, [r3, #28]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	2180      	movs	r1, #128	@ 0x80
 8004a36:	0109      	lsls	r1, r1, #4
 8004a38:	430a      	orrs	r2, r1
 8004a3a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	69da      	ldr	r2, [r3, #28]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4932      	ldr	r1, [pc, #200]	@ (8004b10 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004a48:	400a      	ands	r2, r1
 8004a4a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	69d9      	ldr	r1, [r3, #28]
 8004a52:	68bb      	ldr	r3, [r7, #8]
 8004a54:	691b      	ldr	r3, [r3, #16]
 8004a56:	021a      	lsls	r2, r3, #8
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	430a      	orrs	r2, r1
 8004a5e:	61da      	str	r2, [r3, #28]
      break;
 8004a60:	e048      	b.n	8004af4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	0011      	movs	r1, r2
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f000 faba 	bl	8004fe4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2108      	movs	r1, #8
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	2104      	movs	r1, #4
 8004a8c:	438a      	bics	r2, r1
 8004a8e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	691a      	ldr	r2, [r3, #16]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	430a      	orrs	r2, r1
 8004aa0:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004aa2:	e027      	b.n	8004af4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	0011      	movs	r1, r2
 8004aac:	0018      	movs	r0, r3
 8004aae:	f000 faf3 	bl	8005098 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2180      	movs	r1, #128	@ 0x80
 8004abe:	0109      	lsls	r1, r1, #4
 8004ac0:	430a      	orrs	r2, r1
 8004ac2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4910      	ldr	r1, [pc, #64]	@ (8004b10 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8004ad0:	400a      	ands	r2, r1
 8004ad2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	691b      	ldr	r3, [r3, #16]
 8004ade:	021a      	lsls	r2, r3, #8
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	430a      	orrs	r2, r1
 8004ae6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004ae8:	e004      	b.n	8004af4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8004aea:	2317      	movs	r3, #23
 8004aec:	18fb      	adds	r3, r7, r3
 8004aee:	2201      	movs	r2, #1
 8004af0:	701a      	strb	r2, [r3, #0]
      break;
 8004af2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	223c      	movs	r2, #60	@ 0x3c
 8004af8:	2100      	movs	r1, #0
 8004afa:	5499      	strb	r1, [r3, r2]

  return status;
 8004afc:	2317      	movs	r3, #23
 8004afe:	18fb      	adds	r3, r7, r3
 8004b00:	781b      	ldrb	r3, [r3, #0]
}
 8004b02:	0018      	movs	r0, r3
 8004b04:	46bd      	mov	sp, r7
 8004b06:	b006      	add	sp, #24
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	46c0      	nop			@ (mov r8, r8)
 8004b0c:	080064f8 	.word	0x080064f8
 8004b10:	fffffbff 	.word	0xfffffbff

08004b14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a37      	ldr	r2, [pc, #220]	@ (8004c04 <TIM_Base_SetConfig+0xf0>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d008      	beq.n	8004b3e <TIM_Base_SetConfig+0x2a>
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	2380      	movs	r3, #128	@ 0x80
 8004b30:	05db      	lsls	r3, r3, #23
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d003      	beq.n	8004b3e <TIM_Base_SetConfig+0x2a>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a33      	ldr	r2, [pc, #204]	@ (8004c08 <TIM_Base_SetConfig+0xf4>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d108      	bne.n	8004b50 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2270      	movs	r2, #112	@ 0x70
 8004b42:	4393      	bics	r3, r2
 8004b44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a2c      	ldr	r2, [pc, #176]	@ (8004c04 <TIM_Base_SetConfig+0xf0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d014      	beq.n	8004b82 <TIM_Base_SetConfig+0x6e>
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	2380      	movs	r3, #128	@ 0x80
 8004b5c:	05db      	lsls	r3, r3, #23
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d00f      	beq.n	8004b82 <TIM_Base_SetConfig+0x6e>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a28      	ldr	r2, [pc, #160]	@ (8004c08 <TIM_Base_SetConfig+0xf4>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00b      	beq.n	8004b82 <TIM_Base_SetConfig+0x6e>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	4a27      	ldr	r2, [pc, #156]	@ (8004c0c <TIM_Base_SetConfig+0xf8>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d007      	beq.n	8004b82 <TIM_Base_SetConfig+0x6e>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	4a26      	ldr	r2, [pc, #152]	@ (8004c10 <TIM_Base_SetConfig+0xfc>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d003      	beq.n	8004b82 <TIM_Base_SetConfig+0x6e>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	4a25      	ldr	r2, [pc, #148]	@ (8004c14 <TIM_Base_SetConfig+0x100>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d108      	bne.n	8004b94 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4a24      	ldr	r2, [pc, #144]	@ (8004c18 <TIM_Base_SetConfig+0x104>)
 8004b86:	4013      	ands	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2280      	movs	r2, #128	@ 0x80
 8004b98:	4393      	bics	r3, r2
 8004b9a:	001a      	movs	r2, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	68fa      	ldr	r2, [r7, #12]
 8004ba8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	689a      	ldr	r2, [r3, #8]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	4a11      	ldr	r2, [pc, #68]	@ (8004c04 <TIM_Base_SetConfig+0xf0>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d007      	beq.n	8004bd2 <TIM_Base_SetConfig+0xbe>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a12      	ldr	r2, [pc, #72]	@ (8004c10 <TIM_Base_SetConfig+0xfc>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d003      	beq.n	8004bd2 <TIM_Base_SetConfig+0xbe>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a11      	ldr	r2, [pc, #68]	@ (8004c14 <TIM_Base_SetConfig+0x100>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d103      	bne.n	8004bda <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	691a      	ldr	r2, [r3, #16]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2201      	movs	r2, #1
 8004bde:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	691b      	ldr	r3, [r3, #16]
 8004be4:	2201      	movs	r2, #1
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d106      	bne.n	8004bfa <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	691b      	ldr	r3, [r3, #16]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	4393      	bics	r3, r2
 8004bf4:	001a      	movs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	611a      	str	r2, [r3, #16]
  }
}
 8004bfa:	46c0      	nop			@ (mov r8, r8)
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	b004      	add	sp, #16
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	46c0      	nop			@ (mov r8, r8)
 8004c04:	40012c00 	.word	0x40012c00
 8004c08:	40000400 	.word	0x40000400
 8004c0c:	40002000 	.word	0x40002000
 8004c10:	40014400 	.word	0x40014400
 8004c14:	40014800 	.word	0x40014800
 8004c18:	fffffcff 	.word	0xfffffcff

08004c1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b086      	sub	sp, #24
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	2201      	movs	r2, #1
 8004c32:	4393      	bics	r3, r2
 8004c34:	001a      	movs	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	4a2e      	ldr	r2, [pc, #184]	@ (8004d04 <TIM_OC1_SetConfig+0xe8>)
 8004c4a:	4013      	ands	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2203      	movs	r2, #3
 8004c52:	4393      	bics	r3, r2
 8004c54:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	2202      	movs	r2, #2
 8004c64:	4393      	bics	r3, r2
 8004c66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	4a24      	ldr	r2, [pc, #144]	@ (8004d08 <TIM_OC1_SetConfig+0xec>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d007      	beq.n	8004c8a <TIM_OC1_SetConfig+0x6e>
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a23      	ldr	r2, [pc, #140]	@ (8004d0c <TIM_OC1_SetConfig+0xf0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d003      	beq.n	8004c8a <TIM_OC1_SetConfig+0x6e>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a22      	ldr	r2, [pc, #136]	@ (8004d10 <TIM_OC1_SetConfig+0xf4>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d10c      	bne.n	8004ca4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	2208      	movs	r2, #8
 8004c8e:	4393      	bics	r3, r2
 8004c90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	2204      	movs	r2, #4
 8004ca0:	4393      	bics	r3, r2
 8004ca2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	4a18      	ldr	r2, [pc, #96]	@ (8004d08 <TIM_OC1_SetConfig+0xec>)
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	d007      	beq.n	8004cbc <TIM_OC1_SetConfig+0xa0>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a17      	ldr	r2, [pc, #92]	@ (8004d0c <TIM_OC1_SetConfig+0xf0>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d003      	beq.n	8004cbc <TIM_OC1_SetConfig+0xa0>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a16      	ldr	r2, [pc, #88]	@ (8004d10 <TIM_OC1_SetConfig+0xf4>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d111      	bne.n	8004ce0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	4a15      	ldr	r2, [pc, #84]	@ (8004d14 <TIM_OC1_SetConfig+0xf8>)
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	4a14      	ldr	r2, [pc, #80]	@ (8004d18 <TIM_OC1_SetConfig+0xfc>)
 8004cc8:	4013      	ands	r3, r2
 8004cca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	695b      	ldr	r3, [r3, #20]
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	699b      	ldr	r3, [r3, #24]
 8004cda:	693a      	ldr	r2, [r7, #16]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	621a      	str	r2, [r3, #32]
}
 8004cfa:	46c0      	nop			@ (mov r8, r8)
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	b006      	add	sp, #24
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	46c0      	nop			@ (mov r8, r8)
 8004d04:	fffeff8f 	.word	0xfffeff8f
 8004d08:	40012c00 	.word	0x40012c00
 8004d0c:	40014400 	.word	0x40014400
 8004d10:	40014800 	.word	0x40014800
 8004d14:	fffffeff 	.word	0xfffffeff
 8004d18:	fffffdff 	.word	0xfffffdff

08004d1c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
 8004d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	2210      	movs	r2, #16
 8004d32:	4393      	bics	r3, r2
 8004d34:	001a      	movs	r2, r3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4a2c      	ldr	r2, [pc, #176]	@ (8004dfc <TIM_OC2_SetConfig+0xe0>)
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	4a2b      	ldr	r2, [pc, #172]	@ (8004e00 <TIM_OC2_SetConfig+0xe4>)
 8004d52:	4013      	ands	r3, r2
 8004d54:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	021b      	lsls	r3, r3, #8
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	2220      	movs	r2, #32
 8004d66:	4393      	bics	r3, r2
 8004d68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	011b      	lsls	r3, r3, #4
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4a22      	ldr	r2, [pc, #136]	@ (8004e04 <TIM_OC2_SetConfig+0xe8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d10d      	bne.n	8004d9a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	2280      	movs	r2, #128	@ 0x80
 8004d82:	4393      	bics	r3, r2
 8004d84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	011b      	lsls	r3, r3, #4
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	2240      	movs	r2, #64	@ 0x40
 8004d96:	4393      	bics	r3, r2
 8004d98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a19      	ldr	r2, [pc, #100]	@ (8004e04 <TIM_OC2_SetConfig+0xe8>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d007      	beq.n	8004db2 <TIM_OC2_SetConfig+0x96>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a18      	ldr	r2, [pc, #96]	@ (8004e08 <TIM_OC2_SetConfig+0xec>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d003      	beq.n	8004db2 <TIM_OC2_SetConfig+0x96>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a17      	ldr	r2, [pc, #92]	@ (8004e0c <TIM_OC2_SetConfig+0xf0>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d113      	bne.n	8004dda <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	4a16      	ldr	r2, [pc, #88]	@ (8004e10 <TIM_OC2_SetConfig+0xf4>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4a15      	ldr	r2, [pc, #84]	@ (8004e14 <TIM_OC2_SetConfig+0xf8>)
 8004dbe:	4013      	ands	r3, r2
 8004dc0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	009b      	lsls	r3, r3, #2
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	699b      	ldr	r3, [r3, #24]
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	4313      	orrs	r3, r2
 8004dd8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685a      	ldr	r2, [r3, #4]
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	621a      	str	r2, [r3, #32]
}
 8004df4:	46c0      	nop			@ (mov r8, r8)
 8004df6:	46bd      	mov	sp, r7
 8004df8:	b006      	add	sp, #24
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	feff8fff 	.word	0xfeff8fff
 8004e00:	fffffcff 	.word	0xfffffcff
 8004e04:	40012c00 	.word	0x40012c00
 8004e08:	40014400 	.word	0x40014400
 8004e0c:	40014800 	.word	0x40014800
 8004e10:	fffffbff 	.word	0xfffffbff
 8004e14:	fffff7ff 	.word	0xfffff7ff

08004e18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b086      	sub	sp, #24
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
 8004e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a1b      	ldr	r3, [r3, #32]
 8004e2c:	4a31      	ldr	r2, [pc, #196]	@ (8004ef4 <TIM_OC3_SetConfig+0xdc>)
 8004e2e:	401a      	ands	r2, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	685b      	ldr	r3, [r3, #4]
 8004e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	69db      	ldr	r3, [r3, #28]
 8004e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4a2d      	ldr	r2, [pc, #180]	@ (8004ef8 <TIM_OC3_SetConfig+0xe0>)
 8004e44:	4013      	ands	r3, r2
 8004e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2203      	movs	r2, #3
 8004e4c:	4393      	bics	r3, r2
 8004e4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e5a:	697b      	ldr	r3, [r7, #20]
 8004e5c:	4a27      	ldr	r2, [pc, #156]	@ (8004efc <TIM_OC3_SetConfig+0xe4>)
 8004e5e:	4013      	ands	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	021b      	lsls	r3, r3, #8
 8004e68:	697a      	ldr	r2, [r7, #20]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a23      	ldr	r2, [pc, #140]	@ (8004f00 <TIM_OC3_SetConfig+0xe8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d10d      	bne.n	8004e92 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	4a22      	ldr	r2, [pc, #136]	@ (8004f04 <TIM_OC3_SetConfig+0xec>)
 8004e7a:	4013      	ands	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	021b      	lsls	r3, r3, #8
 8004e84:	697a      	ldr	r2, [r7, #20]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	4a1e      	ldr	r2, [pc, #120]	@ (8004f08 <TIM_OC3_SetConfig+0xf0>)
 8004e8e:	4013      	ands	r3, r2
 8004e90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a1a      	ldr	r2, [pc, #104]	@ (8004f00 <TIM_OC3_SetConfig+0xe8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d007      	beq.n	8004eaa <TIM_OC3_SetConfig+0x92>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8004f0c <TIM_OC3_SetConfig+0xf4>)
 8004e9e:	4293      	cmp	r3, r2
 8004ea0:	d003      	beq.n	8004eaa <TIM_OC3_SetConfig+0x92>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	4a1a      	ldr	r2, [pc, #104]	@ (8004f10 <TIM_OC3_SetConfig+0xf8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d113      	bne.n	8004ed2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	4a19      	ldr	r2, [pc, #100]	@ (8004f14 <TIM_OC3_SetConfig+0xfc>)
 8004eae:	4013      	ands	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4a18      	ldr	r2, [pc, #96]	@ (8004f18 <TIM_OC3_SetConfig+0x100>)
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	011b      	lsls	r3, r3, #4
 8004ec0:	693a      	ldr	r2, [r7, #16]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	693a      	ldr	r2, [r7, #16]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	68fa      	ldr	r2, [r7, #12]
 8004edc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685a      	ldr	r2, [r3, #4]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	697a      	ldr	r2, [r7, #20]
 8004eea:	621a      	str	r2, [r3, #32]
}
 8004eec:	46c0      	nop			@ (mov r8, r8)
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	b006      	add	sp, #24
 8004ef2:	bd80      	pop	{r7, pc}
 8004ef4:	fffffeff 	.word	0xfffffeff
 8004ef8:	fffeff8f 	.word	0xfffeff8f
 8004efc:	fffffdff 	.word	0xfffffdff
 8004f00:	40012c00 	.word	0x40012c00
 8004f04:	fffff7ff 	.word	0xfffff7ff
 8004f08:	fffffbff 	.word	0xfffffbff
 8004f0c:	40014400 	.word	0x40014400
 8004f10:	40014800 	.word	0x40014800
 8004f14:	ffffefff 	.word	0xffffefff
 8004f18:	ffffdfff 	.word	0xffffdfff

08004f1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	4a24      	ldr	r2, [pc, #144]	@ (8004fc4 <TIM_OC4_SetConfig+0xa8>)
 8004f32:	401a      	ands	r2, r3
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	69db      	ldr	r3, [r3, #28]
 8004f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	4a20      	ldr	r2, [pc, #128]	@ (8004fc8 <TIM_OC4_SetConfig+0xac>)
 8004f48:	4013      	ands	r3, r2
 8004f4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	4a1f      	ldr	r2, [pc, #124]	@ (8004fcc <TIM_OC4_SetConfig+0xb0>)
 8004f50:	4013      	ands	r3, r2
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	021b      	lsls	r3, r3, #8
 8004f5a:	68fa      	ldr	r2, [r7, #12]
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	4a1b      	ldr	r2, [pc, #108]	@ (8004fd0 <TIM_OC4_SetConfig+0xb4>)
 8004f64:	4013      	ands	r3, r2
 8004f66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	031b      	lsls	r3, r3, #12
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	4313      	orrs	r3, r2
 8004f72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a17      	ldr	r2, [pc, #92]	@ (8004fd4 <TIM_OC4_SetConfig+0xb8>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d007      	beq.n	8004f8c <TIM_OC4_SetConfig+0x70>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4a16      	ldr	r2, [pc, #88]	@ (8004fd8 <TIM_OC4_SetConfig+0xbc>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d003      	beq.n	8004f8c <TIM_OC4_SetConfig+0x70>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	4a15      	ldr	r2, [pc, #84]	@ (8004fdc <TIM_OC4_SetConfig+0xc0>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d109      	bne.n	8004fa0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	4a14      	ldr	r2, [pc, #80]	@ (8004fe0 <TIM_OC4_SetConfig+0xc4>)
 8004f90:	4013      	ands	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	019b      	lsls	r3, r3, #6
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	693a      	ldr	r2, [r7, #16]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	46c0      	nop			@ (mov r8, r8)
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	b006      	add	sp, #24
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	46c0      	nop			@ (mov r8, r8)
 8004fc4:	ffffefff 	.word	0xffffefff
 8004fc8:	feff8fff 	.word	0xfeff8fff
 8004fcc:	fffffcff 	.word	0xfffffcff
 8004fd0:	ffffdfff 	.word	0xffffdfff
 8004fd4:	40012c00 	.word	0x40012c00
 8004fd8:	40014400 	.word	0x40014400
 8004fdc:	40014800 	.word	0x40014800
 8004fe0:	ffffbfff 	.word	0xffffbfff

08004fe4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b086      	sub	sp, #24
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	6a1b      	ldr	r3, [r3, #32]
 8004ff8:	4a21      	ldr	r2, [pc, #132]	@ (8005080 <TIM_OC5_SetConfig+0x9c>)
 8004ffa:	401a      	ands	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800500a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4a1d      	ldr	r2, [pc, #116]	@ (8005084 <TIM_OC5_SetConfig+0xa0>)
 8005010:	4013      	ands	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68fa      	ldr	r2, [r7, #12]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	4a19      	ldr	r2, [pc, #100]	@ (8005088 <TIM_OC5_SetConfig+0xa4>)
 8005022:	4013      	ands	r3, r2
 8005024:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	041b      	lsls	r3, r3, #16
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	4313      	orrs	r3, r2
 8005030:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a15      	ldr	r2, [pc, #84]	@ (800508c <TIM_OC5_SetConfig+0xa8>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d007      	beq.n	800504a <TIM_OC5_SetConfig+0x66>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a14      	ldr	r2, [pc, #80]	@ (8005090 <TIM_OC5_SetConfig+0xac>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d003      	beq.n	800504a <TIM_OC5_SetConfig+0x66>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a13      	ldr	r2, [pc, #76]	@ (8005094 <TIM_OC5_SetConfig+0xb0>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d109      	bne.n	800505e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	4a0c      	ldr	r2, [pc, #48]	@ (8005080 <TIM_OC5_SetConfig+0x9c>)
 800504e:	4013      	ands	r3, r2
 8005050:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	021b      	lsls	r3, r3, #8
 8005058:	697a      	ldr	r2, [r7, #20]
 800505a:	4313      	orrs	r3, r2
 800505c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	697a      	ldr	r2, [r7, #20]
 8005062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	68fa      	ldr	r2, [r7, #12]
 8005068:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	693a      	ldr	r2, [r7, #16]
 8005076:	621a      	str	r2, [r3, #32]
}
 8005078:	46c0      	nop			@ (mov r8, r8)
 800507a:	46bd      	mov	sp, r7
 800507c:	b006      	add	sp, #24
 800507e:	bd80      	pop	{r7, pc}
 8005080:	fffeffff 	.word	0xfffeffff
 8005084:	fffeff8f 	.word	0xfffeff8f
 8005088:	fffdffff 	.word	0xfffdffff
 800508c:	40012c00 	.word	0x40012c00
 8005090:	40014400 	.word	0x40014400
 8005094:	40014800 	.word	0x40014800

08005098 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	4a22      	ldr	r2, [pc, #136]	@ (8005138 <TIM_OC6_SetConfig+0xa0>)
 80050ae:	401a      	ands	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	685b      	ldr	r3, [r3, #4]
 80050b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4a1e      	ldr	r2, [pc, #120]	@ (800513c <TIM_OC6_SetConfig+0xa4>)
 80050c4:	4013      	ands	r3, r2
 80050c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	021b      	lsls	r3, r3, #8
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4a1a      	ldr	r2, [pc, #104]	@ (8005140 <TIM_OC6_SetConfig+0xa8>)
 80050d8:	4013      	ands	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	689b      	ldr	r3, [r3, #8]
 80050e0:	051b      	lsls	r3, r3, #20
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a16      	ldr	r2, [pc, #88]	@ (8005144 <TIM_OC6_SetConfig+0xac>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d007      	beq.n	8005100 <TIM_OC6_SetConfig+0x68>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a15      	ldr	r2, [pc, #84]	@ (8005148 <TIM_OC6_SetConfig+0xb0>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d003      	beq.n	8005100 <TIM_OC6_SetConfig+0x68>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	4a14      	ldr	r2, [pc, #80]	@ (800514c <TIM_OC6_SetConfig+0xb4>)
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d109      	bne.n	8005114 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	4a13      	ldr	r2, [pc, #76]	@ (8005150 <TIM_OC6_SetConfig+0xb8>)
 8005104:	4013      	ands	r3, r2
 8005106:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	695b      	ldr	r3, [r3, #20]
 800510c:	029b      	lsls	r3, r3, #10
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4313      	orrs	r3, r2
 8005112:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	621a      	str	r2, [r3, #32]
}
 800512e:	46c0      	nop			@ (mov r8, r8)
 8005130:	46bd      	mov	sp, r7
 8005132:	b006      	add	sp, #24
 8005134:	bd80      	pop	{r7, pc}
 8005136:	46c0      	nop			@ (mov r8, r8)
 8005138:	ffefffff 	.word	0xffefffff
 800513c:	feff8fff 	.word	0xfeff8fff
 8005140:	ffdfffff 	.word	0xffdfffff
 8005144:	40012c00 	.word	0x40012c00
 8005148:	40014400 	.word	0x40014400
 800514c:	40014800 	.word	0x40014800
 8005150:	fffbffff 	.word	0xfffbffff

08005154 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	221f      	movs	r2, #31
 8005164:	4013      	ands	r3, r2
 8005166:	2201      	movs	r2, #1
 8005168:	409a      	lsls	r2, r3
 800516a:	0013      	movs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6a1b      	ldr	r3, [r3, #32]
 8005172:	697a      	ldr	r2, [r7, #20]
 8005174:	43d2      	mvns	r2, r2
 8005176:	401a      	ands	r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6a1a      	ldr	r2, [r3, #32]
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	211f      	movs	r1, #31
 8005184:	400b      	ands	r3, r1
 8005186:	6879      	ldr	r1, [r7, #4]
 8005188:	4099      	lsls	r1, r3
 800518a:	000b      	movs	r3, r1
 800518c:	431a      	orrs	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	621a      	str	r2, [r3, #32]
}
 8005192:	46c0      	nop			@ (mov r8, r8)
 8005194:	46bd      	mov	sp, r7
 8005196:	b006      	add	sp, #24
 8005198:	bd80      	pop	{r7, pc}
	...

0800519c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b084      	sub	sp, #16
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	223c      	movs	r2, #60	@ 0x3c
 80051aa:	5c9b      	ldrb	r3, [r3, r2]
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e050      	b.n	8005256 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	223c      	movs	r2, #60	@ 0x3c
 80051b8:	2101      	movs	r1, #1
 80051ba:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	223d      	movs	r2, #61	@ 0x3d
 80051c0:	2102      	movs	r1, #2
 80051c2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a21      	ldr	r2, [pc, #132]	@ (8005260 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d108      	bne.n	80051f0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	4a20      	ldr	r2, [pc, #128]	@ (8005264 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80051e2:	4013      	ands	r3, r2
 80051e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	68fa      	ldr	r2, [r7, #12]
 80051ec:	4313      	orrs	r3, r2
 80051ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2270      	movs	r2, #112	@ 0x70
 80051f4:	4393      	bics	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	4313      	orrs	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a14      	ldr	r2, [pc, #80]	@ (8005260 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00a      	beq.n	800522a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	2380      	movs	r3, #128	@ 0x80
 800521a:	05db      	lsls	r3, r3, #23
 800521c:	429a      	cmp	r2, r3
 800521e:	d004      	beq.n	800522a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a10      	ldr	r2, [pc, #64]	@ (8005268 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d10c      	bne.n	8005244 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	2280      	movs	r2, #128	@ 0x80
 800522e:	4393      	bics	r3, r2
 8005230:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	68ba      	ldr	r2, [r7, #8]
 8005238:	4313      	orrs	r3, r2
 800523a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68ba      	ldr	r2, [r7, #8]
 8005242:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	223d      	movs	r2, #61	@ 0x3d
 8005248:	2101      	movs	r1, #1
 800524a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	223c      	movs	r2, #60	@ 0x3c
 8005250:	2100      	movs	r1, #0
 8005252:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	0018      	movs	r0, r3
 8005258:	46bd      	mov	sp, r7
 800525a:	b004      	add	sp, #16
 800525c:	bd80      	pop	{r7, pc}
 800525e:	46c0      	nop			@ (mov r8, r8)
 8005260:	40012c00 	.word	0x40012c00
 8005264:	ff0fffff 	.word	0xff0fffff
 8005268:	40000400 	.word	0x40000400

0800526c <std>:
 800526c:	2300      	movs	r3, #0
 800526e:	b510      	push	{r4, lr}
 8005270:	0004      	movs	r4, r0
 8005272:	6003      	str	r3, [r0, #0]
 8005274:	6043      	str	r3, [r0, #4]
 8005276:	6083      	str	r3, [r0, #8]
 8005278:	8181      	strh	r1, [r0, #12]
 800527a:	6643      	str	r3, [r0, #100]	@ 0x64
 800527c:	81c2      	strh	r2, [r0, #14]
 800527e:	6103      	str	r3, [r0, #16]
 8005280:	6143      	str	r3, [r0, #20]
 8005282:	6183      	str	r3, [r0, #24]
 8005284:	0019      	movs	r1, r3
 8005286:	2208      	movs	r2, #8
 8005288:	305c      	adds	r0, #92	@ 0x5c
 800528a:	f000 f90f 	bl	80054ac <memset>
 800528e:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <std+0x50>)
 8005290:	6224      	str	r4, [r4, #32]
 8005292:	6263      	str	r3, [r4, #36]	@ 0x24
 8005294:	4b0a      	ldr	r3, [pc, #40]	@ (80052c0 <std+0x54>)
 8005296:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005298:	4b0a      	ldr	r3, [pc, #40]	@ (80052c4 <std+0x58>)
 800529a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800529c:	4b0a      	ldr	r3, [pc, #40]	@ (80052c8 <std+0x5c>)
 800529e:	6323      	str	r3, [r4, #48]	@ 0x30
 80052a0:	4b0a      	ldr	r3, [pc, #40]	@ (80052cc <std+0x60>)
 80052a2:	429c      	cmp	r4, r3
 80052a4:	d005      	beq.n	80052b2 <std+0x46>
 80052a6:	4b0a      	ldr	r3, [pc, #40]	@ (80052d0 <std+0x64>)
 80052a8:	429c      	cmp	r4, r3
 80052aa:	d002      	beq.n	80052b2 <std+0x46>
 80052ac:	4b09      	ldr	r3, [pc, #36]	@ (80052d4 <std+0x68>)
 80052ae:	429c      	cmp	r4, r3
 80052b0:	d103      	bne.n	80052ba <std+0x4e>
 80052b2:	0020      	movs	r0, r4
 80052b4:	3058      	adds	r0, #88	@ 0x58
 80052b6:	f000 f979 	bl	80055ac <__retarget_lock_init_recursive>
 80052ba:	bd10      	pop	{r4, pc}
 80052bc:	08005415 	.word	0x08005415
 80052c0:	0800543d 	.word	0x0800543d
 80052c4:	08005475 	.word	0x08005475
 80052c8:	080054a1 	.word	0x080054a1
 80052cc:	2000028c 	.word	0x2000028c
 80052d0:	200002f4 	.word	0x200002f4
 80052d4:	2000035c 	.word	0x2000035c

080052d8 <stdio_exit_handler>:
 80052d8:	b510      	push	{r4, lr}
 80052da:	4a03      	ldr	r2, [pc, #12]	@ (80052e8 <stdio_exit_handler+0x10>)
 80052dc:	4903      	ldr	r1, [pc, #12]	@ (80052ec <stdio_exit_handler+0x14>)
 80052de:	4804      	ldr	r0, [pc, #16]	@ (80052f0 <stdio_exit_handler+0x18>)
 80052e0:	f000 f86c 	bl	80053bc <_fwalk_sglue>
 80052e4:	bd10      	pop	{r4, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	20000054 	.word	0x20000054
 80052ec:	08005e3d 	.word	0x08005e3d
 80052f0:	20000064 	.word	0x20000064

080052f4 <cleanup_stdio>:
 80052f4:	6841      	ldr	r1, [r0, #4]
 80052f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005324 <cleanup_stdio+0x30>)
 80052f8:	b510      	push	{r4, lr}
 80052fa:	0004      	movs	r4, r0
 80052fc:	4299      	cmp	r1, r3
 80052fe:	d001      	beq.n	8005304 <cleanup_stdio+0x10>
 8005300:	f000 fd9c 	bl	8005e3c <_fflush_r>
 8005304:	68a1      	ldr	r1, [r4, #8]
 8005306:	4b08      	ldr	r3, [pc, #32]	@ (8005328 <cleanup_stdio+0x34>)
 8005308:	4299      	cmp	r1, r3
 800530a:	d002      	beq.n	8005312 <cleanup_stdio+0x1e>
 800530c:	0020      	movs	r0, r4
 800530e:	f000 fd95 	bl	8005e3c <_fflush_r>
 8005312:	68e1      	ldr	r1, [r4, #12]
 8005314:	4b05      	ldr	r3, [pc, #20]	@ (800532c <cleanup_stdio+0x38>)
 8005316:	4299      	cmp	r1, r3
 8005318:	d002      	beq.n	8005320 <cleanup_stdio+0x2c>
 800531a:	0020      	movs	r0, r4
 800531c:	f000 fd8e 	bl	8005e3c <_fflush_r>
 8005320:	bd10      	pop	{r4, pc}
 8005322:	46c0      	nop			@ (mov r8, r8)
 8005324:	2000028c 	.word	0x2000028c
 8005328:	200002f4 	.word	0x200002f4
 800532c:	2000035c 	.word	0x2000035c

08005330 <global_stdio_init.part.0>:
 8005330:	b510      	push	{r4, lr}
 8005332:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <global_stdio_init.part.0+0x28>)
 8005334:	4a09      	ldr	r2, [pc, #36]	@ (800535c <global_stdio_init.part.0+0x2c>)
 8005336:	2104      	movs	r1, #4
 8005338:	601a      	str	r2, [r3, #0]
 800533a:	4809      	ldr	r0, [pc, #36]	@ (8005360 <global_stdio_init.part.0+0x30>)
 800533c:	2200      	movs	r2, #0
 800533e:	f7ff ff95 	bl	800526c <std>
 8005342:	2201      	movs	r2, #1
 8005344:	2109      	movs	r1, #9
 8005346:	4807      	ldr	r0, [pc, #28]	@ (8005364 <global_stdio_init.part.0+0x34>)
 8005348:	f7ff ff90 	bl	800526c <std>
 800534c:	2202      	movs	r2, #2
 800534e:	2112      	movs	r1, #18
 8005350:	4805      	ldr	r0, [pc, #20]	@ (8005368 <global_stdio_init.part.0+0x38>)
 8005352:	f7ff ff8b 	bl	800526c <std>
 8005356:	bd10      	pop	{r4, pc}
 8005358:	200003c4 	.word	0x200003c4
 800535c:	080052d9 	.word	0x080052d9
 8005360:	2000028c 	.word	0x2000028c
 8005364:	200002f4 	.word	0x200002f4
 8005368:	2000035c 	.word	0x2000035c

0800536c <__sfp_lock_acquire>:
 800536c:	b510      	push	{r4, lr}
 800536e:	4802      	ldr	r0, [pc, #8]	@ (8005378 <__sfp_lock_acquire+0xc>)
 8005370:	f000 f91d 	bl	80055ae <__retarget_lock_acquire_recursive>
 8005374:	bd10      	pop	{r4, pc}
 8005376:	46c0      	nop			@ (mov r8, r8)
 8005378:	200003cd 	.word	0x200003cd

0800537c <__sfp_lock_release>:
 800537c:	b510      	push	{r4, lr}
 800537e:	4802      	ldr	r0, [pc, #8]	@ (8005388 <__sfp_lock_release+0xc>)
 8005380:	f000 f916 	bl	80055b0 <__retarget_lock_release_recursive>
 8005384:	bd10      	pop	{r4, pc}
 8005386:	46c0      	nop			@ (mov r8, r8)
 8005388:	200003cd 	.word	0x200003cd

0800538c <__sinit>:
 800538c:	b510      	push	{r4, lr}
 800538e:	0004      	movs	r4, r0
 8005390:	f7ff ffec 	bl	800536c <__sfp_lock_acquire>
 8005394:	6a23      	ldr	r3, [r4, #32]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <__sinit+0x14>
 800539a:	f7ff ffef 	bl	800537c <__sfp_lock_release>
 800539e:	bd10      	pop	{r4, pc}
 80053a0:	4b04      	ldr	r3, [pc, #16]	@ (80053b4 <__sinit+0x28>)
 80053a2:	6223      	str	r3, [r4, #32]
 80053a4:	4b04      	ldr	r3, [pc, #16]	@ (80053b8 <__sinit+0x2c>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1f6      	bne.n	800539a <__sinit+0xe>
 80053ac:	f7ff ffc0 	bl	8005330 <global_stdio_init.part.0>
 80053b0:	e7f3      	b.n	800539a <__sinit+0xe>
 80053b2:	46c0      	nop			@ (mov r8, r8)
 80053b4:	080052f5 	.word	0x080052f5
 80053b8:	200003c4 	.word	0x200003c4

080053bc <_fwalk_sglue>:
 80053bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053be:	0014      	movs	r4, r2
 80053c0:	2600      	movs	r6, #0
 80053c2:	9000      	str	r0, [sp, #0]
 80053c4:	9101      	str	r1, [sp, #4]
 80053c6:	68a5      	ldr	r5, [r4, #8]
 80053c8:	6867      	ldr	r7, [r4, #4]
 80053ca:	3f01      	subs	r7, #1
 80053cc:	d504      	bpl.n	80053d8 <_fwalk_sglue+0x1c>
 80053ce:	6824      	ldr	r4, [r4, #0]
 80053d0:	2c00      	cmp	r4, #0
 80053d2:	d1f8      	bne.n	80053c6 <_fwalk_sglue+0xa>
 80053d4:	0030      	movs	r0, r6
 80053d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80053d8:	89ab      	ldrh	r3, [r5, #12]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d908      	bls.n	80053f0 <_fwalk_sglue+0x34>
 80053de:	220e      	movs	r2, #14
 80053e0:	5eab      	ldrsh	r3, [r5, r2]
 80053e2:	3301      	adds	r3, #1
 80053e4:	d004      	beq.n	80053f0 <_fwalk_sglue+0x34>
 80053e6:	0029      	movs	r1, r5
 80053e8:	9800      	ldr	r0, [sp, #0]
 80053ea:	9b01      	ldr	r3, [sp, #4]
 80053ec:	4798      	blx	r3
 80053ee:	4306      	orrs	r6, r0
 80053f0:	3568      	adds	r5, #104	@ 0x68
 80053f2:	e7ea      	b.n	80053ca <_fwalk_sglue+0xe>

080053f4 <iprintf>:
 80053f4:	b40f      	push	{r0, r1, r2, r3}
 80053f6:	b507      	push	{r0, r1, r2, lr}
 80053f8:	4905      	ldr	r1, [pc, #20]	@ (8005410 <iprintf+0x1c>)
 80053fa:	ab04      	add	r3, sp, #16
 80053fc:	6808      	ldr	r0, [r1, #0]
 80053fe:	cb04      	ldmia	r3!, {r2}
 8005400:	6881      	ldr	r1, [r0, #8]
 8005402:	9301      	str	r3, [sp, #4]
 8005404:	f000 f9fa 	bl	80057fc <_vfiprintf_r>
 8005408:	b003      	add	sp, #12
 800540a:	bc08      	pop	{r3}
 800540c:	b004      	add	sp, #16
 800540e:	4718      	bx	r3
 8005410:	20000060 	.word	0x20000060

08005414 <__sread>:
 8005414:	b570      	push	{r4, r5, r6, lr}
 8005416:	000c      	movs	r4, r1
 8005418:	250e      	movs	r5, #14
 800541a:	5f49      	ldrsh	r1, [r1, r5]
 800541c:	f000 f874 	bl	8005508 <_read_r>
 8005420:	2800      	cmp	r0, #0
 8005422:	db03      	blt.n	800542c <__sread+0x18>
 8005424:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005426:	181b      	adds	r3, r3, r0
 8005428:	6563      	str	r3, [r4, #84]	@ 0x54
 800542a:	bd70      	pop	{r4, r5, r6, pc}
 800542c:	89a3      	ldrh	r3, [r4, #12]
 800542e:	4a02      	ldr	r2, [pc, #8]	@ (8005438 <__sread+0x24>)
 8005430:	4013      	ands	r3, r2
 8005432:	81a3      	strh	r3, [r4, #12]
 8005434:	e7f9      	b.n	800542a <__sread+0x16>
 8005436:	46c0      	nop			@ (mov r8, r8)
 8005438:	ffffefff 	.word	0xffffefff

0800543c <__swrite>:
 800543c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543e:	001f      	movs	r7, r3
 8005440:	898b      	ldrh	r3, [r1, #12]
 8005442:	0005      	movs	r5, r0
 8005444:	000c      	movs	r4, r1
 8005446:	0016      	movs	r6, r2
 8005448:	05db      	lsls	r3, r3, #23
 800544a:	d505      	bpl.n	8005458 <__swrite+0x1c>
 800544c:	230e      	movs	r3, #14
 800544e:	5ec9      	ldrsh	r1, [r1, r3]
 8005450:	2200      	movs	r2, #0
 8005452:	2302      	movs	r3, #2
 8005454:	f000 f844 	bl	80054e0 <_lseek_r>
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	4a05      	ldr	r2, [pc, #20]	@ (8005470 <__swrite+0x34>)
 800545c:	0028      	movs	r0, r5
 800545e:	4013      	ands	r3, r2
 8005460:	81a3      	strh	r3, [r4, #12]
 8005462:	0032      	movs	r2, r6
 8005464:	230e      	movs	r3, #14
 8005466:	5ee1      	ldrsh	r1, [r4, r3]
 8005468:	003b      	movs	r3, r7
 800546a:	f000 f861 	bl	8005530 <_write_r>
 800546e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005470:	ffffefff 	.word	0xffffefff

08005474 <__sseek>:
 8005474:	b570      	push	{r4, r5, r6, lr}
 8005476:	000c      	movs	r4, r1
 8005478:	250e      	movs	r5, #14
 800547a:	5f49      	ldrsh	r1, [r1, r5]
 800547c:	f000 f830 	bl	80054e0 <_lseek_r>
 8005480:	89a3      	ldrh	r3, [r4, #12]
 8005482:	1c42      	adds	r2, r0, #1
 8005484:	d103      	bne.n	800548e <__sseek+0x1a>
 8005486:	4a05      	ldr	r2, [pc, #20]	@ (800549c <__sseek+0x28>)
 8005488:	4013      	ands	r3, r2
 800548a:	81a3      	strh	r3, [r4, #12]
 800548c:	bd70      	pop	{r4, r5, r6, pc}
 800548e:	2280      	movs	r2, #128	@ 0x80
 8005490:	0152      	lsls	r2, r2, #5
 8005492:	4313      	orrs	r3, r2
 8005494:	81a3      	strh	r3, [r4, #12]
 8005496:	6560      	str	r0, [r4, #84]	@ 0x54
 8005498:	e7f8      	b.n	800548c <__sseek+0x18>
 800549a:	46c0      	nop			@ (mov r8, r8)
 800549c:	ffffefff 	.word	0xffffefff

080054a0 <__sclose>:
 80054a0:	b510      	push	{r4, lr}
 80054a2:	230e      	movs	r3, #14
 80054a4:	5ec9      	ldrsh	r1, [r1, r3]
 80054a6:	f000 f809 	bl	80054bc <_close_r>
 80054aa:	bd10      	pop	{r4, pc}

080054ac <memset>:
 80054ac:	0003      	movs	r3, r0
 80054ae:	1882      	adds	r2, r0, r2
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d100      	bne.n	80054b6 <memset+0xa>
 80054b4:	4770      	bx	lr
 80054b6:	7019      	strb	r1, [r3, #0]
 80054b8:	3301      	adds	r3, #1
 80054ba:	e7f9      	b.n	80054b0 <memset+0x4>

080054bc <_close_r>:
 80054bc:	2300      	movs	r3, #0
 80054be:	b570      	push	{r4, r5, r6, lr}
 80054c0:	4d06      	ldr	r5, [pc, #24]	@ (80054dc <_close_r+0x20>)
 80054c2:	0004      	movs	r4, r0
 80054c4:	0008      	movs	r0, r1
 80054c6:	602b      	str	r3, [r5, #0]
 80054c8:	f7fc fad1 	bl	8001a6e <_close>
 80054cc:	1c43      	adds	r3, r0, #1
 80054ce:	d103      	bne.n	80054d8 <_close_r+0x1c>
 80054d0:	682b      	ldr	r3, [r5, #0]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d000      	beq.n	80054d8 <_close_r+0x1c>
 80054d6:	6023      	str	r3, [r4, #0]
 80054d8:	bd70      	pop	{r4, r5, r6, pc}
 80054da:	46c0      	nop			@ (mov r8, r8)
 80054dc:	200003c8 	.word	0x200003c8

080054e0 <_lseek_r>:
 80054e0:	b570      	push	{r4, r5, r6, lr}
 80054e2:	0004      	movs	r4, r0
 80054e4:	0008      	movs	r0, r1
 80054e6:	0011      	movs	r1, r2
 80054e8:	001a      	movs	r2, r3
 80054ea:	2300      	movs	r3, #0
 80054ec:	4d05      	ldr	r5, [pc, #20]	@ (8005504 <_lseek_r+0x24>)
 80054ee:	602b      	str	r3, [r5, #0]
 80054f0:	f7fc fade 	bl	8001ab0 <_lseek>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d103      	bne.n	8005500 <_lseek_r+0x20>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d000      	beq.n	8005500 <_lseek_r+0x20>
 80054fe:	6023      	str	r3, [r4, #0]
 8005500:	bd70      	pop	{r4, r5, r6, pc}
 8005502:	46c0      	nop			@ (mov r8, r8)
 8005504:	200003c8 	.word	0x200003c8

08005508 <_read_r>:
 8005508:	b570      	push	{r4, r5, r6, lr}
 800550a:	0004      	movs	r4, r0
 800550c:	0008      	movs	r0, r1
 800550e:	0011      	movs	r1, r2
 8005510:	001a      	movs	r2, r3
 8005512:	2300      	movs	r3, #0
 8005514:	4d05      	ldr	r5, [pc, #20]	@ (800552c <_read_r+0x24>)
 8005516:	602b      	str	r3, [r5, #0]
 8005518:	f7fc fa70 	bl	80019fc <_read>
 800551c:	1c43      	adds	r3, r0, #1
 800551e:	d103      	bne.n	8005528 <_read_r+0x20>
 8005520:	682b      	ldr	r3, [r5, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d000      	beq.n	8005528 <_read_r+0x20>
 8005526:	6023      	str	r3, [r4, #0]
 8005528:	bd70      	pop	{r4, r5, r6, pc}
 800552a:	46c0      	nop			@ (mov r8, r8)
 800552c:	200003c8 	.word	0x200003c8

08005530 <_write_r>:
 8005530:	b570      	push	{r4, r5, r6, lr}
 8005532:	0004      	movs	r4, r0
 8005534:	0008      	movs	r0, r1
 8005536:	0011      	movs	r1, r2
 8005538:	001a      	movs	r2, r3
 800553a:	2300      	movs	r3, #0
 800553c:	4d05      	ldr	r5, [pc, #20]	@ (8005554 <_write_r+0x24>)
 800553e:	602b      	str	r3, [r5, #0]
 8005540:	f7fc fa79 	bl	8001a36 <_write>
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	d103      	bne.n	8005550 <_write_r+0x20>
 8005548:	682b      	ldr	r3, [r5, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d000      	beq.n	8005550 <_write_r+0x20>
 800554e:	6023      	str	r3, [r4, #0]
 8005550:	bd70      	pop	{r4, r5, r6, pc}
 8005552:	46c0      	nop			@ (mov r8, r8)
 8005554:	200003c8 	.word	0x200003c8

08005558 <__errno>:
 8005558:	4b01      	ldr	r3, [pc, #4]	@ (8005560 <__errno+0x8>)
 800555a:	6818      	ldr	r0, [r3, #0]
 800555c:	4770      	bx	lr
 800555e:	46c0      	nop			@ (mov r8, r8)
 8005560:	20000060 	.word	0x20000060

08005564 <__libc_init_array>:
 8005564:	b570      	push	{r4, r5, r6, lr}
 8005566:	2600      	movs	r6, #0
 8005568:	4c0c      	ldr	r4, [pc, #48]	@ (800559c <__libc_init_array+0x38>)
 800556a:	4d0d      	ldr	r5, [pc, #52]	@ (80055a0 <__libc_init_array+0x3c>)
 800556c:	1b64      	subs	r4, r4, r5
 800556e:	10a4      	asrs	r4, r4, #2
 8005570:	42a6      	cmp	r6, r4
 8005572:	d109      	bne.n	8005588 <__libc_init_array+0x24>
 8005574:	2600      	movs	r6, #0
 8005576:	f000 fddb 	bl	8006130 <_init>
 800557a:	4c0a      	ldr	r4, [pc, #40]	@ (80055a4 <__libc_init_array+0x40>)
 800557c:	4d0a      	ldr	r5, [pc, #40]	@ (80055a8 <__libc_init_array+0x44>)
 800557e:	1b64      	subs	r4, r4, r5
 8005580:	10a4      	asrs	r4, r4, #2
 8005582:	42a6      	cmp	r6, r4
 8005584:	d105      	bne.n	8005592 <__libc_init_array+0x2e>
 8005586:	bd70      	pop	{r4, r5, r6, pc}
 8005588:	00b3      	lsls	r3, r6, #2
 800558a:	58eb      	ldr	r3, [r5, r3]
 800558c:	4798      	blx	r3
 800558e:	3601      	adds	r6, #1
 8005590:	e7ee      	b.n	8005570 <__libc_init_array+0xc>
 8005592:	00b3      	lsls	r3, r6, #2
 8005594:	58eb      	ldr	r3, [r5, r3]
 8005596:	4798      	blx	r3
 8005598:	3601      	adds	r6, #1
 800559a:	e7f2      	b.n	8005582 <__libc_init_array+0x1e>
 800559c:	08006580 	.word	0x08006580
 80055a0:	08006580 	.word	0x08006580
 80055a4:	08006584 	.word	0x08006584
 80055a8:	08006580 	.word	0x08006580

080055ac <__retarget_lock_init_recursive>:
 80055ac:	4770      	bx	lr

080055ae <__retarget_lock_acquire_recursive>:
 80055ae:	4770      	bx	lr

080055b0 <__retarget_lock_release_recursive>:
 80055b0:	4770      	bx	lr
	...

080055b4 <_free_r>:
 80055b4:	b570      	push	{r4, r5, r6, lr}
 80055b6:	0005      	movs	r5, r0
 80055b8:	1e0c      	subs	r4, r1, #0
 80055ba:	d010      	beq.n	80055de <_free_r+0x2a>
 80055bc:	3c04      	subs	r4, #4
 80055be:	6823      	ldr	r3, [r4, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	da00      	bge.n	80055c6 <_free_r+0x12>
 80055c4:	18e4      	adds	r4, r4, r3
 80055c6:	0028      	movs	r0, r5
 80055c8:	f000 f8e0 	bl	800578c <__malloc_lock>
 80055cc:	4a1d      	ldr	r2, [pc, #116]	@ (8005644 <_free_r+0x90>)
 80055ce:	6813      	ldr	r3, [r2, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d105      	bne.n	80055e0 <_free_r+0x2c>
 80055d4:	6063      	str	r3, [r4, #4]
 80055d6:	6014      	str	r4, [r2, #0]
 80055d8:	0028      	movs	r0, r5
 80055da:	f000 f8df 	bl	800579c <__malloc_unlock>
 80055de:	bd70      	pop	{r4, r5, r6, pc}
 80055e0:	42a3      	cmp	r3, r4
 80055e2:	d908      	bls.n	80055f6 <_free_r+0x42>
 80055e4:	6820      	ldr	r0, [r4, #0]
 80055e6:	1821      	adds	r1, r4, r0
 80055e8:	428b      	cmp	r3, r1
 80055ea:	d1f3      	bne.n	80055d4 <_free_r+0x20>
 80055ec:	6819      	ldr	r1, [r3, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	1809      	adds	r1, r1, r0
 80055f2:	6021      	str	r1, [r4, #0]
 80055f4:	e7ee      	b.n	80055d4 <_free_r+0x20>
 80055f6:	001a      	movs	r2, r3
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d001      	beq.n	8005602 <_free_r+0x4e>
 80055fe:	42a3      	cmp	r3, r4
 8005600:	d9f9      	bls.n	80055f6 <_free_r+0x42>
 8005602:	6811      	ldr	r1, [r2, #0]
 8005604:	1850      	adds	r0, r2, r1
 8005606:	42a0      	cmp	r0, r4
 8005608:	d10b      	bne.n	8005622 <_free_r+0x6e>
 800560a:	6820      	ldr	r0, [r4, #0]
 800560c:	1809      	adds	r1, r1, r0
 800560e:	1850      	adds	r0, r2, r1
 8005610:	6011      	str	r1, [r2, #0]
 8005612:	4283      	cmp	r3, r0
 8005614:	d1e0      	bne.n	80055d8 <_free_r+0x24>
 8005616:	6818      	ldr	r0, [r3, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	1841      	adds	r1, r0, r1
 800561c:	6011      	str	r1, [r2, #0]
 800561e:	6053      	str	r3, [r2, #4]
 8005620:	e7da      	b.n	80055d8 <_free_r+0x24>
 8005622:	42a0      	cmp	r0, r4
 8005624:	d902      	bls.n	800562c <_free_r+0x78>
 8005626:	230c      	movs	r3, #12
 8005628:	602b      	str	r3, [r5, #0]
 800562a:	e7d5      	b.n	80055d8 <_free_r+0x24>
 800562c:	6820      	ldr	r0, [r4, #0]
 800562e:	1821      	adds	r1, r4, r0
 8005630:	428b      	cmp	r3, r1
 8005632:	d103      	bne.n	800563c <_free_r+0x88>
 8005634:	6819      	ldr	r1, [r3, #0]
 8005636:	685b      	ldr	r3, [r3, #4]
 8005638:	1809      	adds	r1, r1, r0
 800563a:	6021      	str	r1, [r4, #0]
 800563c:	6063      	str	r3, [r4, #4]
 800563e:	6054      	str	r4, [r2, #4]
 8005640:	e7ca      	b.n	80055d8 <_free_r+0x24>
 8005642:	46c0      	nop			@ (mov r8, r8)
 8005644:	200003d4 	.word	0x200003d4

08005648 <sbrk_aligned>:
 8005648:	b570      	push	{r4, r5, r6, lr}
 800564a:	4e0f      	ldr	r6, [pc, #60]	@ (8005688 <sbrk_aligned+0x40>)
 800564c:	000d      	movs	r5, r1
 800564e:	6831      	ldr	r1, [r6, #0]
 8005650:	0004      	movs	r4, r0
 8005652:	2900      	cmp	r1, #0
 8005654:	d102      	bne.n	800565c <sbrk_aligned+0x14>
 8005656:	f000 fcbd 	bl	8005fd4 <_sbrk_r>
 800565a:	6030      	str	r0, [r6, #0]
 800565c:	0029      	movs	r1, r5
 800565e:	0020      	movs	r0, r4
 8005660:	f000 fcb8 	bl	8005fd4 <_sbrk_r>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	d103      	bne.n	8005670 <sbrk_aligned+0x28>
 8005668:	2501      	movs	r5, #1
 800566a:	426d      	negs	r5, r5
 800566c:	0028      	movs	r0, r5
 800566e:	bd70      	pop	{r4, r5, r6, pc}
 8005670:	2303      	movs	r3, #3
 8005672:	1cc5      	adds	r5, r0, #3
 8005674:	439d      	bics	r5, r3
 8005676:	42a8      	cmp	r0, r5
 8005678:	d0f8      	beq.n	800566c <sbrk_aligned+0x24>
 800567a:	1a29      	subs	r1, r5, r0
 800567c:	0020      	movs	r0, r4
 800567e:	f000 fca9 	bl	8005fd4 <_sbrk_r>
 8005682:	3001      	adds	r0, #1
 8005684:	d1f2      	bne.n	800566c <sbrk_aligned+0x24>
 8005686:	e7ef      	b.n	8005668 <sbrk_aligned+0x20>
 8005688:	200003d0 	.word	0x200003d0

0800568c <_malloc_r>:
 800568c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800568e:	2203      	movs	r2, #3
 8005690:	1ccb      	adds	r3, r1, #3
 8005692:	4393      	bics	r3, r2
 8005694:	3308      	adds	r3, #8
 8005696:	0005      	movs	r5, r0
 8005698:	001f      	movs	r7, r3
 800569a:	2b0c      	cmp	r3, #12
 800569c:	d234      	bcs.n	8005708 <_malloc_r+0x7c>
 800569e:	270c      	movs	r7, #12
 80056a0:	42b9      	cmp	r1, r7
 80056a2:	d833      	bhi.n	800570c <_malloc_r+0x80>
 80056a4:	0028      	movs	r0, r5
 80056a6:	f000 f871 	bl	800578c <__malloc_lock>
 80056aa:	4e37      	ldr	r6, [pc, #220]	@ (8005788 <_malloc_r+0xfc>)
 80056ac:	6833      	ldr	r3, [r6, #0]
 80056ae:	001c      	movs	r4, r3
 80056b0:	2c00      	cmp	r4, #0
 80056b2:	d12f      	bne.n	8005714 <_malloc_r+0x88>
 80056b4:	0039      	movs	r1, r7
 80056b6:	0028      	movs	r0, r5
 80056b8:	f7ff ffc6 	bl	8005648 <sbrk_aligned>
 80056bc:	0004      	movs	r4, r0
 80056be:	1c43      	adds	r3, r0, #1
 80056c0:	d15f      	bne.n	8005782 <_malloc_r+0xf6>
 80056c2:	6834      	ldr	r4, [r6, #0]
 80056c4:	9400      	str	r4, [sp, #0]
 80056c6:	9b00      	ldr	r3, [sp, #0]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d14a      	bne.n	8005762 <_malloc_r+0xd6>
 80056cc:	2c00      	cmp	r4, #0
 80056ce:	d052      	beq.n	8005776 <_malloc_r+0xea>
 80056d0:	6823      	ldr	r3, [r4, #0]
 80056d2:	0028      	movs	r0, r5
 80056d4:	18e3      	adds	r3, r4, r3
 80056d6:	9900      	ldr	r1, [sp, #0]
 80056d8:	9301      	str	r3, [sp, #4]
 80056da:	f000 fc7b 	bl	8005fd4 <_sbrk_r>
 80056de:	9b01      	ldr	r3, [sp, #4]
 80056e0:	4283      	cmp	r3, r0
 80056e2:	d148      	bne.n	8005776 <_malloc_r+0xea>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	0028      	movs	r0, r5
 80056e8:	1aff      	subs	r7, r7, r3
 80056ea:	0039      	movs	r1, r7
 80056ec:	f7ff ffac 	bl	8005648 <sbrk_aligned>
 80056f0:	3001      	adds	r0, #1
 80056f2:	d040      	beq.n	8005776 <_malloc_r+0xea>
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	19db      	adds	r3, r3, r7
 80056f8:	6023      	str	r3, [r4, #0]
 80056fa:	6833      	ldr	r3, [r6, #0]
 80056fc:	685a      	ldr	r2, [r3, #4]
 80056fe:	2a00      	cmp	r2, #0
 8005700:	d133      	bne.n	800576a <_malloc_r+0xde>
 8005702:	9b00      	ldr	r3, [sp, #0]
 8005704:	6033      	str	r3, [r6, #0]
 8005706:	e019      	b.n	800573c <_malloc_r+0xb0>
 8005708:	2b00      	cmp	r3, #0
 800570a:	dac9      	bge.n	80056a0 <_malloc_r+0x14>
 800570c:	230c      	movs	r3, #12
 800570e:	602b      	str	r3, [r5, #0]
 8005710:	2000      	movs	r0, #0
 8005712:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005714:	6821      	ldr	r1, [r4, #0]
 8005716:	1bc9      	subs	r1, r1, r7
 8005718:	d420      	bmi.n	800575c <_malloc_r+0xd0>
 800571a:	290b      	cmp	r1, #11
 800571c:	d90a      	bls.n	8005734 <_malloc_r+0xa8>
 800571e:	19e2      	adds	r2, r4, r7
 8005720:	6027      	str	r7, [r4, #0]
 8005722:	42a3      	cmp	r3, r4
 8005724:	d104      	bne.n	8005730 <_malloc_r+0xa4>
 8005726:	6032      	str	r2, [r6, #0]
 8005728:	6863      	ldr	r3, [r4, #4]
 800572a:	6011      	str	r1, [r2, #0]
 800572c:	6053      	str	r3, [r2, #4]
 800572e:	e005      	b.n	800573c <_malloc_r+0xb0>
 8005730:	605a      	str	r2, [r3, #4]
 8005732:	e7f9      	b.n	8005728 <_malloc_r+0x9c>
 8005734:	6862      	ldr	r2, [r4, #4]
 8005736:	42a3      	cmp	r3, r4
 8005738:	d10e      	bne.n	8005758 <_malloc_r+0xcc>
 800573a:	6032      	str	r2, [r6, #0]
 800573c:	0028      	movs	r0, r5
 800573e:	f000 f82d 	bl	800579c <__malloc_unlock>
 8005742:	0020      	movs	r0, r4
 8005744:	2207      	movs	r2, #7
 8005746:	300b      	adds	r0, #11
 8005748:	1d23      	adds	r3, r4, #4
 800574a:	4390      	bics	r0, r2
 800574c:	1ac2      	subs	r2, r0, r3
 800574e:	4298      	cmp	r0, r3
 8005750:	d0df      	beq.n	8005712 <_malloc_r+0x86>
 8005752:	1a1b      	subs	r3, r3, r0
 8005754:	50a3      	str	r3, [r4, r2]
 8005756:	e7dc      	b.n	8005712 <_malloc_r+0x86>
 8005758:	605a      	str	r2, [r3, #4]
 800575a:	e7ef      	b.n	800573c <_malloc_r+0xb0>
 800575c:	0023      	movs	r3, r4
 800575e:	6864      	ldr	r4, [r4, #4]
 8005760:	e7a6      	b.n	80056b0 <_malloc_r+0x24>
 8005762:	9c00      	ldr	r4, [sp, #0]
 8005764:	6863      	ldr	r3, [r4, #4]
 8005766:	9300      	str	r3, [sp, #0]
 8005768:	e7ad      	b.n	80056c6 <_malloc_r+0x3a>
 800576a:	001a      	movs	r2, r3
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	42a3      	cmp	r3, r4
 8005770:	d1fb      	bne.n	800576a <_malloc_r+0xde>
 8005772:	2300      	movs	r3, #0
 8005774:	e7da      	b.n	800572c <_malloc_r+0xa0>
 8005776:	230c      	movs	r3, #12
 8005778:	0028      	movs	r0, r5
 800577a:	602b      	str	r3, [r5, #0]
 800577c:	f000 f80e 	bl	800579c <__malloc_unlock>
 8005780:	e7c6      	b.n	8005710 <_malloc_r+0x84>
 8005782:	6007      	str	r7, [r0, #0]
 8005784:	e7da      	b.n	800573c <_malloc_r+0xb0>
 8005786:	46c0      	nop			@ (mov r8, r8)
 8005788:	200003d4 	.word	0x200003d4

0800578c <__malloc_lock>:
 800578c:	b510      	push	{r4, lr}
 800578e:	4802      	ldr	r0, [pc, #8]	@ (8005798 <__malloc_lock+0xc>)
 8005790:	f7ff ff0d 	bl	80055ae <__retarget_lock_acquire_recursive>
 8005794:	bd10      	pop	{r4, pc}
 8005796:	46c0      	nop			@ (mov r8, r8)
 8005798:	200003cc 	.word	0x200003cc

0800579c <__malloc_unlock>:
 800579c:	b510      	push	{r4, lr}
 800579e:	4802      	ldr	r0, [pc, #8]	@ (80057a8 <__malloc_unlock+0xc>)
 80057a0:	f7ff ff06 	bl	80055b0 <__retarget_lock_release_recursive>
 80057a4:	bd10      	pop	{r4, pc}
 80057a6:	46c0      	nop			@ (mov r8, r8)
 80057a8:	200003cc 	.word	0x200003cc

080057ac <__sfputc_r>:
 80057ac:	6893      	ldr	r3, [r2, #8]
 80057ae:	b510      	push	{r4, lr}
 80057b0:	3b01      	subs	r3, #1
 80057b2:	6093      	str	r3, [r2, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	da04      	bge.n	80057c2 <__sfputc_r+0x16>
 80057b8:	6994      	ldr	r4, [r2, #24]
 80057ba:	42a3      	cmp	r3, r4
 80057bc:	db07      	blt.n	80057ce <__sfputc_r+0x22>
 80057be:	290a      	cmp	r1, #10
 80057c0:	d005      	beq.n	80057ce <__sfputc_r+0x22>
 80057c2:	6813      	ldr	r3, [r2, #0]
 80057c4:	1c58      	adds	r0, r3, #1
 80057c6:	6010      	str	r0, [r2, #0]
 80057c8:	7019      	strb	r1, [r3, #0]
 80057ca:	0008      	movs	r0, r1
 80057cc:	bd10      	pop	{r4, pc}
 80057ce:	f000 fb60 	bl	8005e92 <__swbuf_r>
 80057d2:	0001      	movs	r1, r0
 80057d4:	e7f9      	b.n	80057ca <__sfputc_r+0x1e>

080057d6 <__sfputs_r>:
 80057d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057d8:	0006      	movs	r6, r0
 80057da:	000f      	movs	r7, r1
 80057dc:	0014      	movs	r4, r2
 80057de:	18d5      	adds	r5, r2, r3
 80057e0:	42ac      	cmp	r4, r5
 80057e2:	d101      	bne.n	80057e8 <__sfputs_r+0x12>
 80057e4:	2000      	movs	r0, #0
 80057e6:	e007      	b.n	80057f8 <__sfputs_r+0x22>
 80057e8:	7821      	ldrb	r1, [r4, #0]
 80057ea:	003a      	movs	r2, r7
 80057ec:	0030      	movs	r0, r6
 80057ee:	f7ff ffdd 	bl	80057ac <__sfputc_r>
 80057f2:	3401      	adds	r4, #1
 80057f4:	1c43      	adds	r3, r0, #1
 80057f6:	d1f3      	bne.n	80057e0 <__sfputs_r+0xa>
 80057f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080057fc <_vfiprintf_r>:
 80057fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057fe:	b0a1      	sub	sp, #132	@ 0x84
 8005800:	000f      	movs	r7, r1
 8005802:	0015      	movs	r5, r2
 8005804:	001e      	movs	r6, r3
 8005806:	9003      	str	r0, [sp, #12]
 8005808:	2800      	cmp	r0, #0
 800580a:	d004      	beq.n	8005816 <_vfiprintf_r+0x1a>
 800580c:	6a03      	ldr	r3, [r0, #32]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <_vfiprintf_r+0x1a>
 8005812:	f7ff fdbb 	bl	800538c <__sinit>
 8005816:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005818:	07db      	lsls	r3, r3, #31
 800581a:	d405      	bmi.n	8005828 <_vfiprintf_r+0x2c>
 800581c:	89bb      	ldrh	r3, [r7, #12]
 800581e:	059b      	lsls	r3, r3, #22
 8005820:	d402      	bmi.n	8005828 <_vfiprintf_r+0x2c>
 8005822:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005824:	f7ff fec3 	bl	80055ae <__retarget_lock_acquire_recursive>
 8005828:	89bb      	ldrh	r3, [r7, #12]
 800582a:	071b      	lsls	r3, r3, #28
 800582c:	d502      	bpl.n	8005834 <_vfiprintf_r+0x38>
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d113      	bne.n	800585c <_vfiprintf_r+0x60>
 8005834:	0039      	movs	r1, r7
 8005836:	9803      	ldr	r0, [sp, #12]
 8005838:	f000 fb6e 	bl	8005f18 <__swsetup_r>
 800583c:	2800      	cmp	r0, #0
 800583e:	d00d      	beq.n	800585c <_vfiprintf_r+0x60>
 8005840:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005842:	07db      	lsls	r3, r3, #31
 8005844:	d503      	bpl.n	800584e <_vfiprintf_r+0x52>
 8005846:	2001      	movs	r0, #1
 8005848:	4240      	negs	r0, r0
 800584a:	b021      	add	sp, #132	@ 0x84
 800584c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800584e:	89bb      	ldrh	r3, [r7, #12]
 8005850:	059b      	lsls	r3, r3, #22
 8005852:	d4f8      	bmi.n	8005846 <_vfiprintf_r+0x4a>
 8005854:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005856:	f7ff feab 	bl	80055b0 <__retarget_lock_release_recursive>
 800585a:	e7f4      	b.n	8005846 <_vfiprintf_r+0x4a>
 800585c:	2300      	movs	r3, #0
 800585e:	ac08      	add	r4, sp, #32
 8005860:	6163      	str	r3, [r4, #20]
 8005862:	3320      	adds	r3, #32
 8005864:	7663      	strb	r3, [r4, #25]
 8005866:	3310      	adds	r3, #16
 8005868:	76a3      	strb	r3, [r4, #26]
 800586a:	9607      	str	r6, [sp, #28]
 800586c:	002e      	movs	r6, r5
 800586e:	7833      	ldrb	r3, [r6, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d001      	beq.n	8005878 <_vfiprintf_r+0x7c>
 8005874:	2b25      	cmp	r3, #37	@ 0x25
 8005876:	d148      	bne.n	800590a <_vfiprintf_r+0x10e>
 8005878:	1b73      	subs	r3, r6, r5
 800587a:	9305      	str	r3, [sp, #20]
 800587c:	42ae      	cmp	r6, r5
 800587e:	d00b      	beq.n	8005898 <_vfiprintf_r+0x9c>
 8005880:	002a      	movs	r2, r5
 8005882:	0039      	movs	r1, r7
 8005884:	9803      	ldr	r0, [sp, #12]
 8005886:	f7ff ffa6 	bl	80057d6 <__sfputs_r>
 800588a:	3001      	adds	r0, #1
 800588c:	d100      	bne.n	8005890 <_vfiprintf_r+0x94>
 800588e:	e0ae      	b.n	80059ee <_vfiprintf_r+0x1f2>
 8005890:	6963      	ldr	r3, [r4, #20]
 8005892:	9a05      	ldr	r2, [sp, #20]
 8005894:	189b      	adds	r3, r3, r2
 8005896:	6163      	str	r3, [r4, #20]
 8005898:	7833      	ldrb	r3, [r6, #0]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d100      	bne.n	80058a0 <_vfiprintf_r+0xa4>
 800589e:	e0a6      	b.n	80059ee <_vfiprintf_r+0x1f2>
 80058a0:	2201      	movs	r2, #1
 80058a2:	2300      	movs	r3, #0
 80058a4:	4252      	negs	r2, r2
 80058a6:	6062      	str	r2, [r4, #4]
 80058a8:	a904      	add	r1, sp, #16
 80058aa:	3254      	adds	r2, #84	@ 0x54
 80058ac:	1852      	adds	r2, r2, r1
 80058ae:	1c75      	adds	r5, r6, #1
 80058b0:	6023      	str	r3, [r4, #0]
 80058b2:	60e3      	str	r3, [r4, #12]
 80058b4:	60a3      	str	r3, [r4, #8]
 80058b6:	7013      	strb	r3, [r2, #0]
 80058b8:	65a3      	str	r3, [r4, #88]	@ 0x58
 80058ba:	4b59      	ldr	r3, [pc, #356]	@ (8005a20 <_vfiprintf_r+0x224>)
 80058bc:	2205      	movs	r2, #5
 80058be:	0018      	movs	r0, r3
 80058c0:	7829      	ldrb	r1, [r5, #0]
 80058c2:	9305      	str	r3, [sp, #20]
 80058c4:	f000 fb98 	bl	8005ff8 <memchr>
 80058c8:	1c6e      	adds	r6, r5, #1
 80058ca:	2800      	cmp	r0, #0
 80058cc:	d11f      	bne.n	800590e <_vfiprintf_r+0x112>
 80058ce:	6822      	ldr	r2, [r4, #0]
 80058d0:	06d3      	lsls	r3, r2, #27
 80058d2:	d504      	bpl.n	80058de <_vfiprintf_r+0xe2>
 80058d4:	2353      	movs	r3, #83	@ 0x53
 80058d6:	a904      	add	r1, sp, #16
 80058d8:	185b      	adds	r3, r3, r1
 80058da:	2120      	movs	r1, #32
 80058dc:	7019      	strb	r1, [r3, #0]
 80058de:	0713      	lsls	r3, r2, #28
 80058e0:	d504      	bpl.n	80058ec <_vfiprintf_r+0xf0>
 80058e2:	2353      	movs	r3, #83	@ 0x53
 80058e4:	a904      	add	r1, sp, #16
 80058e6:	185b      	adds	r3, r3, r1
 80058e8:	212b      	movs	r1, #43	@ 0x2b
 80058ea:	7019      	strb	r1, [r3, #0]
 80058ec:	782b      	ldrb	r3, [r5, #0]
 80058ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80058f0:	d016      	beq.n	8005920 <_vfiprintf_r+0x124>
 80058f2:	002e      	movs	r6, r5
 80058f4:	2100      	movs	r1, #0
 80058f6:	200a      	movs	r0, #10
 80058f8:	68e3      	ldr	r3, [r4, #12]
 80058fa:	7832      	ldrb	r2, [r6, #0]
 80058fc:	1c75      	adds	r5, r6, #1
 80058fe:	3a30      	subs	r2, #48	@ 0x30
 8005900:	2a09      	cmp	r2, #9
 8005902:	d950      	bls.n	80059a6 <_vfiprintf_r+0x1aa>
 8005904:	2900      	cmp	r1, #0
 8005906:	d111      	bne.n	800592c <_vfiprintf_r+0x130>
 8005908:	e017      	b.n	800593a <_vfiprintf_r+0x13e>
 800590a:	3601      	adds	r6, #1
 800590c:	e7af      	b.n	800586e <_vfiprintf_r+0x72>
 800590e:	9b05      	ldr	r3, [sp, #20]
 8005910:	6822      	ldr	r2, [r4, #0]
 8005912:	1ac0      	subs	r0, r0, r3
 8005914:	2301      	movs	r3, #1
 8005916:	4083      	lsls	r3, r0
 8005918:	4313      	orrs	r3, r2
 800591a:	0035      	movs	r5, r6
 800591c:	6023      	str	r3, [r4, #0]
 800591e:	e7cc      	b.n	80058ba <_vfiprintf_r+0xbe>
 8005920:	9b07      	ldr	r3, [sp, #28]
 8005922:	1d19      	adds	r1, r3, #4
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	9107      	str	r1, [sp, #28]
 8005928:	2b00      	cmp	r3, #0
 800592a:	db01      	blt.n	8005930 <_vfiprintf_r+0x134>
 800592c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800592e:	e004      	b.n	800593a <_vfiprintf_r+0x13e>
 8005930:	425b      	negs	r3, r3
 8005932:	60e3      	str	r3, [r4, #12]
 8005934:	2302      	movs	r3, #2
 8005936:	4313      	orrs	r3, r2
 8005938:	6023      	str	r3, [r4, #0]
 800593a:	7833      	ldrb	r3, [r6, #0]
 800593c:	2b2e      	cmp	r3, #46	@ 0x2e
 800593e:	d10c      	bne.n	800595a <_vfiprintf_r+0x15e>
 8005940:	7873      	ldrb	r3, [r6, #1]
 8005942:	2b2a      	cmp	r3, #42	@ 0x2a
 8005944:	d134      	bne.n	80059b0 <_vfiprintf_r+0x1b4>
 8005946:	9b07      	ldr	r3, [sp, #28]
 8005948:	3602      	adds	r6, #2
 800594a:	1d1a      	adds	r2, r3, #4
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	9207      	str	r2, [sp, #28]
 8005950:	2b00      	cmp	r3, #0
 8005952:	da01      	bge.n	8005958 <_vfiprintf_r+0x15c>
 8005954:	2301      	movs	r3, #1
 8005956:	425b      	negs	r3, r3
 8005958:	9309      	str	r3, [sp, #36]	@ 0x24
 800595a:	4d32      	ldr	r5, [pc, #200]	@ (8005a24 <_vfiprintf_r+0x228>)
 800595c:	2203      	movs	r2, #3
 800595e:	0028      	movs	r0, r5
 8005960:	7831      	ldrb	r1, [r6, #0]
 8005962:	f000 fb49 	bl	8005ff8 <memchr>
 8005966:	2800      	cmp	r0, #0
 8005968:	d006      	beq.n	8005978 <_vfiprintf_r+0x17c>
 800596a:	2340      	movs	r3, #64	@ 0x40
 800596c:	1b40      	subs	r0, r0, r5
 800596e:	4083      	lsls	r3, r0
 8005970:	6822      	ldr	r2, [r4, #0]
 8005972:	3601      	adds	r6, #1
 8005974:	4313      	orrs	r3, r2
 8005976:	6023      	str	r3, [r4, #0]
 8005978:	7831      	ldrb	r1, [r6, #0]
 800597a:	2206      	movs	r2, #6
 800597c:	482a      	ldr	r0, [pc, #168]	@ (8005a28 <_vfiprintf_r+0x22c>)
 800597e:	1c75      	adds	r5, r6, #1
 8005980:	7621      	strb	r1, [r4, #24]
 8005982:	f000 fb39 	bl	8005ff8 <memchr>
 8005986:	2800      	cmp	r0, #0
 8005988:	d040      	beq.n	8005a0c <_vfiprintf_r+0x210>
 800598a:	4b28      	ldr	r3, [pc, #160]	@ (8005a2c <_vfiprintf_r+0x230>)
 800598c:	2b00      	cmp	r3, #0
 800598e:	d122      	bne.n	80059d6 <_vfiprintf_r+0x1da>
 8005990:	2207      	movs	r2, #7
 8005992:	9b07      	ldr	r3, [sp, #28]
 8005994:	3307      	adds	r3, #7
 8005996:	4393      	bics	r3, r2
 8005998:	3308      	adds	r3, #8
 800599a:	9307      	str	r3, [sp, #28]
 800599c:	6963      	ldr	r3, [r4, #20]
 800599e:	9a04      	ldr	r2, [sp, #16]
 80059a0:	189b      	adds	r3, r3, r2
 80059a2:	6163      	str	r3, [r4, #20]
 80059a4:	e762      	b.n	800586c <_vfiprintf_r+0x70>
 80059a6:	4343      	muls	r3, r0
 80059a8:	002e      	movs	r6, r5
 80059aa:	2101      	movs	r1, #1
 80059ac:	189b      	adds	r3, r3, r2
 80059ae:	e7a4      	b.n	80058fa <_vfiprintf_r+0xfe>
 80059b0:	2300      	movs	r3, #0
 80059b2:	200a      	movs	r0, #10
 80059b4:	0019      	movs	r1, r3
 80059b6:	3601      	adds	r6, #1
 80059b8:	6063      	str	r3, [r4, #4]
 80059ba:	7832      	ldrb	r2, [r6, #0]
 80059bc:	1c75      	adds	r5, r6, #1
 80059be:	3a30      	subs	r2, #48	@ 0x30
 80059c0:	2a09      	cmp	r2, #9
 80059c2:	d903      	bls.n	80059cc <_vfiprintf_r+0x1d0>
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0c8      	beq.n	800595a <_vfiprintf_r+0x15e>
 80059c8:	9109      	str	r1, [sp, #36]	@ 0x24
 80059ca:	e7c6      	b.n	800595a <_vfiprintf_r+0x15e>
 80059cc:	4341      	muls	r1, r0
 80059ce:	002e      	movs	r6, r5
 80059d0:	2301      	movs	r3, #1
 80059d2:	1889      	adds	r1, r1, r2
 80059d4:	e7f1      	b.n	80059ba <_vfiprintf_r+0x1be>
 80059d6:	aa07      	add	r2, sp, #28
 80059d8:	9200      	str	r2, [sp, #0]
 80059da:	0021      	movs	r1, r4
 80059dc:	003a      	movs	r2, r7
 80059de:	4b14      	ldr	r3, [pc, #80]	@ (8005a30 <_vfiprintf_r+0x234>)
 80059e0:	9803      	ldr	r0, [sp, #12]
 80059e2:	e000      	b.n	80059e6 <_vfiprintf_r+0x1ea>
 80059e4:	bf00      	nop
 80059e6:	9004      	str	r0, [sp, #16]
 80059e8:	9b04      	ldr	r3, [sp, #16]
 80059ea:	3301      	adds	r3, #1
 80059ec:	d1d6      	bne.n	800599c <_vfiprintf_r+0x1a0>
 80059ee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80059f0:	07db      	lsls	r3, r3, #31
 80059f2:	d405      	bmi.n	8005a00 <_vfiprintf_r+0x204>
 80059f4:	89bb      	ldrh	r3, [r7, #12]
 80059f6:	059b      	lsls	r3, r3, #22
 80059f8:	d402      	bmi.n	8005a00 <_vfiprintf_r+0x204>
 80059fa:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80059fc:	f7ff fdd8 	bl	80055b0 <__retarget_lock_release_recursive>
 8005a00:	89bb      	ldrh	r3, [r7, #12]
 8005a02:	065b      	lsls	r3, r3, #25
 8005a04:	d500      	bpl.n	8005a08 <_vfiprintf_r+0x20c>
 8005a06:	e71e      	b.n	8005846 <_vfiprintf_r+0x4a>
 8005a08:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005a0a:	e71e      	b.n	800584a <_vfiprintf_r+0x4e>
 8005a0c:	aa07      	add	r2, sp, #28
 8005a0e:	9200      	str	r2, [sp, #0]
 8005a10:	0021      	movs	r1, r4
 8005a12:	003a      	movs	r2, r7
 8005a14:	4b06      	ldr	r3, [pc, #24]	@ (8005a30 <_vfiprintf_r+0x234>)
 8005a16:	9803      	ldr	r0, [sp, #12]
 8005a18:	f000 f87c 	bl	8005b14 <_printf_i>
 8005a1c:	e7e3      	b.n	80059e6 <_vfiprintf_r+0x1ea>
 8005a1e:	46c0      	nop			@ (mov r8, r8)
 8005a20:	0800654c 	.word	0x0800654c
 8005a24:	08006552 	.word	0x08006552
 8005a28:	08006556 	.word	0x08006556
 8005a2c:	00000000 	.word	0x00000000
 8005a30:	080057d7 	.word	0x080057d7

08005a34 <_printf_common>:
 8005a34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a36:	0016      	movs	r6, r2
 8005a38:	9301      	str	r3, [sp, #4]
 8005a3a:	688a      	ldr	r2, [r1, #8]
 8005a3c:	690b      	ldr	r3, [r1, #16]
 8005a3e:	000c      	movs	r4, r1
 8005a40:	9000      	str	r0, [sp, #0]
 8005a42:	4293      	cmp	r3, r2
 8005a44:	da00      	bge.n	8005a48 <_printf_common+0x14>
 8005a46:	0013      	movs	r3, r2
 8005a48:	0022      	movs	r2, r4
 8005a4a:	6033      	str	r3, [r6, #0]
 8005a4c:	3243      	adds	r2, #67	@ 0x43
 8005a4e:	7812      	ldrb	r2, [r2, #0]
 8005a50:	2a00      	cmp	r2, #0
 8005a52:	d001      	beq.n	8005a58 <_printf_common+0x24>
 8005a54:	3301      	adds	r3, #1
 8005a56:	6033      	str	r3, [r6, #0]
 8005a58:	6823      	ldr	r3, [r4, #0]
 8005a5a:	069b      	lsls	r3, r3, #26
 8005a5c:	d502      	bpl.n	8005a64 <_printf_common+0x30>
 8005a5e:	6833      	ldr	r3, [r6, #0]
 8005a60:	3302      	adds	r3, #2
 8005a62:	6033      	str	r3, [r6, #0]
 8005a64:	6822      	ldr	r2, [r4, #0]
 8005a66:	2306      	movs	r3, #6
 8005a68:	0015      	movs	r5, r2
 8005a6a:	401d      	ands	r5, r3
 8005a6c:	421a      	tst	r2, r3
 8005a6e:	d027      	beq.n	8005ac0 <_printf_common+0x8c>
 8005a70:	0023      	movs	r3, r4
 8005a72:	3343      	adds	r3, #67	@ 0x43
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	1e5a      	subs	r2, r3, #1
 8005a78:	4193      	sbcs	r3, r2
 8005a7a:	6822      	ldr	r2, [r4, #0]
 8005a7c:	0692      	lsls	r2, r2, #26
 8005a7e:	d430      	bmi.n	8005ae2 <_printf_common+0xae>
 8005a80:	0022      	movs	r2, r4
 8005a82:	9901      	ldr	r1, [sp, #4]
 8005a84:	9800      	ldr	r0, [sp, #0]
 8005a86:	9d08      	ldr	r5, [sp, #32]
 8005a88:	3243      	adds	r2, #67	@ 0x43
 8005a8a:	47a8      	blx	r5
 8005a8c:	3001      	adds	r0, #1
 8005a8e:	d025      	beq.n	8005adc <_printf_common+0xa8>
 8005a90:	2206      	movs	r2, #6
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	2500      	movs	r5, #0
 8005a96:	4013      	ands	r3, r2
 8005a98:	2b04      	cmp	r3, #4
 8005a9a:	d105      	bne.n	8005aa8 <_printf_common+0x74>
 8005a9c:	6833      	ldr	r3, [r6, #0]
 8005a9e:	68e5      	ldr	r5, [r4, #12]
 8005aa0:	1aed      	subs	r5, r5, r3
 8005aa2:	43eb      	mvns	r3, r5
 8005aa4:	17db      	asrs	r3, r3, #31
 8005aa6:	401d      	ands	r5, r3
 8005aa8:	68a3      	ldr	r3, [r4, #8]
 8005aaa:	6922      	ldr	r2, [r4, #16]
 8005aac:	4293      	cmp	r3, r2
 8005aae:	dd01      	ble.n	8005ab4 <_printf_common+0x80>
 8005ab0:	1a9b      	subs	r3, r3, r2
 8005ab2:	18ed      	adds	r5, r5, r3
 8005ab4:	2600      	movs	r6, #0
 8005ab6:	42b5      	cmp	r5, r6
 8005ab8:	d120      	bne.n	8005afc <_printf_common+0xc8>
 8005aba:	2000      	movs	r0, #0
 8005abc:	e010      	b.n	8005ae0 <_printf_common+0xac>
 8005abe:	3501      	adds	r5, #1
 8005ac0:	68e3      	ldr	r3, [r4, #12]
 8005ac2:	6832      	ldr	r2, [r6, #0]
 8005ac4:	1a9b      	subs	r3, r3, r2
 8005ac6:	42ab      	cmp	r3, r5
 8005ac8:	ddd2      	ble.n	8005a70 <_printf_common+0x3c>
 8005aca:	0022      	movs	r2, r4
 8005acc:	2301      	movs	r3, #1
 8005ace:	9901      	ldr	r1, [sp, #4]
 8005ad0:	9800      	ldr	r0, [sp, #0]
 8005ad2:	9f08      	ldr	r7, [sp, #32]
 8005ad4:	3219      	adds	r2, #25
 8005ad6:	47b8      	blx	r7
 8005ad8:	3001      	adds	r0, #1
 8005ada:	d1f0      	bne.n	8005abe <_printf_common+0x8a>
 8005adc:	2001      	movs	r0, #1
 8005ade:	4240      	negs	r0, r0
 8005ae0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005ae2:	2030      	movs	r0, #48	@ 0x30
 8005ae4:	18e1      	adds	r1, r4, r3
 8005ae6:	3143      	adds	r1, #67	@ 0x43
 8005ae8:	7008      	strb	r0, [r1, #0]
 8005aea:	0021      	movs	r1, r4
 8005aec:	1c5a      	adds	r2, r3, #1
 8005aee:	3145      	adds	r1, #69	@ 0x45
 8005af0:	7809      	ldrb	r1, [r1, #0]
 8005af2:	18a2      	adds	r2, r4, r2
 8005af4:	3243      	adds	r2, #67	@ 0x43
 8005af6:	3302      	adds	r3, #2
 8005af8:	7011      	strb	r1, [r2, #0]
 8005afa:	e7c1      	b.n	8005a80 <_printf_common+0x4c>
 8005afc:	0022      	movs	r2, r4
 8005afe:	2301      	movs	r3, #1
 8005b00:	9901      	ldr	r1, [sp, #4]
 8005b02:	9800      	ldr	r0, [sp, #0]
 8005b04:	9f08      	ldr	r7, [sp, #32]
 8005b06:	321a      	adds	r2, #26
 8005b08:	47b8      	blx	r7
 8005b0a:	3001      	adds	r0, #1
 8005b0c:	d0e6      	beq.n	8005adc <_printf_common+0xa8>
 8005b0e:	3601      	adds	r6, #1
 8005b10:	e7d1      	b.n	8005ab6 <_printf_common+0x82>
	...

08005b14 <_printf_i>:
 8005b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b16:	b08b      	sub	sp, #44	@ 0x2c
 8005b18:	9206      	str	r2, [sp, #24]
 8005b1a:	000a      	movs	r2, r1
 8005b1c:	3243      	adds	r2, #67	@ 0x43
 8005b1e:	9307      	str	r3, [sp, #28]
 8005b20:	9005      	str	r0, [sp, #20]
 8005b22:	9203      	str	r2, [sp, #12]
 8005b24:	7e0a      	ldrb	r2, [r1, #24]
 8005b26:	000c      	movs	r4, r1
 8005b28:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005b2a:	2a78      	cmp	r2, #120	@ 0x78
 8005b2c:	d809      	bhi.n	8005b42 <_printf_i+0x2e>
 8005b2e:	2a62      	cmp	r2, #98	@ 0x62
 8005b30:	d80b      	bhi.n	8005b4a <_printf_i+0x36>
 8005b32:	2a00      	cmp	r2, #0
 8005b34:	d100      	bne.n	8005b38 <_printf_i+0x24>
 8005b36:	e0bc      	b.n	8005cb2 <_printf_i+0x19e>
 8005b38:	497b      	ldr	r1, [pc, #492]	@ (8005d28 <_printf_i+0x214>)
 8005b3a:	9104      	str	r1, [sp, #16]
 8005b3c:	2a58      	cmp	r2, #88	@ 0x58
 8005b3e:	d100      	bne.n	8005b42 <_printf_i+0x2e>
 8005b40:	e090      	b.n	8005c64 <_printf_i+0x150>
 8005b42:	0025      	movs	r5, r4
 8005b44:	3542      	adds	r5, #66	@ 0x42
 8005b46:	702a      	strb	r2, [r5, #0]
 8005b48:	e022      	b.n	8005b90 <_printf_i+0x7c>
 8005b4a:	0010      	movs	r0, r2
 8005b4c:	3863      	subs	r0, #99	@ 0x63
 8005b4e:	2815      	cmp	r0, #21
 8005b50:	d8f7      	bhi.n	8005b42 <_printf_i+0x2e>
 8005b52:	f7fa fad7 	bl	8000104 <__gnu_thumb1_case_shi>
 8005b56:	0016      	.short	0x0016
 8005b58:	fff6001f 	.word	0xfff6001f
 8005b5c:	fff6fff6 	.word	0xfff6fff6
 8005b60:	001ffff6 	.word	0x001ffff6
 8005b64:	fff6fff6 	.word	0xfff6fff6
 8005b68:	fff6fff6 	.word	0xfff6fff6
 8005b6c:	003600a1 	.word	0x003600a1
 8005b70:	fff60080 	.word	0xfff60080
 8005b74:	00b2fff6 	.word	0x00b2fff6
 8005b78:	0036fff6 	.word	0x0036fff6
 8005b7c:	fff6fff6 	.word	0xfff6fff6
 8005b80:	0084      	.short	0x0084
 8005b82:	0025      	movs	r5, r4
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	3542      	adds	r5, #66	@ 0x42
 8005b88:	1d11      	adds	r1, r2, #4
 8005b8a:	6019      	str	r1, [r3, #0]
 8005b8c:	6813      	ldr	r3, [r2, #0]
 8005b8e:	702b      	strb	r3, [r5, #0]
 8005b90:	2301      	movs	r3, #1
 8005b92:	e0a0      	b.n	8005cd6 <_printf_i+0x1c2>
 8005b94:	6818      	ldr	r0, [r3, #0]
 8005b96:	6809      	ldr	r1, [r1, #0]
 8005b98:	1d02      	adds	r2, r0, #4
 8005b9a:	060d      	lsls	r5, r1, #24
 8005b9c:	d50b      	bpl.n	8005bb6 <_printf_i+0xa2>
 8005b9e:	6806      	ldr	r6, [r0, #0]
 8005ba0:	601a      	str	r2, [r3, #0]
 8005ba2:	2e00      	cmp	r6, #0
 8005ba4:	da03      	bge.n	8005bae <_printf_i+0x9a>
 8005ba6:	232d      	movs	r3, #45	@ 0x2d
 8005ba8:	9a03      	ldr	r2, [sp, #12]
 8005baa:	4276      	negs	r6, r6
 8005bac:	7013      	strb	r3, [r2, #0]
 8005bae:	4b5e      	ldr	r3, [pc, #376]	@ (8005d28 <_printf_i+0x214>)
 8005bb0:	270a      	movs	r7, #10
 8005bb2:	9304      	str	r3, [sp, #16]
 8005bb4:	e018      	b.n	8005be8 <_printf_i+0xd4>
 8005bb6:	6806      	ldr	r6, [r0, #0]
 8005bb8:	601a      	str	r2, [r3, #0]
 8005bba:	0649      	lsls	r1, r1, #25
 8005bbc:	d5f1      	bpl.n	8005ba2 <_printf_i+0x8e>
 8005bbe:	b236      	sxth	r6, r6
 8005bc0:	e7ef      	b.n	8005ba2 <_printf_i+0x8e>
 8005bc2:	6808      	ldr	r0, [r1, #0]
 8005bc4:	6819      	ldr	r1, [r3, #0]
 8005bc6:	c940      	ldmia	r1!, {r6}
 8005bc8:	0605      	lsls	r5, r0, #24
 8005bca:	d402      	bmi.n	8005bd2 <_printf_i+0xbe>
 8005bcc:	0640      	lsls	r0, r0, #25
 8005bce:	d500      	bpl.n	8005bd2 <_printf_i+0xbe>
 8005bd0:	b2b6      	uxth	r6, r6
 8005bd2:	6019      	str	r1, [r3, #0]
 8005bd4:	4b54      	ldr	r3, [pc, #336]	@ (8005d28 <_printf_i+0x214>)
 8005bd6:	270a      	movs	r7, #10
 8005bd8:	9304      	str	r3, [sp, #16]
 8005bda:	2a6f      	cmp	r2, #111	@ 0x6f
 8005bdc:	d100      	bne.n	8005be0 <_printf_i+0xcc>
 8005bde:	3f02      	subs	r7, #2
 8005be0:	0023      	movs	r3, r4
 8005be2:	2200      	movs	r2, #0
 8005be4:	3343      	adds	r3, #67	@ 0x43
 8005be6:	701a      	strb	r2, [r3, #0]
 8005be8:	6863      	ldr	r3, [r4, #4]
 8005bea:	60a3      	str	r3, [r4, #8]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	db03      	blt.n	8005bf8 <_printf_i+0xe4>
 8005bf0:	2104      	movs	r1, #4
 8005bf2:	6822      	ldr	r2, [r4, #0]
 8005bf4:	438a      	bics	r2, r1
 8005bf6:	6022      	str	r2, [r4, #0]
 8005bf8:	2e00      	cmp	r6, #0
 8005bfa:	d102      	bne.n	8005c02 <_printf_i+0xee>
 8005bfc:	9d03      	ldr	r5, [sp, #12]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00c      	beq.n	8005c1c <_printf_i+0x108>
 8005c02:	9d03      	ldr	r5, [sp, #12]
 8005c04:	0030      	movs	r0, r6
 8005c06:	0039      	movs	r1, r7
 8005c08:	f7fa fb0c 	bl	8000224 <__aeabi_uidivmod>
 8005c0c:	9b04      	ldr	r3, [sp, #16]
 8005c0e:	3d01      	subs	r5, #1
 8005c10:	5c5b      	ldrb	r3, [r3, r1]
 8005c12:	702b      	strb	r3, [r5, #0]
 8005c14:	0033      	movs	r3, r6
 8005c16:	0006      	movs	r6, r0
 8005c18:	429f      	cmp	r7, r3
 8005c1a:	d9f3      	bls.n	8005c04 <_printf_i+0xf0>
 8005c1c:	2f08      	cmp	r7, #8
 8005c1e:	d109      	bne.n	8005c34 <_printf_i+0x120>
 8005c20:	6823      	ldr	r3, [r4, #0]
 8005c22:	07db      	lsls	r3, r3, #31
 8005c24:	d506      	bpl.n	8005c34 <_printf_i+0x120>
 8005c26:	6862      	ldr	r2, [r4, #4]
 8005c28:	6923      	ldr	r3, [r4, #16]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	dc02      	bgt.n	8005c34 <_printf_i+0x120>
 8005c2e:	2330      	movs	r3, #48	@ 0x30
 8005c30:	3d01      	subs	r5, #1
 8005c32:	702b      	strb	r3, [r5, #0]
 8005c34:	9b03      	ldr	r3, [sp, #12]
 8005c36:	1b5b      	subs	r3, r3, r5
 8005c38:	6123      	str	r3, [r4, #16]
 8005c3a:	9b07      	ldr	r3, [sp, #28]
 8005c3c:	0021      	movs	r1, r4
 8005c3e:	9300      	str	r3, [sp, #0]
 8005c40:	9805      	ldr	r0, [sp, #20]
 8005c42:	9b06      	ldr	r3, [sp, #24]
 8005c44:	aa09      	add	r2, sp, #36	@ 0x24
 8005c46:	f7ff fef5 	bl	8005a34 <_printf_common>
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	d148      	bne.n	8005ce0 <_printf_i+0x1cc>
 8005c4e:	2001      	movs	r0, #1
 8005c50:	4240      	negs	r0, r0
 8005c52:	b00b      	add	sp, #44	@ 0x2c
 8005c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c56:	2220      	movs	r2, #32
 8005c58:	6809      	ldr	r1, [r1, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	6022      	str	r2, [r4, #0]
 8005c5e:	2278      	movs	r2, #120	@ 0x78
 8005c60:	4932      	ldr	r1, [pc, #200]	@ (8005d2c <_printf_i+0x218>)
 8005c62:	9104      	str	r1, [sp, #16]
 8005c64:	0021      	movs	r1, r4
 8005c66:	3145      	adds	r1, #69	@ 0x45
 8005c68:	700a      	strb	r2, [r1, #0]
 8005c6a:	6819      	ldr	r1, [r3, #0]
 8005c6c:	6822      	ldr	r2, [r4, #0]
 8005c6e:	c940      	ldmia	r1!, {r6}
 8005c70:	0610      	lsls	r0, r2, #24
 8005c72:	d402      	bmi.n	8005c7a <_printf_i+0x166>
 8005c74:	0650      	lsls	r0, r2, #25
 8005c76:	d500      	bpl.n	8005c7a <_printf_i+0x166>
 8005c78:	b2b6      	uxth	r6, r6
 8005c7a:	6019      	str	r1, [r3, #0]
 8005c7c:	07d3      	lsls	r3, r2, #31
 8005c7e:	d502      	bpl.n	8005c86 <_printf_i+0x172>
 8005c80:	2320      	movs	r3, #32
 8005c82:	4313      	orrs	r3, r2
 8005c84:	6023      	str	r3, [r4, #0]
 8005c86:	2e00      	cmp	r6, #0
 8005c88:	d001      	beq.n	8005c8e <_printf_i+0x17a>
 8005c8a:	2710      	movs	r7, #16
 8005c8c:	e7a8      	b.n	8005be0 <_printf_i+0xcc>
 8005c8e:	2220      	movs	r2, #32
 8005c90:	6823      	ldr	r3, [r4, #0]
 8005c92:	4393      	bics	r3, r2
 8005c94:	6023      	str	r3, [r4, #0]
 8005c96:	e7f8      	b.n	8005c8a <_printf_i+0x176>
 8005c98:	681a      	ldr	r2, [r3, #0]
 8005c9a:	680d      	ldr	r5, [r1, #0]
 8005c9c:	1d10      	adds	r0, r2, #4
 8005c9e:	6949      	ldr	r1, [r1, #20]
 8005ca0:	6018      	str	r0, [r3, #0]
 8005ca2:	6813      	ldr	r3, [r2, #0]
 8005ca4:	062e      	lsls	r6, r5, #24
 8005ca6:	d501      	bpl.n	8005cac <_printf_i+0x198>
 8005ca8:	6019      	str	r1, [r3, #0]
 8005caa:	e002      	b.n	8005cb2 <_printf_i+0x19e>
 8005cac:	066d      	lsls	r5, r5, #25
 8005cae:	d5fb      	bpl.n	8005ca8 <_printf_i+0x194>
 8005cb0:	8019      	strh	r1, [r3, #0]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	9d03      	ldr	r5, [sp, #12]
 8005cb6:	6123      	str	r3, [r4, #16]
 8005cb8:	e7bf      	b.n	8005c3a <_printf_i+0x126>
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	1d11      	adds	r1, r2, #4
 8005cbe:	6019      	str	r1, [r3, #0]
 8005cc0:	6815      	ldr	r5, [r2, #0]
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	0028      	movs	r0, r5
 8005cc6:	6862      	ldr	r2, [r4, #4]
 8005cc8:	f000 f996 	bl	8005ff8 <memchr>
 8005ccc:	2800      	cmp	r0, #0
 8005cce:	d001      	beq.n	8005cd4 <_printf_i+0x1c0>
 8005cd0:	1b40      	subs	r0, r0, r5
 8005cd2:	6060      	str	r0, [r4, #4]
 8005cd4:	6863      	ldr	r3, [r4, #4]
 8005cd6:	6123      	str	r3, [r4, #16]
 8005cd8:	2300      	movs	r3, #0
 8005cda:	9a03      	ldr	r2, [sp, #12]
 8005cdc:	7013      	strb	r3, [r2, #0]
 8005cde:	e7ac      	b.n	8005c3a <_printf_i+0x126>
 8005ce0:	002a      	movs	r2, r5
 8005ce2:	6923      	ldr	r3, [r4, #16]
 8005ce4:	9906      	ldr	r1, [sp, #24]
 8005ce6:	9805      	ldr	r0, [sp, #20]
 8005ce8:	9d07      	ldr	r5, [sp, #28]
 8005cea:	47a8      	blx	r5
 8005cec:	3001      	adds	r0, #1
 8005cee:	d0ae      	beq.n	8005c4e <_printf_i+0x13a>
 8005cf0:	6823      	ldr	r3, [r4, #0]
 8005cf2:	079b      	lsls	r3, r3, #30
 8005cf4:	d415      	bmi.n	8005d22 <_printf_i+0x20e>
 8005cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cf8:	68e0      	ldr	r0, [r4, #12]
 8005cfa:	4298      	cmp	r0, r3
 8005cfc:	daa9      	bge.n	8005c52 <_printf_i+0x13e>
 8005cfe:	0018      	movs	r0, r3
 8005d00:	e7a7      	b.n	8005c52 <_printf_i+0x13e>
 8005d02:	0022      	movs	r2, r4
 8005d04:	2301      	movs	r3, #1
 8005d06:	9906      	ldr	r1, [sp, #24]
 8005d08:	9805      	ldr	r0, [sp, #20]
 8005d0a:	9e07      	ldr	r6, [sp, #28]
 8005d0c:	3219      	adds	r2, #25
 8005d0e:	47b0      	blx	r6
 8005d10:	3001      	adds	r0, #1
 8005d12:	d09c      	beq.n	8005c4e <_printf_i+0x13a>
 8005d14:	3501      	adds	r5, #1
 8005d16:	68e3      	ldr	r3, [r4, #12]
 8005d18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d1a:	1a9b      	subs	r3, r3, r2
 8005d1c:	42ab      	cmp	r3, r5
 8005d1e:	dcf0      	bgt.n	8005d02 <_printf_i+0x1ee>
 8005d20:	e7e9      	b.n	8005cf6 <_printf_i+0x1e2>
 8005d22:	2500      	movs	r5, #0
 8005d24:	e7f7      	b.n	8005d16 <_printf_i+0x202>
 8005d26:	46c0      	nop			@ (mov r8, r8)
 8005d28:	0800655d 	.word	0x0800655d
 8005d2c:	0800656e 	.word	0x0800656e

08005d30 <__sflush_r>:
 8005d30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d32:	220c      	movs	r2, #12
 8005d34:	5e8b      	ldrsh	r3, [r1, r2]
 8005d36:	0005      	movs	r5, r0
 8005d38:	000c      	movs	r4, r1
 8005d3a:	071a      	lsls	r2, r3, #28
 8005d3c:	d456      	bmi.n	8005dec <__sflush_r+0xbc>
 8005d3e:	684a      	ldr	r2, [r1, #4]
 8005d40:	2a00      	cmp	r2, #0
 8005d42:	dc02      	bgt.n	8005d4a <__sflush_r+0x1a>
 8005d44:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005d46:	2a00      	cmp	r2, #0
 8005d48:	dd4e      	ble.n	8005de8 <__sflush_r+0xb8>
 8005d4a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005d4c:	2f00      	cmp	r7, #0
 8005d4e:	d04b      	beq.n	8005de8 <__sflush_r+0xb8>
 8005d50:	2200      	movs	r2, #0
 8005d52:	2080      	movs	r0, #128	@ 0x80
 8005d54:	682e      	ldr	r6, [r5, #0]
 8005d56:	602a      	str	r2, [r5, #0]
 8005d58:	001a      	movs	r2, r3
 8005d5a:	0140      	lsls	r0, r0, #5
 8005d5c:	6a21      	ldr	r1, [r4, #32]
 8005d5e:	4002      	ands	r2, r0
 8005d60:	4203      	tst	r3, r0
 8005d62:	d033      	beq.n	8005dcc <__sflush_r+0x9c>
 8005d64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d66:	89a3      	ldrh	r3, [r4, #12]
 8005d68:	075b      	lsls	r3, r3, #29
 8005d6a:	d506      	bpl.n	8005d7a <__sflush_r+0x4a>
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	1ad2      	subs	r2, r2, r3
 8005d70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <__sflush_r+0x4a>
 8005d76:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d78:	1ad2      	subs	r2, r2, r3
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	0028      	movs	r0, r5
 8005d7e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005d80:	6a21      	ldr	r1, [r4, #32]
 8005d82:	47b8      	blx	r7
 8005d84:	89a2      	ldrh	r2, [r4, #12]
 8005d86:	1c43      	adds	r3, r0, #1
 8005d88:	d106      	bne.n	8005d98 <__sflush_r+0x68>
 8005d8a:	6829      	ldr	r1, [r5, #0]
 8005d8c:	291d      	cmp	r1, #29
 8005d8e:	d846      	bhi.n	8005e1e <__sflush_r+0xee>
 8005d90:	4b29      	ldr	r3, [pc, #164]	@ (8005e38 <__sflush_r+0x108>)
 8005d92:	410b      	asrs	r3, r1
 8005d94:	07db      	lsls	r3, r3, #31
 8005d96:	d442      	bmi.n	8005e1e <__sflush_r+0xee>
 8005d98:	2300      	movs	r3, #0
 8005d9a:	6063      	str	r3, [r4, #4]
 8005d9c:	6923      	ldr	r3, [r4, #16]
 8005d9e:	6023      	str	r3, [r4, #0]
 8005da0:	04d2      	lsls	r2, r2, #19
 8005da2:	d505      	bpl.n	8005db0 <__sflush_r+0x80>
 8005da4:	1c43      	adds	r3, r0, #1
 8005da6:	d102      	bne.n	8005dae <__sflush_r+0x7e>
 8005da8:	682b      	ldr	r3, [r5, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d100      	bne.n	8005db0 <__sflush_r+0x80>
 8005dae:	6560      	str	r0, [r4, #84]	@ 0x54
 8005db0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005db2:	602e      	str	r6, [r5, #0]
 8005db4:	2900      	cmp	r1, #0
 8005db6:	d017      	beq.n	8005de8 <__sflush_r+0xb8>
 8005db8:	0023      	movs	r3, r4
 8005dba:	3344      	adds	r3, #68	@ 0x44
 8005dbc:	4299      	cmp	r1, r3
 8005dbe:	d002      	beq.n	8005dc6 <__sflush_r+0x96>
 8005dc0:	0028      	movs	r0, r5
 8005dc2:	f7ff fbf7 	bl	80055b4 <_free_r>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005dca:	e00d      	b.n	8005de8 <__sflush_r+0xb8>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	0028      	movs	r0, r5
 8005dd0:	47b8      	blx	r7
 8005dd2:	0002      	movs	r2, r0
 8005dd4:	1c43      	adds	r3, r0, #1
 8005dd6:	d1c6      	bne.n	8005d66 <__sflush_r+0x36>
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d0c3      	beq.n	8005d66 <__sflush_r+0x36>
 8005dde:	2b1d      	cmp	r3, #29
 8005de0:	d001      	beq.n	8005de6 <__sflush_r+0xb6>
 8005de2:	2b16      	cmp	r3, #22
 8005de4:	d11a      	bne.n	8005e1c <__sflush_r+0xec>
 8005de6:	602e      	str	r6, [r5, #0]
 8005de8:	2000      	movs	r0, #0
 8005dea:	e01e      	b.n	8005e2a <__sflush_r+0xfa>
 8005dec:	690e      	ldr	r6, [r1, #16]
 8005dee:	2e00      	cmp	r6, #0
 8005df0:	d0fa      	beq.n	8005de8 <__sflush_r+0xb8>
 8005df2:	680f      	ldr	r7, [r1, #0]
 8005df4:	600e      	str	r6, [r1, #0]
 8005df6:	1bba      	subs	r2, r7, r6
 8005df8:	9201      	str	r2, [sp, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	079b      	lsls	r3, r3, #30
 8005dfe:	d100      	bne.n	8005e02 <__sflush_r+0xd2>
 8005e00:	694a      	ldr	r2, [r1, #20]
 8005e02:	60a2      	str	r2, [r4, #8]
 8005e04:	9b01      	ldr	r3, [sp, #4]
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	ddee      	ble.n	8005de8 <__sflush_r+0xb8>
 8005e0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005e0c:	0032      	movs	r2, r6
 8005e0e:	001f      	movs	r7, r3
 8005e10:	0028      	movs	r0, r5
 8005e12:	9b01      	ldr	r3, [sp, #4]
 8005e14:	6a21      	ldr	r1, [r4, #32]
 8005e16:	47b8      	blx	r7
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	dc07      	bgt.n	8005e2c <__sflush_r+0xfc>
 8005e1c:	89a2      	ldrh	r2, [r4, #12]
 8005e1e:	2340      	movs	r3, #64	@ 0x40
 8005e20:	2001      	movs	r0, #1
 8005e22:	4313      	orrs	r3, r2
 8005e24:	b21b      	sxth	r3, r3
 8005e26:	81a3      	strh	r3, [r4, #12]
 8005e28:	4240      	negs	r0, r0
 8005e2a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e2c:	9b01      	ldr	r3, [sp, #4]
 8005e2e:	1836      	adds	r6, r6, r0
 8005e30:	1a1b      	subs	r3, r3, r0
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	e7e6      	b.n	8005e04 <__sflush_r+0xd4>
 8005e36:	46c0      	nop			@ (mov r8, r8)
 8005e38:	dfbffffe 	.word	0xdfbffffe

08005e3c <_fflush_r>:
 8005e3c:	690b      	ldr	r3, [r1, #16]
 8005e3e:	b570      	push	{r4, r5, r6, lr}
 8005e40:	0005      	movs	r5, r0
 8005e42:	000c      	movs	r4, r1
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d102      	bne.n	8005e4e <_fflush_r+0x12>
 8005e48:	2500      	movs	r5, #0
 8005e4a:	0028      	movs	r0, r5
 8005e4c:	bd70      	pop	{r4, r5, r6, pc}
 8005e4e:	2800      	cmp	r0, #0
 8005e50:	d004      	beq.n	8005e5c <_fflush_r+0x20>
 8005e52:	6a03      	ldr	r3, [r0, #32]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <_fflush_r+0x20>
 8005e58:	f7ff fa98 	bl	800538c <__sinit>
 8005e5c:	220c      	movs	r2, #12
 8005e5e:	5ea3      	ldrsh	r3, [r4, r2]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d0f1      	beq.n	8005e48 <_fflush_r+0xc>
 8005e64:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e66:	07d2      	lsls	r2, r2, #31
 8005e68:	d404      	bmi.n	8005e74 <_fflush_r+0x38>
 8005e6a:	059b      	lsls	r3, r3, #22
 8005e6c:	d402      	bmi.n	8005e74 <_fflush_r+0x38>
 8005e6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e70:	f7ff fb9d 	bl	80055ae <__retarget_lock_acquire_recursive>
 8005e74:	0028      	movs	r0, r5
 8005e76:	0021      	movs	r1, r4
 8005e78:	f7ff ff5a 	bl	8005d30 <__sflush_r>
 8005e7c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e7e:	0005      	movs	r5, r0
 8005e80:	07db      	lsls	r3, r3, #31
 8005e82:	d4e2      	bmi.n	8005e4a <_fflush_r+0xe>
 8005e84:	89a3      	ldrh	r3, [r4, #12]
 8005e86:	059b      	lsls	r3, r3, #22
 8005e88:	d4df      	bmi.n	8005e4a <_fflush_r+0xe>
 8005e8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e8c:	f7ff fb90 	bl	80055b0 <__retarget_lock_release_recursive>
 8005e90:	e7db      	b.n	8005e4a <_fflush_r+0xe>

08005e92 <__swbuf_r>:
 8005e92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e94:	0006      	movs	r6, r0
 8005e96:	000d      	movs	r5, r1
 8005e98:	0014      	movs	r4, r2
 8005e9a:	2800      	cmp	r0, #0
 8005e9c:	d004      	beq.n	8005ea8 <__swbuf_r+0x16>
 8005e9e:	6a03      	ldr	r3, [r0, #32]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <__swbuf_r+0x16>
 8005ea4:	f7ff fa72 	bl	800538c <__sinit>
 8005ea8:	69a3      	ldr	r3, [r4, #24]
 8005eaa:	60a3      	str	r3, [r4, #8]
 8005eac:	89a3      	ldrh	r3, [r4, #12]
 8005eae:	071b      	lsls	r3, r3, #28
 8005eb0:	d502      	bpl.n	8005eb8 <__swbuf_r+0x26>
 8005eb2:	6923      	ldr	r3, [r4, #16]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d109      	bne.n	8005ecc <__swbuf_r+0x3a>
 8005eb8:	0021      	movs	r1, r4
 8005eba:	0030      	movs	r0, r6
 8005ebc:	f000 f82c 	bl	8005f18 <__swsetup_r>
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	d003      	beq.n	8005ecc <__swbuf_r+0x3a>
 8005ec4:	2501      	movs	r5, #1
 8005ec6:	426d      	negs	r5, r5
 8005ec8:	0028      	movs	r0, r5
 8005eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ecc:	6923      	ldr	r3, [r4, #16]
 8005ece:	6820      	ldr	r0, [r4, #0]
 8005ed0:	b2ef      	uxtb	r7, r5
 8005ed2:	1ac0      	subs	r0, r0, r3
 8005ed4:	6963      	ldr	r3, [r4, #20]
 8005ed6:	b2ed      	uxtb	r5, r5
 8005ed8:	4283      	cmp	r3, r0
 8005eda:	dc05      	bgt.n	8005ee8 <__swbuf_r+0x56>
 8005edc:	0021      	movs	r1, r4
 8005ede:	0030      	movs	r0, r6
 8005ee0:	f7ff ffac 	bl	8005e3c <_fflush_r>
 8005ee4:	2800      	cmp	r0, #0
 8005ee6:	d1ed      	bne.n	8005ec4 <__swbuf_r+0x32>
 8005ee8:	68a3      	ldr	r3, [r4, #8]
 8005eea:	3001      	adds	r0, #1
 8005eec:	3b01      	subs	r3, #1
 8005eee:	60a3      	str	r3, [r4, #8]
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	1c5a      	adds	r2, r3, #1
 8005ef4:	6022      	str	r2, [r4, #0]
 8005ef6:	701f      	strb	r7, [r3, #0]
 8005ef8:	6963      	ldr	r3, [r4, #20]
 8005efa:	4283      	cmp	r3, r0
 8005efc:	d004      	beq.n	8005f08 <__swbuf_r+0x76>
 8005efe:	89a3      	ldrh	r3, [r4, #12]
 8005f00:	07db      	lsls	r3, r3, #31
 8005f02:	d5e1      	bpl.n	8005ec8 <__swbuf_r+0x36>
 8005f04:	2d0a      	cmp	r5, #10
 8005f06:	d1df      	bne.n	8005ec8 <__swbuf_r+0x36>
 8005f08:	0021      	movs	r1, r4
 8005f0a:	0030      	movs	r0, r6
 8005f0c:	f7ff ff96 	bl	8005e3c <_fflush_r>
 8005f10:	2800      	cmp	r0, #0
 8005f12:	d0d9      	beq.n	8005ec8 <__swbuf_r+0x36>
 8005f14:	e7d6      	b.n	8005ec4 <__swbuf_r+0x32>
	...

08005f18 <__swsetup_r>:
 8005f18:	4b2d      	ldr	r3, [pc, #180]	@ (8005fd0 <__swsetup_r+0xb8>)
 8005f1a:	b570      	push	{r4, r5, r6, lr}
 8005f1c:	0005      	movs	r5, r0
 8005f1e:	6818      	ldr	r0, [r3, #0]
 8005f20:	000c      	movs	r4, r1
 8005f22:	2800      	cmp	r0, #0
 8005f24:	d004      	beq.n	8005f30 <__swsetup_r+0x18>
 8005f26:	6a03      	ldr	r3, [r0, #32]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d101      	bne.n	8005f30 <__swsetup_r+0x18>
 8005f2c:	f7ff fa2e 	bl	800538c <__sinit>
 8005f30:	230c      	movs	r3, #12
 8005f32:	5ee2      	ldrsh	r2, [r4, r3]
 8005f34:	0713      	lsls	r3, r2, #28
 8005f36:	d423      	bmi.n	8005f80 <__swsetup_r+0x68>
 8005f38:	06d3      	lsls	r3, r2, #27
 8005f3a:	d407      	bmi.n	8005f4c <__swsetup_r+0x34>
 8005f3c:	2309      	movs	r3, #9
 8005f3e:	602b      	str	r3, [r5, #0]
 8005f40:	2340      	movs	r3, #64	@ 0x40
 8005f42:	2001      	movs	r0, #1
 8005f44:	4313      	orrs	r3, r2
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	4240      	negs	r0, r0
 8005f4a:	e03a      	b.n	8005fc2 <__swsetup_r+0xaa>
 8005f4c:	0752      	lsls	r2, r2, #29
 8005f4e:	d513      	bpl.n	8005f78 <__swsetup_r+0x60>
 8005f50:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005f52:	2900      	cmp	r1, #0
 8005f54:	d008      	beq.n	8005f68 <__swsetup_r+0x50>
 8005f56:	0023      	movs	r3, r4
 8005f58:	3344      	adds	r3, #68	@ 0x44
 8005f5a:	4299      	cmp	r1, r3
 8005f5c:	d002      	beq.n	8005f64 <__swsetup_r+0x4c>
 8005f5e:	0028      	movs	r0, r5
 8005f60:	f7ff fb28 	bl	80055b4 <_free_r>
 8005f64:	2300      	movs	r3, #0
 8005f66:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f68:	2224      	movs	r2, #36	@ 0x24
 8005f6a:	89a3      	ldrh	r3, [r4, #12]
 8005f6c:	4393      	bics	r3, r2
 8005f6e:	81a3      	strh	r3, [r4, #12]
 8005f70:	2300      	movs	r3, #0
 8005f72:	6063      	str	r3, [r4, #4]
 8005f74:	6923      	ldr	r3, [r4, #16]
 8005f76:	6023      	str	r3, [r4, #0]
 8005f78:	2308      	movs	r3, #8
 8005f7a:	89a2      	ldrh	r2, [r4, #12]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	81a3      	strh	r3, [r4, #12]
 8005f80:	6923      	ldr	r3, [r4, #16]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10b      	bne.n	8005f9e <__swsetup_r+0x86>
 8005f86:	21a0      	movs	r1, #160	@ 0xa0
 8005f88:	2280      	movs	r2, #128	@ 0x80
 8005f8a:	89a3      	ldrh	r3, [r4, #12]
 8005f8c:	0089      	lsls	r1, r1, #2
 8005f8e:	0092      	lsls	r2, r2, #2
 8005f90:	400b      	ands	r3, r1
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d003      	beq.n	8005f9e <__swsetup_r+0x86>
 8005f96:	0021      	movs	r1, r4
 8005f98:	0028      	movs	r0, r5
 8005f9a:	f000 f863 	bl	8006064 <__smakebuf_r>
 8005f9e:	230c      	movs	r3, #12
 8005fa0:	5ee2      	ldrsh	r2, [r4, r3]
 8005fa2:	2101      	movs	r1, #1
 8005fa4:	0013      	movs	r3, r2
 8005fa6:	400b      	ands	r3, r1
 8005fa8:	420a      	tst	r2, r1
 8005faa:	d00b      	beq.n	8005fc4 <__swsetup_r+0xac>
 8005fac:	2300      	movs	r3, #0
 8005fae:	60a3      	str	r3, [r4, #8]
 8005fb0:	6963      	ldr	r3, [r4, #20]
 8005fb2:	425b      	negs	r3, r3
 8005fb4:	61a3      	str	r3, [r4, #24]
 8005fb6:	2000      	movs	r0, #0
 8005fb8:	6923      	ldr	r3, [r4, #16]
 8005fba:	4283      	cmp	r3, r0
 8005fbc:	d101      	bne.n	8005fc2 <__swsetup_r+0xaa>
 8005fbe:	0613      	lsls	r3, r2, #24
 8005fc0:	d4be      	bmi.n	8005f40 <__swsetup_r+0x28>
 8005fc2:	bd70      	pop	{r4, r5, r6, pc}
 8005fc4:	0791      	lsls	r1, r2, #30
 8005fc6:	d400      	bmi.n	8005fca <__swsetup_r+0xb2>
 8005fc8:	6963      	ldr	r3, [r4, #20]
 8005fca:	60a3      	str	r3, [r4, #8]
 8005fcc:	e7f3      	b.n	8005fb6 <__swsetup_r+0x9e>
 8005fce:	46c0      	nop			@ (mov r8, r8)
 8005fd0:	20000060 	.word	0x20000060

08005fd4 <_sbrk_r>:
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	b570      	push	{r4, r5, r6, lr}
 8005fd8:	4d06      	ldr	r5, [pc, #24]	@ (8005ff4 <_sbrk_r+0x20>)
 8005fda:	0004      	movs	r4, r0
 8005fdc:	0008      	movs	r0, r1
 8005fde:	602b      	str	r3, [r5, #0]
 8005fe0:	f7fb fd72 	bl	8001ac8 <_sbrk>
 8005fe4:	1c43      	adds	r3, r0, #1
 8005fe6:	d103      	bne.n	8005ff0 <_sbrk_r+0x1c>
 8005fe8:	682b      	ldr	r3, [r5, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d000      	beq.n	8005ff0 <_sbrk_r+0x1c>
 8005fee:	6023      	str	r3, [r4, #0]
 8005ff0:	bd70      	pop	{r4, r5, r6, pc}
 8005ff2:	46c0      	nop			@ (mov r8, r8)
 8005ff4:	200003c8 	.word	0x200003c8

08005ff8 <memchr>:
 8005ff8:	b2c9      	uxtb	r1, r1
 8005ffa:	1882      	adds	r2, r0, r2
 8005ffc:	4290      	cmp	r0, r2
 8005ffe:	d101      	bne.n	8006004 <memchr+0xc>
 8006000:	2000      	movs	r0, #0
 8006002:	4770      	bx	lr
 8006004:	7803      	ldrb	r3, [r0, #0]
 8006006:	428b      	cmp	r3, r1
 8006008:	d0fb      	beq.n	8006002 <memchr+0xa>
 800600a:	3001      	adds	r0, #1
 800600c:	e7f6      	b.n	8005ffc <memchr+0x4>
	...

08006010 <__swhatbuf_r>:
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	000e      	movs	r6, r1
 8006014:	001d      	movs	r5, r3
 8006016:	230e      	movs	r3, #14
 8006018:	5ec9      	ldrsh	r1, [r1, r3]
 800601a:	0014      	movs	r4, r2
 800601c:	b096      	sub	sp, #88	@ 0x58
 800601e:	2900      	cmp	r1, #0
 8006020:	da0c      	bge.n	800603c <__swhatbuf_r+0x2c>
 8006022:	89b2      	ldrh	r2, [r6, #12]
 8006024:	2380      	movs	r3, #128	@ 0x80
 8006026:	0011      	movs	r1, r2
 8006028:	4019      	ands	r1, r3
 800602a:	421a      	tst	r2, r3
 800602c:	d114      	bne.n	8006058 <__swhatbuf_r+0x48>
 800602e:	2380      	movs	r3, #128	@ 0x80
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	2000      	movs	r0, #0
 8006034:	6029      	str	r1, [r5, #0]
 8006036:	6023      	str	r3, [r4, #0]
 8006038:	b016      	add	sp, #88	@ 0x58
 800603a:	bd70      	pop	{r4, r5, r6, pc}
 800603c:	466a      	mov	r2, sp
 800603e:	f000 f853 	bl	80060e8 <_fstat_r>
 8006042:	2800      	cmp	r0, #0
 8006044:	dbed      	blt.n	8006022 <__swhatbuf_r+0x12>
 8006046:	23f0      	movs	r3, #240	@ 0xf0
 8006048:	9901      	ldr	r1, [sp, #4]
 800604a:	021b      	lsls	r3, r3, #8
 800604c:	4019      	ands	r1, r3
 800604e:	4b04      	ldr	r3, [pc, #16]	@ (8006060 <__swhatbuf_r+0x50>)
 8006050:	18c9      	adds	r1, r1, r3
 8006052:	424b      	negs	r3, r1
 8006054:	4159      	adcs	r1, r3
 8006056:	e7ea      	b.n	800602e <__swhatbuf_r+0x1e>
 8006058:	2100      	movs	r1, #0
 800605a:	2340      	movs	r3, #64	@ 0x40
 800605c:	e7e9      	b.n	8006032 <__swhatbuf_r+0x22>
 800605e:	46c0      	nop			@ (mov r8, r8)
 8006060:	ffffe000 	.word	0xffffe000

08006064 <__smakebuf_r>:
 8006064:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006066:	2602      	movs	r6, #2
 8006068:	898b      	ldrh	r3, [r1, #12]
 800606a:	0005      	movs	r5, r0
 800606c:	000c      	movs	r4, r1
 800606e:	b085      	sub	sp, #20
 8006070:	4233      	tst	r3, r6
 8006072:	d007      	beq.n	8006084 <__smakebuf_r+0x20>
 8006074:	0023      	movs	r3, r4
 8006076:	3347      	adds	r3, #71	@ 0x47
 8006078:	6023      	str	r3, [r4, #0]
 800607a:	6123      	str	r3, [r4, #16]
 800607c:	2301      	movs	r3, #1
 800607e:	6163      	str	r3, [r4, #20]
 8006080:	b005      	add	sp, #20
 8006082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006084:	ab03      	add	r3, sp, #12
 8006086:	aa02      	add	r2, sp, #8
 8006088:	f7ff ffc2 	bl	8006010 <__swhatbuf_r>
 800608c:	9f02      	ldr	r7, [sp, #8]
 800608e:	9001      	str	r0, [sp, #4]
 8006090:	0039      	movs	r1, r7
 8006092:	0028      	movs	r0, r5
 8006094:	f7ff fafa 	bl	800568c <_malloc_r>
 8006098:	2800      	cmp	r0, #0
 800609a:	d108      	bne.n	80060ae <__smakebuf_r+0x4a>
 800609c:	220c      	movs	r2, #12
 800609e:	5ea3      	ldrsh	r3, [r4, r2]
 80060a0:	059a      	lsls	r2, r3, #22
 80060a2:	d4ed      	bmi.n	8006080 <__smakebuf_r+0x1c>
 80060a4:	2203      	movs	r2, #3
 80060a6:	4393      	bics	r3, r2
 80060a8:	431e      	orrs	r6, r3
 80060aa:	81a6      	strh	r6, [r4, #12]
 80060ac:	e7e2      	b.n	8006074 <__smakebuf_r+0x10>
 80060ae:	2380      	movs	r3, #128	@ 0x80
 80060b0:	89a2      	ldrh	r2, [r4, #12]
 80060b2:	6020      	str	r0, [r4, #0]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	81a3      	strh	r3, [r4, #12]
 80060b8:	9b03      	ldr	r3, [sp, #12]
 80060ba:	6120      	str	r0, [r4, #16]
 80060bc:	6167      	str	r7, [r4, #20]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d00c      	beq.n	80060dc <__smakebuf_r+0x78>
 80060c2:	0028      	movs	r0, r5
 80060c4:	230e      	movs	r3, #14
 80060c6:	5ee1      	ldrsh	r1, [r4, r3]
 80060c8:	f000 f820 	bl	800610c <_isatty_r>
 80060cc:	2800      	cmp	r0, #0
 80060ce:	d005      	beq.n	80060dc <__smakebuf_r+0x78>
 80060d0:	2303      	movs	r3, #3
 80060d2:	89a2      	ldrh	r2, [r4, #12]
 80060d4:	439a      	bics	r2, r3
 80060d6:	3b02      	subs	r3, #2
 80060d8:	4313      	orrs	r3, r2
 80060da:	81a3      	strh	r3, [r4, #12]
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	9a01      	ldr	r2, [sp, #4]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	81a3      	strh	r3, [r4, #12]
 80060e4:	e7cc      	b.n	8006080 <__smakebuf_r+0x1c>
	...

080060e8 <_fstat_r>:
 80060e8:	2300      	movs	r3, #0
 80060ea:	b570      	push	{r4, r5, r6, lr}
 80060ec:	4d06      	ldr	r5, [pc, #24]	@ (8006108 <_fstat_r+0x20>)
 80060ee:	0004      	movs	r4, r0
 80060f0:	0008      	movs	r0, r1
 80060f2:	0011      	movs	r1, r2
 80060f4:	602b      	str	r3, [r5, #0]
 80060f6:	f7fb fcc4 	bl	8001a82 <_fstat>
 80060fa:	1c43      	adds	r3, r0, #1
 80060fc:	d103      	bne.n	8006106 <_fstat_r+0x1e>
 80060fe:	682b      	ldr	r3, [r5, #0]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d000      	beq.n	8006106 <_fstat_r+0x1e>
 8006104:	6023      	str	r3, [r4, #0]
 8006106:	bd70      	pop	{r4, r5, r6, pc}
 8006108:	200003c8 	.word	0x200003c8

0800610c <_isatty_r>:
 800610c:	2300      	movs	r3, #0
 800610e:	b570      	push	{r4, r5, r6, lr}
 8006110:	4d06      	ldr	r5, [pc, #24]	@ (800612c <_isatty_r+0x20>)
 8006112:	0004      	movs	r4, r0
 8006114:	0008      	movs	r0, r1
 8006116:	602b      	str	r3, [r5, #0]
 8006118:	f7fb fcc1 	bl	8001a9e <_isatty>
 800611c:	1c43      	adds	r3, r0, #1
 800611e:	d103      	bne.n	8006128 <_isatty_r+0x1c>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d000      	beq.n	8006128 <_isatty_r+0x1c>
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	bd70      	pop	{r4, r5, r6, pc}
 800612a:	46c0      	nop			@ (mov r8, r8)
 800612c:	200003c8 	.word	0x200003c8

08006130 <_init>:
 8006130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006132:	46c0      	nop			@ (mov r8, r8)
 8006134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006136:	bc08      	pop	{r3}
 8006138:	469e      	mov	lr, r3
 800613a:	4770      	bx	lr

0800613c <_fini>:
 800613c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613e:	46c0      	nop			@ (mov r8, r8)
 8006140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006142:	bc08      	pop	{r3}
 8006144:	469e      	mov	lr, r3
 8006146:	4770      	bx	lr
