// Seed: 2015863031
module module_0 ();
  module_3();
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  module_0();
endmodule
module module_3;
  wire id_1;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  tri0 id_7;
  module_3();
  assign id_7 = 1;
  wire id_8;
endmodule
