<!DOCTYPE html> <html lang="en"> <head> <meta charset="utf-8" /> <meta name="viewport" content="width=device-width, initial-scale=1" /> <title>Devesh Hiteshbhai Jani | Portfolio</title> <meta name="description" content="Devesh Jani â€” Computer Architecture, Hardware Design & Verification." /> <link rel="preconnect" href="https://fonts.googleapis.com"> <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin> <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700;800&display=swap" rel="stylesheet"> <style> :root { --bg:#0b0d10; --panel:#11141a; --text:#eaf1ff; --muted:#9fb0c5; --accent:#7c9cff; --accent-2:#5eead4; --ring:rgba(124,156,255,.35); --shadow:0 15px 40px rgba(0,0,0,.35); } :root.light { --bg:#f7f9fc; --panel:#ffffff; --text:#0b1220; --muted:#54657d; --accent:#335cff; --accent-2:#0ea5e9; --ring:rgba(14,165,233,.25); --shadow:0 20px 50px rgba(16,24,40,.08); } *{box-sizing:border-box} body{margin:0;font-family:"Inter",system-ui;background:var(--bg);color:var(--text);line-height:1.7} a{color:var(--accent);text-decoration:none} .container{max-width:1000px;margin:auto;padding:28px 20px 80px} .nav{display:flex;justify-content:space-between;align-items:center;margin-bottom:36px} .chip{background:var(--panel);border:1px solid rgba(124,156,255,.15);padding:8px 12px;border-radius:999px} .btn{padding:10px 14px;border-radius:12px;font-weight:700;cursor:pointer;display:inline-flex;align-items:center;gap:10px;background:linear-gradient(135deg,var(--accent),var(--accent-2));color:#081018} .ghost{background:transparent;border:1px solid rgba(124,156,255,.25);color:var(--text)} .card{background:var(--panel);border:1px solid rgba(124,156,255,.15);border-radius:18px;padding:18px;box-shadow:var(--shadow)} h3{text-transform:uppercase;font-size:18px;color:var(--muted);letter-spacing:1.4px;margin-bottom:14px} .grid{display:grid;grid-template-columns:repeat(12,1fr);gap:16px} .col6{grid-column:span 6} .col4{grid-column:span 4} .row{grid-column:span 12} .item{display:flex;gap:14px} .dot{width:10px;height:10px;background:var(--accent);border-radius:50%;margin-top:10px} .tag{background:rgba(124,156,255,.12);border:1px solid rgba(124,156,255,.2);padding:6px 10px;border-radius:999px;font-size:12px} @media(max-width:860px){.col6,.col4{grid-column:span 12}} </style> </head> <body> <div class="container"> <header class="nav"> <div style="display:flex;align-items:center;gap:12px"> <div style="width:42px;height:42px;border-radius:50%;background:linear-gradient(135deg,var(--accent),var(--accent-2));"></div> <h1>Devesh Hiteshbhai Jani</h1> </div> <div class="links"> <a class="chip" href="#arch">Architecture</a> <a class="chip" href="#dv">Design & Verification</a> <a class="chip" href="#experience">Experience</a> <a class="chip" href="#skills">Skills</a> <button id="theme" class="btn ghost">ðŸŒ™</button> </div> </header> <!-- HERO --> <section class="hero card" style="margin-bottom:32px"> <h2>Hi, Iâ€™m Devesh â€” I design and verify efficient hardware and software systems.</h2> <p style="color:var(--muted)">M.S. Computer Engineering @ NC State | Embedded Systems, Computer Architecture & Verification</p> <div style="display:flex;gap:10px;flex-wrap:wrap;margin-top:14px"> <a class="btn" href="ResumeDeveshJani.pdf" target="_blank">Download RÃ©sumÃ©</a> <a class="btn ghost" href="https://github.com/deveshjani612" target="_blank">GitHub</a> <a class="btn ghost" href="https://www.linkedin.com/in/deveshjani" target="_blank">LinkedIn</a> </div> </section> <!-- COMPUTER ARCHITECTURE SECTION --> <section id="arch"> <h3>Computer Architecture & Systems</h3> <div class="grid"> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Microarchitecture Reverse Engineering & Performance Analysis <span class="meta">Â· C</span></h4> <p>Reverse engineered cache, BTB, TLB, and ROB behavior using timingâ€‘based sideâ€‘channel microbenchmarks; analyzed performance differences across page sizes and AMX vs CPU/GPU execution.</p> <div class="tags"><span class="tag">Microarchitecture</span><span class="tag">Security</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Superscalar Pipeline Simulator <span class="meta">Â· C++</span></h4> <p>Implemented an outâ€‘ofâ€‘order superscalar processor using Tomasuloâ€™s algorithm with ROB, reservation stations, register renaming, and speculative execution; characterized IPC across pipeline width, ROB depth, and RS size.</p> <div class="tags"><span class="tag">RISCâ€‘V</span><span class="tag">C++</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Branch Predictor Simulator <span class="meta">Â· C++</span></h4> <p>Designed and evaluated bimodal, gshare, and hybrid predictors; implemented chooser tables for dynamic selection based on branch behavior.</p> <div class="tags"><span class="tag">Branch Prediction</span><span class="tag">C++</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Cache & Memory Hierarchy Simulator <span class="meta">Â· C++</span></h4> <p>Developed L1/L2 cache simulator supporting WB/WA, LRU, and prefetching; evaluated SPEC benchmark performance under varying cache configurations.</p> <div class="tags"><span class="tag">Cache</span><span class="tag">Simulation</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>GPGPUâ€‘Sim Performance & Functional Analysis <span class="meta">Â· CUDA, C++</span></h4> <p>Modified functional simulator instruction semantics; instrumented divergence and memory access counters; analyzed GPU architectural behavior and bottlenecks.</p> <div class="tags"><span class="tag">CUDA</span><span class="tag">GPU</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Demandâ€‘Paged Virtual Memory in Xinu <span class="meta">Â· C</span></h4> <p>Implemented xmmap/xmunmap, private virtual heaps, SC/Aging replacement, and pageâ€‘fault ISR handling; optimized TLB behavior and backingâ€‘store mappings.</p> <div class="tags"><span class="tag">OS</span><span class="tag">Paging</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Process Scheduling in Xinu <span class="meta">Â· C</span></h4> <p>Implemented starvationâ€‘free exponential scheduler and Linux 2.2 epoch scheduler; modified proc table, ready queue logic, and randomness utilities.</p> <div class="tags"><span class="tag">Scheduling</span><span class="tag">OS</span></div> </div></div></div> </div> </section> <!-- DESIGN & VERIFICATION SECTION --> <section id="dv" style="margin-top:40px"> <h3>Digital Design & Verification</h3> <div class="grid"> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>RISCâ€‘V Vector Processing Unit (VPU) RTL <span class="meta">Â· Verilog</span></h4> <p>Designed multiâ€‘lane vector register file (VRF), lane sequencer, and writeback stage based on RVV 1.0; implemented conflict detection, dualâ€‘read banking, and highâ€‘throughput datapaths.</p> <div class="tags"><span class="tag">RTL</span><span class="tag">RISCâ€‘V</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Custom SIMDâ€‘based GPGPU Architecture <span class="meta">Â· Architecture + RTL</span></h4> <p>Led intern team designing a warpâ€‘scheduled SIMD architecture with hierarchical memory, integrated into a RISCâ€‘V SoC via TLC interconnect.</p> <div class="tags"><span class="tag">GPU</span><span class="tag">Architecture</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>LC3 Microprocessor Verification (UVMF) <span class="meta">Â· SystemVerilog</span></h4> <p>Developed UVMFâ€‘based testbench including agents, monitors, scoreboards, and functional coverage models.</p> <div class="tags"><span class="tag">UVM</span><span class="tag">SystemVerilog</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>IÂ²C Multiâ€‘Bus Controller Verification <span class="meta">Â· SystemVerilog</span></h4> <p>Built layered testbench with drivers, predictors, protocol checks, and random/directed tests to validate multiâ€‘bus controller behavior.</p> <div class="tags"><span class="tag">I2C</span><span class="tag">Verification</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>FIR Filter on FPGA (ISRO) <span class="meta">Â· Verilog, ProASIC3</span></h4> <p>Implemented 32â€‘tap Boxcar FIR filter with SRAM buffering; validated against MATLAB golden model within Â±1 LSB; achieved 98% functional coverage.</p> <div class="tags"><span class="tag">FPGA</span><span class="tag">Filters</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>Scaled Dotâ€‘Product Selfâ€‘Attention Hardware <span class="meta">Â· Verilog</span></h4> <p>Implemented Q/K/V matmul datapaths for Transformer attention; synthesized to ~9k area, 2752 cycles at 11.2 ns period.</p> <div class="tags"><span class="tag">Transformers</span><span class="tag">Digital Design</span></div> </div></div></div> <div class="card col6"><div class="item"><span class="dot"></span><div> <h4>DDRâ€‘SDRAM with Burst & ECC <span class="meta">Â· Verilog</span></h4> <p>Designed DDR command sequencing FSM, burst support (4/8/16), and ECC datapath for SED/DED; validated timing and protocol correctness in ModelSim.</p> <div class="tags"><span class="tag">DDR</span><span class="tag">ECC</span></div> </div></div></div> </div> </section> <!-- EXPERIENCE --> <section id="experience" style="margin-top:40px"> <h3>Experience</h3> <div class="grid"> <div class="card row"><div class="item"><span class="dot"></span><div> <h4>SoC Design Intern â€” Western Semiconductor <span class="meta">Â· Tempe, AZ Â· Mayâ€“Aug 2025</span></h4> <p>Designed RTL for a RISCâ€‘V vector register file, lane sequencer, and writeback logic; built C++ simulation testbench for waveform verification.</p> </div></div></div> <div class="card row"><div class="item"><span class="dot"></span><div> <h4>Research Intern â€” ISRO <span class="meta">Â· Ahmedabad, IN Â· Dec 2023â€“May 2024</span></h4> <p>Developed Boxcar FIR filter firmware on FPGA; verified against MATLAB model; debugged realâ€‘time firmware and drivers.</p> </div></div></div> </div> </section> <!-- SKILLS --> <section id="skills" style="margin-top:40px"> <h3>Skills</h3> <div class="grid"> <div class="card col4"><h4>Languages</h4><p>C, C++, Python, Rust, SystemVerilog, Verilog</p></div> <div class="card col4"><h4>Tools</h4><p>CUDA, OpenCL, Docker, Vivado, GPGPUâ€‘Sim, ModelSim</p></div> <div class="card col4"><h4>Protocols</h4><p>IÂ²C, SPI, UART, CAN</p></div> </div> </section> </div> <script> const root=document.documentElement; const saved=localStorage.getItem('theme'); if(saved==='light') root.classList.add('light'); const btn=document.getElementById('theme'); function updateIcon(){ btn.textContent=root.classList.contains('light')?'ðŸŒ™':'â˜€ï¸'; } updateIcon(); btn.onclick=()=>{ root.classList.toggle('light'); localStorage.setItem('theme',root.classList.contains('light')?'light':'dark'); updateIcon(); }; </script> </body> </html>
