INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIR_CORE
WARNING: [VRFC 10-3248] data object 'i' is already declared [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:129]
WARNING: [VRFC 10-9364] second declaration of 'i' is ignored [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/FIR_CORE.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_INTERACE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/bram/bram11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram11
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/lab3_fir_filter/lab3_fir_filter.srcs/sources_1/new/fifo_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_WRAPPER_SYNC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/rtl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
WARNING: [VRFC 10-3380] identifier 'error_coef' is used before its declaration [/home/ubuntu/Desktop/EESM6000C/eesm6000c_ronald/lab3/fir/tb/fir_tb.v:189]
