// Seed: 240883382
module module_0 #(
    parameter id_12 = 32'd51,
    parameter id_14 = 32'd0,
    parameter id_16 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  reg id_6, id_7, id_8, id_9, id_10, id_11, _id_12, id_13, _id_14;
  wire id_15;
  wire _id_16;
  logic [id_14 : id_12] module_0;
  localparam id_17 = 1;
  logic [7:0] id_18;
  id_19 :
  assert property (@(posedge id_18[1 : 1]) -1)
  else;
  assign id_15 = id_13;
  initial id_10 = id_7;
  wire [id_16 : 1] id_20;
endmodule
module module_1 #(
    parameter id_0 = 32'd98,
    parameter id_4 = 32'd90
) (
    output tri1 _id_0
);
  logic [id_0 : 1] id_2;
  wire  [  -1 : 1] id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3
  );
  logic _id_4;
  ;
  wire id_5 = id_3;
  wire [id_4 : -1] id_6;
endmodule
