# MY_MIPS_CPU
Some Verilog file about a double-launching pipeline MIPS cpu.

todo:
[]implement axi
[*]implement double debug interface
[]cacahe
[]cp0
