// Seed: 4134257838
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_5 = id_3, id_6, id_7;
  assign id_7 = 1;
  assign id_7 = id_7;
  assign id_2 = id_5;
  tri1 id_8;
  assign id_2 = id_6;
  id_9(
      1
  ); id_10(
      (1), id_10 == id_9, 1'b0, 1
  );
  always id_8 = id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0(
      id_1, id_1, id_1, id_2
  );
endmodule
