# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/2be0/hdl/verilog" \
"../../../../project_1.srcs/sources_1/new/test_1.v" \
"../../../../project_1.srcs/sim_1/new/test_1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
