
*** Running vivado
    with args -log audioTop.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source audioTop.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source audioTop.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1001.949 ; gain = 117.625
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top audioTop -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.dcp' for cell 'mb_block_i/axi_gpio_button'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1.dcp' for cell 'mb_block_i/axi_gpio_freq'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.dcp' for cell 'mb_block_i/axi_gpio_switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.dcp' for cell 'mb_block_i/axi_gpio_vol'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.dcp' for cell 'mb_block_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.dcp' for cell 'mb_block_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.dcp' for cell 'mb_block_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.dcp' for cell 'mb_block_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.dcp' for cell 'mb_block_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.dcp' for cell 'mb_block_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_xbar_0/mb_block_xbar_0.dcp' for cell 'mb_block_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_0/mb_block_dlmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_dlmb_v10_0/mb_block_dlmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_0/mb_block_ilmb_bram_if_cntlr_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_ilmb_v10_0/mb_block_ilmb_v10_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_lmb_bram_0/mb_block_lmb_bram_0.dcp' for cell 'mb_block_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.376 . Memory (MB): peak = 1509.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 483 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, mb_block_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: clk_100MHz 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mb_block_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/mb_block_microblaze_0_0.xdc] for cell 'mb_block_i/microblaze_0/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_board.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2126.570 ; gain = 484.941
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.xdc] for cell 'mb_block_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_0/mb_block_rst_clk_wiz_1_100M_0.xdc] for cell 'mb_block_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0_board.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_uartlite_0_0/mb_block_axi_uartlite_0_0.xdc] for cell 'mb_block_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0_board.xdc] for cell 'mb_block_i/axi_gpio_switches/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/axi_gpio_switches/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_0/mb_block_axi_gpio_1_0.xdc] for cell 'mb_block_i/axi_gpio_switches/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/axi_gpio_button/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0_board.xdc] for cell 'mb_block_i/axi_gpio_button/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/axi_gpio_button/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_2_0/mb_block_axi_gpio_2_0.xdc] for cell 'mb_block_i/axi_gpio_button/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/axi_gpio_vol/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0_board.xdc] for cell 'mb_block_i/axi_gpio_vol/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/axi_gpio_vol/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_0_0/mb_block_axi_gpio_0_0.xdc] for cell 'mb_block_i/axi_gpio_vol/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1_board.xdc] for cell 'mb_block_i/axi_gpio_freq/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1_board.xdc] for cell 'mb_block_i/axi_gpio_freq/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1.xdc] for cell 'mb_block_i/axi_gpio_freq/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_axi_gpio_1_1/mb_block_axi_gpio_1_1.xdc] for cell 'mb_block_i/axi_gpio_freq/U0'
Parsing XDC File [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc]
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rtl_txd'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ble_uart_rtl_rxd'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_RTS'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BLE_UART_CTS'. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.srcs/constrs_1/imports/new/generalPinMappings.xdc]
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_axi_intc_0/mb_block_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mb_block_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_mdm_1_0/mb_block_mdm_1_0.xdc] for cell 'mb_block_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'audioTop'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.gen/sources_1/bd/mb_block/ip/mb_block_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2126.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

29 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2126.570 ; gain = 1063.289
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2126.570 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 120d9ccc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.602 . Memory (MB): peak = 2145.449 ; gain = 18.879

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter pwm_sine_wave/slow_counter[0]_i_2 into driver instance pwm_sine_wave/index[4]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1482b08c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 2476.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 167 cells and removed 244 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1281d741c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.628 . Memory (MB): peak = 2476.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 28 cells and removed 82 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11967830a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.868 . Memory (MB): peak = 2476.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 76 cells
INFO: [Opt 31-1021] In phase Sweep, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_100MHz_IBUF_BUFG_inst to drive 81 load(s) on clock net clk_100MHz_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 115d8b9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.348 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 115d8b9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 115d8b9a0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.348 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             167  |             244  |                                             19  |
|  Constant propagation         |              28  |              82  |                                              1  |
|  Sweep                        |               0  |              76  |                                              3  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2476.348 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 56211106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2476.348 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 56211106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2562.461 ; gain = 0.000
Ending Power Optimization Task | Checksum: 56211106

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.461 ; gain = 86.113

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 56211106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2562.461 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2562.461 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 56211106

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2562.461 ; gain = 435.891
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audioTop_drc_opted.rpt -pb audioTop_drc_opted.pb -rpx audioTop_drc_opted.rpx
Command: report_drc -file audioTop_drc_opted.rpt -pb audioTop_drc_opted.pb -rpx audioTop_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 23e133ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2562.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b3d86bb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 26915dd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 26915dd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 26915dd83

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 27598537e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 24cf7ab68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 24cf7ab68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1dcfa6a3f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 215 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 90 nets or LUTs. Breaked 0 LUT, combined 90 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2562.461 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             90  |                    90  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             90  |                    90  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1e9dfe111

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1cc3ab15b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1cc3ab15b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c662a4d2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a5056819

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168db623d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ac601fdd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b46dece4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 17ab607d0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f28f9063

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c13cb682

Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22cd11cb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22cd11cb9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11bde30df

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-65.293 | TNS=-1891.762 |
Phase 1 Physical Synthesis Initialization | Checksum: dfdb2580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.552 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: b703b311

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.602 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11bde30df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-64.006. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11452e181

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 11452e181

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11452e181

Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11452e181

Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 11452e181

Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2562.461 ; gain = 0.000

Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 137274511

Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000
Ending Placer Task | Checksum: 10034df87

Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.834 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file audioTop_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file audioTop_utilization_placed.rpt -pb audioTop_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file audioTop_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2562.461 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 1.05s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2562.461 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.006 | TNS=-1881.859 |
Phase 1 Physical Synthesis Initialization | Checksum: 95086bcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.607 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.006 | TNS=-1881.859 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 95086bcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.626 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-64.006 | TNS=-1881.859 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKR_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL0_carry_i_1_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL0_carry_i_1_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL0_carry_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.957 | TNS=-1881.810 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__140_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.850 | TNS=-1881.703 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__140_carry__1_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.833 | TNS=-1881.686 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__107_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.760 | TNS=-1881.613 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__107_carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.719 | TNS=-1881.572 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_5_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__2_i_5_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.643 | TNS=-1881.496 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__107_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.639 | TNS=-1881.492 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__3_i_8_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.624 | TNS=-1881.477 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_4_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__3_i_4_comp_2.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.589 | TNS=-1881.442 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_4_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL2_carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.581 | TNS=-1881.434 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL2_carry__2_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.571 | TNS=-1881.424 |
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL1__107_carry_i_1_n_0.  Re-placed instance pwm_sine_wave/SPKL1__107_carry_i_1
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__107_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.535 | TNS=-1881.388 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_7_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__1_i_7_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.522 | TNS=-1881.375 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_9_n_0.  Re-placed instance pwm_sine_wave/SPKL1__51_carry__1_i_9
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.481 | TNS=-1881.334 |
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_1_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__1_i_1_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.457 | TNS=-1881.310 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.448 | TNS=-1880.968 |
INFO: [Physopt 32-81] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.446 | TNS=-1880.892 |
INFO: [Physopt 32-702] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKR_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.398 | TNS=-1880.844 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.397 | TNS=-1880.843 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.397 | TNS=-1880.843 |
Phase 3 Critical Path Optimization | Checksum: 162cb606a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2562.461 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.397 | TNS=-1880.843 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKR_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__3_i_8_comp_1.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.392 | TNS=-1880.838 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__107_carry_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.379 | TNS=-1880.825 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__107_carry_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.375 | TNS=-1880.821 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_4_n_0. Critical path length was reduced through logic transformation on cell pwm_sine_wave/SPKL1__51_carry__2_i_4_comp.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__1_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.374 | TNS=-1880.820 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.374 | TNS=-1880.820 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__132_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__131_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__115_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__111_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__110_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__109_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__107_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__105_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__102_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__99_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__95_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__77_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__76_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__75_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__74_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__70_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__69_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__67_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__66_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__57_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__56_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__55_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__51_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__29_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKR_OBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/clk_wiz_1/inst/clk_out1_mb_block_clk_wiz_1_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL0_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.369 | TNS=-1880.815 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__140_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry__0_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__107_carry_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__2_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net pwm_sine_wave/p_0_out[0].  Re-placed instance pwm_sine_wave/g0_b0
INFO: [Physopt 32-735] Processed net pwm_sine_wave/p_0_out[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.338 | TNS=-1880.784 |
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1__51_carry__3_i_4_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL1_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL2_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/SPKL3__0_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_out[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/sel[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index1_carry__2_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index2_carry__5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__130_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__89_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__129_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__128_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__126_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__125_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__124_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__122_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__86_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_3__119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__83_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_4__82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3__134[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/index3_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pwm_sine_wave/p_0_in_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mb_block_i/axi_gpio_freq/U0/gpio_core_1/gpio_io_o[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-63.338 | TNS=-1880.784 |
Phase 4 Critical Path Optimization | Checksum: cba65a8b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2562.461 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-63.338 | TNS=-1880.784 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.668  |          1.075  |            3  |              0  |                    26  |           0  |           2  |  00:00:13  |
|  Total          |          0.668  |          1.075  |            3  |              0  |                    26  |           0  |           3  |  00:00:13  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2562.461 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 25ee2d54b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
794 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.809 . Memory (MB): peak = 2562.461 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cc83caf3 ConstDB: 0 ShapeSum: f3079c6e RouteDB: 0
Post Restoration Checksum: NetGraph: 3624cf9f NumContArr: 36565d62 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 6c7b2d01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2595.898 ; gain = 33.438

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6c7b2d01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2601.926 ; gain = 39.465

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6c7b2d01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 2601.926 ; gain = 39.465
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 144b92e98

Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 2611.992 ; gain = 49.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-61.237| TNS=-1809.611| WHS=-0.724 | THS=-72.827|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4361
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4361
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d64b5875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 2621.277 ; gain = 58.816

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d64b5875

Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 2621.277 ; gain = 58.816
Phase 3 Initial Routing | Checksum: 1ea053c93

Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 2633.023 ; gain = 70.562
INFO: [Route 35-580] Design has 38 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===============================+===============================+======================================+
| Launch Setup Clock            | Launch Hold Clock             | Pin                                  |
+===============================+===============================+======================================+
| clk_out1_mb_block_clk_wiz_1_0 | clk_out1_mb_block_clk_wiz_1_0 | pwm_sine_wave/SPKL_reg/D             |
| clk_out1_mb_block_clk_wiz_1_0 | clk_out1_mb_block_clk_wiz_1_0 | pwm_sine_wave/slow_counter_reg[29]/R |
| clk_out1_mb_block_clk_wiz_1_0 | clk_out1_mb_block_clk_wiz_1_0 | pwm_sine_wave/slow_counter_reg[30]/R |
| clk_out1_mb_block_clk_wiz_1_0 | clk_out1_mb_block_clk_wiz_1_0 | pwm_sine_wave/slow_counter_reg[31]/R |
| clk_out1_mb_block_clk_wiz_1_0 | clk_out1_mb_block_clk_wiz_1_0 | pwm_sine_wave/slow_counter_reg[28]/R |
+-------------------------------+-------------------------------+--------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 864
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.463| TNS=-1945.056| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f84bf1d3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-69.295| TNS=-2047.262| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16c7174f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2633.023 ; gain = 70.562
Phase 4 Rip-up And Reroute | Checksum: 16c7174f7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e672a54d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2633.023 ; gain = 70.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.463| TNS=-1945.056| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 169df2366

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 169df2366

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2633.023 ; gain = 70.562
Phase 5 Delay and Skew Optimization | Checksum: 169df2366

Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1abb64cf3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2633.023 ; gain = 70.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-66.463| TNS=-1945.056| WHS=0.071  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1abb64cf3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2633.023 ; gain = 70.562
Phase 6 Post Hold Fix | Checksum: 1abb64cf3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.16734 %
  Global Horizontal Routing Utilization  = 2.16957 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 60.2941%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17d90bd36

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17d90bd36

Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11b1ae253

Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2633.023 ; gain = 70.562

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-66.463| TNS=-1945.056| WHS=0.071  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11b1ae253

Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2633.023 ; gain = 70.562
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 2633.023 ; gain = 70.562

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
813 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 2633.023 ; gain = 70.562
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.865 . Memory (MB): peak = 2646.777 ; gain = 13.754
INFO: [Common 17-1381] The checkpoint 'C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file audioTop_drc_routed.rpt -pb audioTop_drc_routed.pb -rpx audioTop_drc_routed.rpx
Command: report_drc -file audioTop_drc_routed.rpt -pb audioTop_drc_routed.pb -rpx audioTop_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file audioTop_methodology_drc_routed.rpt -pb audioTop_methodology_drc_routed.pb -rpx audioTop_methodology_drc_routed.rpx
Command: report_methodology -file audioTop_methodology_drc_routed.rpt -pb audioTop_methodology_drc_routed.pb -rpx audioTop_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/rohan/Downloads/Personal_FPGA_Projects/audio_synth/audio_synth.runs/impl_1/audioTop_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file audioTop_power_routed.rpt -pb audioTop_power_summary_routed.pb -rpx audioTop_power_routed.rpx
Command: report_power -file audioTop_power_routed.rpt -pb audioTop_power_summary_routed.pb -rpx audioTop_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
825 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file audioTop_route_status.rpt -pb audioTop_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file audioTop_timing_summary_routed.rpt -pb audioTop_timing_summary_routed.pb -rpx audioTop_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file audioTop_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file audioTop_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file audioTop_bus_skew_routed.rpt -pb audioTop_bus_skew_routed.pb -rpx audioTop_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force audioTop.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./audioTop.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 3117.188 ; gain = 462.570
INFO: [Common 17-206] Exiting Vivado at Thu Nov 28 16:20:09 2024...
