0.7
2020.2
May 22 2024
19:03:11
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.srcs/sim_1/new/SLT_tb.v,1730153260,verilog,,,,SLT_tb,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.srcs/sources_1/new/J_Shift.v,1730404641,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.srcs/sources_1/new/J_concat.v,,J_Shift,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.srcs/sources_1/new/J_concat.v,1730404799,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/Memory.v,,J_concat,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.srcs/sources_1/new/J_mux.v,1730414322,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/Memory.v,,J_mux,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/sim/tb_cpu.v,1730428536,verilog,,,,tb_cpu,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/ALU.v,1730429641,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/ALU_control.v,,ALU,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/ALU_control.v,1730153182,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/Adder.v,,ALU_control,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/Adder.v,1521234532,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/InstrMem.v,,Adder,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/InstrMem.v,1521234556,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Lab6_vivado/Lab6_vivado.srcs/sources_1/new/J_Shift.v,,InstrMem,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/Memory.v,1521234560,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/PC.v,,Memory,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/PC.v,1521234574,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/control.v,,PC,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/control.v,1730407538,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/cpu.v,,control,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/cpu.v,1730430182,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/mux.v,,cpu,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/mux.v,1521234564,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/nbit_register_file.v,,mux,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/nbit_register_file.v,1521234570,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/shift_left_2.v,,nbit_register_file,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/shift_left_2.v,1521234580,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/sign_extend.v,,shift_left_2,,,,,,,,
C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/src/sign_extend.v,1521234584,verilog,,C:/Users/amaya/Documents/GitHub/EC413_Lab5/Modules/sim/tb_cpu.v,,sign_extend,,,,,,,,
