timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_3683112_X1_Y1_1676996573_1676996573 PMOS_S_3683112_X1_Y1_1676996573_1676996573_0 -1 0 516 0 1 1512
use NMOS_S_65043269_X1_Y1_1676996572_1676996573 NMOS_S_65043269_X1_Y1_1676996572_1676996573_0 -1 0 516 0 -1 1512
node "m1_312_1400#" 1 187.929 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_405_571#" 483 958.752 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1400#" "li_405_571#" 22.6859
cap "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" 200.526
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/w_0_0#" "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" 18.7641
cap "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" 13.4376
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/w_0_0#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" 3.35981
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" 26.9419
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/w_0_0#" "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" 30.5211
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/w_0_0#" 7.8182
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" 1.1722
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/w_0_0#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" 332.819
cap "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" 6.20924
cap "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" 44.7185
merge "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_147_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/VSUBS" "VSUBS"
merge "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_200_252#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" -643.732 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_200_252#" "li_405_571#"
merge "NMOS_S_65043269_X1_Y1_1676996572_1676996573_0/a_230_462#" "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" -205.411 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_3683112_X1_Y1_1676996573_1676996573_0/a_230_462#" "m1_312_1400#"
