--------------- Build Started: 05/05/2021 00:16:34 Project: SmartBoy, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Roi\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\bachelor_work\program\Goal\SmartBoy.cydsn\SmartBoy.cyprj -d CY8C4248LQI-BL583 -s D:\bachelor_work\program\Goal\SmartBoy.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC. The actual sample rate (150000 SPS) differs from the desired sample rate (166666 SPS) due to the clock configuration in the DWR.
 * D:\bachelor_work\program\Goal\SmartBoy.cydsn\TopDesign\TopDesign.cysch (Instance:ADC)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 05/05/2021 00:16:47 ---------------
