# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/xorg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch
# -- Compiling architecture mixed of fetch
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_N
# -- Compiling architecture structural of adder_N
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder
# -- Compiling architecture structural of Adder
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 14:53:15 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_fetch
# -- Compiling architecture arch of tb_fetch
# End time: 14:53:15 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch -voptargs=+acc
# vsim work.tb_fetch -voptargs="+acc" 
# Start time: 14:53:35 on Mar 25,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading work.tb_fetch(arch)#1
# Loading work.fetch(mixed)#1
# Loading work.adder_n(structural)#1
# Loading work.adder(structural)#1
# Loading work.xorg2(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
add wave -position insertpoint  \
sim:/tb_fetch/gCLK_HPER \
sim:/tb_fetch/iCLK \
sim:/tb_fetch/s_Rst \
sim:/tb_fetch/s_RstVal \
sim:/tb_fetch/s_Addr \
sim:/tb_fetch/s_SignExtendImm \
sim:/tb_fetch/s_Branch \
sim:/tb_fetch/s_ALUZero \
sim:/tb_fetch/s_Jump \
sim:/tb_fetch/s_irs \
sim:/tb_fetch/s_PC \
sim:/tb_fetch/s_PCPlus4 \
sim:/tb_fetch/cCLK_PER
run 800
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#       Signal: /tb_fetch/DUT0/s_newPC @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:40)
#       Signal: /tb_fetch/DUT0/s_PCplusImm @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:52)
#       Signal: /tb_fetch/DUT0/s_PCPlus4 @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:42)
#       Signal: /tb_fetch/DUT0/s_PCPlus4 @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:42)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/s_PCPlus4 @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:42)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/g_adder1/carry @ sub-iteration 0 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/adder_N.vhd:37)
#       Signal: /tb_fetch/DUT0/s_mux1Out @ sub-iteration 0 at Value unknown (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER1/s_1 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:49)
#       Signal: /tb_fetch/s_PCPlus4 @ sub-iteration 0 at Value unknown (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd:58)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER1/s_1 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:49)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(1)/ADDERI/s_1 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:49)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(2)/ADDERI/s_2 @ sub-iteration 0 at Value X (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:50)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(2)/ADDERI/s_1 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:49)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(4)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(8)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(12)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(16)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(20)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(24)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(28)/ADDERI/s_3 @ sub-iteration 0 at Value Z (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:51)
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(28)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(24)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(20)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(16)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(12)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(8)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(4)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(2)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(2)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(2)/ADDERI/g_Or/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:77
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(1)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(1)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER1/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER1/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER1/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER1/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/line__88 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd:62
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(29)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(29)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(25)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(25)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(21)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(21)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(17)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(17)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(13)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(13)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(9)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(9)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(5)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(5)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER2(2)/ADDERI/g_Xor1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:55
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER2(2)/ADDERI/g_And1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:60
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(3)/ADDERI/g_Xor2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:66
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER2(3)/ADDERI/g_And2/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:71
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER2(1)/ADDERI/g_Xor1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:55
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER2(1)/ADDERI/g_And1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:60
#   Active process: /tb_fetch/DUT0/line__68 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd:62
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER1/g_Xor1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:55
#   Active process: /tb_fetch/DUT0/g_adder2/G_NBit_ADDER1/g_And1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:60
#   Active process: /tb_fetch/DUT0/line__84 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd:62
#   Active process: /tb_fetch/DUT0/line__55 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd:62
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER1/g_Xor1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:55
#   Active process: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER1/g_And1/line__34 @ sub-iteration 1
#     Source: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:60
#       Signal: /tb_fetch/DUT0/g_adder1/G_NBit_ADDER1/s_1 @ sub-iteration 2 at Value 0 (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/Adder.vhd:49)
#       Signal: /tb_fetch/DUT0/s_mux1Out @ sub-iteration 2 at Value unknown (/home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/fetch.vhd:51)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 0 ns.
run 400
# ** Error (suppressible): (vsim-3601) Iteration limit 10000000 reached at time 0 ns.
vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 15:01:08 on Mar 25,2024
# vcom -reportprogress 300 -work work /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity tb_fetch
# -- Compiling architecture arch of tb_fetch
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(27): near "/": (vcom-1576) expecting ':'.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(89): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(89): (vcom-1590) Bad expression in left operand of infix expression '*'.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(89): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(97): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(97): (vcom-1590) Bad expression in left operand of infix expression '*'.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(97): Type error resolving infix expression "*" as type std.STANDARD.TIME.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(107): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(107): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(117): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(117): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(123): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(123): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(131): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(131): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(136): (vcom-1136) Unknown identifier "gCLK_PER".
# ** Error: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(136): Type error resolving infix expression "/" as type std.STANDARD.TIME.
# ** Note: /home/egriesma/cpre381/Project1/Single-Cycle-MIPS-Processor/Single-Cycle-MIPS-Processor/src/fetch/tb_fetch.vhd(142): VHDL Compiler exiting
# End time: 15:01:08 on Mar 25,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
