Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Graehme\Documents\College\EECS 392\IK_Repo\vhdl\Quartus\FK Test\unsaved.qsys" --block-symbol-file --output-directory="C:\Users\Graehme\Documents\College\EECS 392\IK_Repo\vhdl\Quartus\FK Test\unsaved" --family="Cyclone V" --part=5CSEBA6U23I7DK
Progress: Loading FK Test/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: unsaved.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: unsaved.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: unsaved.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Graehme\Documents\College\EECS 392\IK_Repo\vhdl\Quartus\FK Test\unsaved.qsys" --synthesis=VERILOG --output-directory="C:\Users\Graehme\Documents\College\EECS 392\IK_Repo\vhdl\Quartus\FK Test\unsaved\synthesis" --family="Cyclone V" --part=5CSEBA6U23I7DK
Progress: Loading FK Test/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 17.1]
Progress: Parameterizing module hps_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: unsaved.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: unsaved.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: unsaved.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "unsaved" instantiated altera_hps "hps_0"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: unsaved: Done "unsaved" with 5 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
