**Name** YASH GOYAL

**Company** CODTECH IT SOLUTIONS

**ID** CT8VLSI1162

**DOMAIN** VLSI

**Duration** June to August 2024

**OBJECTIVE -**

The objective of the project is to develop digital cicuits such as logic gates , adders , multiplexer using verilog within VLSI software.
The design will be similutaed to validate with their functionality , and simulation results will be analyzed using the waveform viewer in the VLSI software to ensure accurate operation.

**KEY ACTIVITIES -**


