

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Sat Dec 28 21:58:59 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8709|  8709|  8709|  8709|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  8708|  8708|       311|          -|          -|    28|    no    |
        | + Loop 1.1  |   308|   308|        11|          -|          -|    28|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      7|       -|      -|    -|
|Expression       |        -|      -|       0|    443|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    158|    -|
|Register         |        -|      -|     522|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      7|     522|    601|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------------------+---------------------------------+-----------+
    |               Instance              |              Module             | Expression|
    +-------------------------------------+---------------------------------+-----------+
    |network_mul_mul_16s_12ns_28_1_1_U8   |network_mul_mul_16s_12ns_28_1_1  |  i0 * i1  |
    |network_mul_mul_16s_12ns_28_1_1_U11  |network_mul_mul_16s_12ns_28_1_1  |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U6    |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U7    |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U9    |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U10   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    |network_mul_mul_16s_15s_30_1_1_U12   |network_mul_mul_16s_15s_30_1_1   |  i0 * i1  |
    +-------------------------------------+---------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln103_1_fu_619_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_2_fu_478_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln103_3_fu_516_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_4_fu_522_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_5_fu_549_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln103_6_fu_603_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_7_fu_609_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_8_fu_615_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln103_fu_346_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln41_fu_325_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln47_1_fu_330_p2   |     +    |      0|  0|  13|          11|           1|
    |add_ln53_1_fu_367_p2   |     +    |      0|  0|  13|          11|           2|
    |add_ln60_1_fu_336_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln66_fu_388_p2     |     +    |      0|  0|  13|          11|           1|
    |add_ln72_fu_393_p2     |     +    |      0|  0|  13|          11|           2|
    |add_ln79_1_fu_341_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln79_fu_199_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln85_fu_440_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln91_fu_445_p2     |     +    |      0|  0|  14|          10|           2|
    |out_h_fu_193_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_311_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln41_fu_229_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln60_1_fu_430_p2   |     -    |      0|  0|  24|           1|          17|
    |sub_ln60_fu_257_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln79_fu_281_p2     |     -    |      0|  0|  14|          10|          10|
    |sub_ln85_fu_559_p2     |     -    |      0|  0|  24|           1|          17|
    |tmp10_fu_299_p2        |     -    |      0|  0|  13|          11|          11|
    |icmp_ln21_fu_187_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln22_fu_305_p2    |   icmp   |      0|  0|  11|           5|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 443|         305|         269|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  62|         15|    1|         15|
    |input_r_address0  |  33|          6|   14|         84|
    |input_r_address1  |  27|          5|   14|         70|
    |out_h_0_reg_154   |   9|          2|    5|         10|
    |out_w_0_reg_166   |   9|          2|    5|         10|
    |reg_177           |   9|          2|   16|         32|
    |reg_182           |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             | 158|         34|   71|        253|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln103_1_reg_888  |  16|   0|   16|          0|
    |add_ln103_2_reg_828  |  16|   0|   16|          0|
    |add_ln103_4_reg_853  |  16|   0|   16|          0|
    |add_ln103_5_reg_863  |  16|   0|   16|          0|
    |add_ln103_7_reg_883  |  16|   0|   16|          0|
    |add_ln103_reg_743    |  11|   0|   11|          0|
    |add_ln41_reg_718     |  11|   0|   11|          0|
    |add_ln47_1_reg_724   |  11|   0|   11|          0|
    |add_ln53_1_reg_758   |  11|   0|   11|          0|
    |add_ln60_1_reg_729   |  11|   0|   11|          0|
    |add_ln66_reg_773     |  11|   0|   11|          0|
    |add_ln72_reg_778     |  11|   0|   11|          0|
    |add_ln79_1_reg_736   |  10|   0|   10|          0|
    |add_ln79_reg_684     |   5|   0|    5|          0|
    |add_ln85_reg_813     |  10|   0|   10|          0|
    |add_ln91_reg_818     |  10|   0|   10|          0|
    |ap_CS_fsm            |  14|   0|   14|          0|
    |mul_ln41_reg_783     |  30|   0|   30|          0|
    |mul_ln47_reg_788     |  30|   0|   30|          0|
    |mul_ln53_reg_803     |  28|   0|   28|          0|
    |mul_ln66_reg_833     |  30|   0|   30|          0|
    |mul_ln72_reg_838     |  30|   0|   30|          0|
    |mul_ln79_reg_858     |  28|   0|   28|          0|
    |mul_ln91_reg_868     |  30|   0|   30|          0|
    |out_h_0_reg_154      |   5|   0|    5|          0|
    |out_h_reg_677        |   5|   0|    5|          0|
    |out_w_0_reg_166      |   5|   0|    5|          0|
    |out_w_reg_713        |   5|   0|    5|          0|
    |reg_177              |  16|   0|   16|          0|
    |reg_182              |  16|   0|   16|          0|
    |sub_ln41_reg_690     |  10|   0|   11|          1|
    |sub_ln60_reg_695     |  10|   0|   11|          1|
    |sub_ln79_reg_700     |   9|   0|   10|          1|
    |tmp10_reg_705        |   9|   0|   11|          2|
    |tmp_7_reg_823        |   3|   0|    3|          0|
    |tmp_8_reg_873        |  14|   0|   14|          0|
    |tmp_9_reg_878        |   3|   0|    3|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 522|   0|  527|          5|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

