<div align="center">
  <img width="1400" height="350" alt="image" src="https://github.com/user-attachments/assets/1a35d5f5-7ec8-441a-9384-285e9f1489a1" />
</div>

# Hi ğŸ‘‹, I'm HARI HEMANTH

<div align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&size=24&duration=3000&pause=1000&color=2F80ED&center=true&vCenter=true&width=600&lines=VLSI+Design+Engineer;Digital+Logic+Enthusiast;RTL+Design+%26+Verification;Verilog+%26+SystemVerilog+Developer" alt="Typing SVG" />
</div>

---

## ğŸš€ About Me

<div align="left">

- ğŸ“ Passionate **VLSI Design Engineer** with expertise in **RTL Design & Verification**
- ğŸ’¡ Specialized in **Digital Circuit Design**, **FPGA Development**, and **Hardware Description Languages**
- ğŸ”¬ Focused on creating efficient and optimized digital systems
- ğŸŒ± Currently expanding knowledge in **Advanced Verification Methodologies** and **Low-Power Design Techniques**

</div>

---

## ğŸ’¼ Current Work

<div align="left">

- ğŸ”­ Working on **VLSI Design Projects** involving complex digital architectures
- ğŸš€ Developing **100 Days of Verilog** challenge to master HDL fundamentals
- ğŸ“ Designing and verifying **RTL modules** for real-world applications
- ğŸ¯ Building expertise in **ASIC Design Flow** and **Synthesis Optimization**

</div>

---

## ğŸ“š Learning & Knowledge

<div align="left">

- ğŸŒ± Currently mastering **SystemVerilog**, **UVM Testbenches**, and **Formal Verification**
- ğŸ“– Exploring **Advanced Digital Design Patterns** and **FPGA Architecture**
- ğŸ”§ Learning **EDA Tools**: Cadence, Synopsys, Xilinx Vivado, ModelSim
- ğŸ’» Programming: **Verilog**, **SystemVerilog**, **Python**, **C**, **TCL Scripting**

</div>

---

## ğŸ“ Contact Information

<div align="left">

- ğŸ“« Reach me at: **23a95a0425@aec.edu.in**
- ğŸ‘¨â€ğŸ’» Portfolio: [https://sites.google.com/view/harihemanth04/home](https://sites.google.com/view/harihemanth04/home)
- ğŸ“„ Resume: [View My Experience](https://drive.google.com/file/d/11k_ACQpoWl0eIWyWH5U0sGCouJuVW1TA/view?usp=sharing)

</div>

---

## âš¡ Fun Fact

<div align="center">
  <em>I enjoy turning digital logic concepts into creative waveform art using Verilog HDL â€” blending technology and creativity on a single simulation screen!</em>
</div>

---

## ğŸŒ Connect with Me

<div align="center">

[![GitHub](https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white)](https://github.com/hemanthhari04)   [![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/harihemanth0406/)   [![Instagram](https://img.shields.io/badge/Instagram-E4405F?style=for-the-badge&logo=instagram&logoColor=white)](https://instagram.com/harisuresh254)   [![YouTube](https://img.shields.io/badge/YouTube-FF0000?style=for-the-badge&logo=youtube&logoColor=white)](https://www.youtube.com/@harihemanth04)   [![WhatsApp](https://img.shields.io/badge/WhatsApp-25D366?style=for-the-badge&logo=whatsapp&logoColor=white)](https://wa.me/9985745754)

</div>

---

# ğŸ“Š GitHub Analytics & Performance Metrics

<div align="center">

## ğŸ“ˆ Contribution Activity Overview

<p align="center">
  <em>Comprehensive visualization of my GitHub contributions and development activity</em>
</p>

<img src="https://github-readme-activity-graph.vercel.app/graph?username=hemanthhari04&theme=react-dark&hide_border=true&area=true" alt="GitHub Activity Graph" width="95%" />

---

## ğŸ“… Annual Contribution Calendar

<p align="center">
  <em>Year-over-year contribution patterns demonstrating consistent engagement</em>
</p>

<img src="https://ghchart.rshah.org/2F80ED/hemanthhari04" alt="GitHub Contribution Calendar" width="85%" />

---

## ğŸ† GitHub Statistics Dashboard

<p align="center">
  <em>Comprehensive metrics showcasing repository performance and coding patterns</em>
</p>

<table>
  <tr>
    <td align="center">
      <img src="https://github-readme-stats.vercel.app/api?username=hemanthhari04&show_icons=true&theme=tokyonight&hide_border=true&include_all_commits=true&count_private=true" alt="GitHub Statistics" width="100%" />
    </td>
    <td align="center">
      <img src="https://github-readme-streak-stats.herokuapp.com/?user=hemanthhari04&theme=tokyonight&hide_border=true" alt="GitHub Streak Statistics" width="100%" />
    </td>
  </tr>
</table>

---

## ğŸ“Š Dynamic Language Usage Distribution

<p align="center">
  <em>Real-time analysis of programming languages utilized across all repositories</em>
</p>

<img src="https://github-readme-stats.vercel.app/api/top-langs?username=hemanthhari04&show_icons=true&locale=en&layout=compact&theme=tokyonight&hide_border=true&langs_count=8" alt="Most Used Languages" width="50%" />

### ğŸ”§ Technical Skills Breakdown

<div align="center">

![Verilog](https://img.shields.io/badge/Verilog-45%25-blue?style=flat-square&logo=v&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-25%25-purple?style=flat-square&logo=v&logoColor=white)
![Python](https://img.shields.io/badge/Python-15%25-yellow?style=flat-square&logo=python&logoColor=white)
![C](https://img.shields.io/badge/C-10%25-green?style=flat-square&logo=c&logoColor=white)
![TCL](https://img.shields.io/badge/TCL-5%25-red?style=flat-square&logo=tcl&logoColor=white)

</div>

---

## ğŸ¯ Repository Performance Analysis

<p align="center">
  <em>Top repositories ranked by engagement metrics and technical significance</em>
</p>

<div align="center">

<a href="https://github.com/hemanthhari04/100-days-verilog">
  <img src="https://github-readme-stats.vercel.app/api/pin/?username=hemanthhari04&repo=100-days-verilog&theme=tokyonight&hide_border=true" alt="100 Days Verilog Repository" />
</a>

### ğŸ“Œ Featured Projects Pie Chart Distribution

```mermaid
pie title Repository Engagement by Category
    "VLSI Design" : 45
    "RTL Verification" : 30
    "FPGA Projects" : 15
    "Learning Resources" : 10
```

</div>

---

## ğŸ… GitHub Achievements & Trophies

<p align="center">
  <em>Recognition and milestones earned through consistent contributions</em>
</p>

<div align="center">

<img src="https://github-profile-trophy.vercel.app/?username=hemanthhari04&theme=tokyonight&no-frame=true&no-bg=true&row=1&column=7" alt="GitHub Trophies" width="95%" />

</div>

---

## ğŸ“‰ Detailed Commit Analytics

<p align="center">
  <em>Temporal distribution of development activity and code contribution patterns</em>
</p>

<img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=hemanthhari04&theme=tokyonight" alt="Profile Details" width="95%" />

<table>
  <tr>
    <td align="center">
      <img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=hemanthhari04&theme=tokyonight" alt="Repos per Language" width="100%" />
    </td>
    <td align="center">
      <img src="https://github-profile-summary-cards.vercel.app/api/cards/most-commit-language?username=hemanthhari04&theme=tokyonight" alt="Most Commit Language" width="100%" />
    </td>
  </tr>
  <tr>
    <td align="center">
      <img src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=hemanthhari04&theme=tokyonight" alt="Stats" width="100%" />
    </td>
    <td align="center">
      <img src="https://github-profile-summary-cards.vercel.app/api/cards/productive-time?username=hemanthhari04&theme=tokyonight" alt="Productive Time" width="100%" />
    </td>
  </tr>
</table>

</div>

---

<div align="center">

### ğŸ¯ *"Design is more than logic â€” it's creativity on silicon!"*

**Thank you for visiting my profile! ğŸ˜Š**

![Profile Views](https://komarev.com/ghpvc/?username=hemanthhari04&color=2F80ED&style=flat-square&label=Profile+Views)

</div>
