# vsim tb -do "tb.do" -quiet -c -t 1ns 
# Start time: 18:25:10 on May 29,2018
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 10.5 Feb 12 2016 Linux 3.10.0-693.11.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb.do
# ** Warning: (vsim-8315) ./rtl_src/tas.sv(85): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /tb/tas_0
# ** Warning: (vsim-8315) ./rtl_src/tas.sv(224): No condition is true in the unique/priority if/case statement.
#    Time: 0 ns  Iteration: 0  Instance: /tb/tas_0
# sending: a5
# sending: 3a
# sending: 55
# sending: 43
# sending: 3c
# sending: a5
# sending: 0a
# sending: 14
# sending: 1e
# sending: 28
# write to RAM:: address: 7ff  data:  67 
# 
# sending: a5
# sending: 02
# sending: 04
# write to RAM:: address: 7fe  data:  25 
# 
# sending: 06
# sending: 08
# sending: c3
# sending: 0a
# sending: 0c
# sending: 0e
# write to RAM:: address: 7fd  data:   5 
# 
# sending: 10
# sending: a5
# sending: 12
# write to RAM:: address: 7fc  data:  13 
# 
# sending: 14
# sending: 16
# sending: 18
# sending: c3
# sending: 1a
# sending: 1c
# write to RAM:: address: 7fb  data:  21 
# 
# sending: 1e
# sending: 1f
# write to RAM:: address: 7fa  data:  28 
# 
# sending: a5
# sending: 7f
# sending: 7f
# sending: 7f
# sending: 7f
# sending: a5
# sending: 22
# write to RAM:: address: 7f9  data: 127 
# 
# sending: 24
# sending: 26
# sending: 28
# sending: c3
# sending: 2a
# sending: 2c
# write to RAM:: address: 7f8  data:  37 
# 
# sending: 2e
# sending: 30
# write to RAM:: address: 7f7  data:  45 
# 
# sending: a5
# sending: 02
# sending: 04
# sending: 06
# sending: 08
# sending: 83
# sending: a5
# sending: c3
# sending: a5
# write to RAM:: address: 7f6  data:   5 
# 
# sending: c3
# sending: a5
# sending: 12
# sending: 14
# sending: 16
# sending: 18
# sending: c1
# sending: a5
# sending: a5
# write to RAM:: address: 7f5  data:  21 
# 
# sending: c3
# sending: c3
# sending: a1
# sending: a5
# sending: c3
# sending: c3
# sending: a5
# sending: a5
# sending: 22
# sending: 24
# sending: 26
# sending: 28
# sending: c6
# sending: c3
# sending: a5
# write to RAM:: address: 7f4  data:  37 
# 
# sending: 46
# sending: 48
# sending: c2
# sending: a5
# sending: c3
# sending: a5
# sending: c3
# DONE TESTBENCH
# End time: 18:25:12 on May 29,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 2
