// Seed: 614793800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  id_10(
      .id_0({id_6, 1}), .id_1(1), .id_2(1), .id_3(id_7), .id_4()
  );
  wor  id_11 = 1;
  wire id_12;
  wire id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4;
  tri0 id_5;
  always_ff @(posedge id_5 or 1'b0) if (1) id_3 <= id_4 - 1;
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_1,
      id_4,
      id_5,
      id_5
  );
endmodule
