// Seed: 2580815289
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wire id_5#(
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(-1),
        .id_12(~1),
        .id_13(1)
    ),
    output uwire id_6
);
  logic [-1 : -1 'h0] id_14;
  assign id_0 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wor  id_0,
    inout tri0 id_1
);
  wire id_3;
  assign id_3 = id_0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
