// Seed: 2776117775
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  tri   id_4,
    output wor   id_5,
    input  wor   id_6
);
  uwire id_8 = id_4;
  assign module_1.type_9 = 0;
  wire id_9;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input tri0 id_5
);
  supply0 id_7 = 1 < 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_5,
      id_3,
      id_5
  );
endmodule
