// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 214
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > conv_out_0_V_address0;
    sc_out< sc_logic > conv_out_0_V_ce0;
    sc_in< sc_lv<14> > conv_out_0_V_q0;
    sc_out< sc_lv<8> > conv_out_0_V_address1;
    sc_out< sc_logic > conv_out_0_V_ce1;
    sc_in< sc_lv<14> > conv_out_0_V_q1;
    sc_out< sc_lv<8> > conv_out_1_V_address0;
    sc_out< sc_logic > conv_out_1_V_ce0;
    sc_in< sc_lv<14> > conv_out_1_V_q0;
    sc_out< sc_lv<8> > conv_out_1_V_address1;
    sc_out< sc_logic > conv_out_1_V_ce1;
    sc_in< sc_lv<14> > conv_out_1_V_q1;
    sc_out< sc_lv<8> > conv_out_2_V_address0;
    sc_out< sc_logic > conv_out_2_V_ce0;
    sc_in< sc_lv<14> > conv_out_2_V_q0;
    sc_out< sc_lv<8> > conv_out_2_V_address1;
    sc_out< sc_logic > conv_out_2_V_ce1;
    sc_in< sc_lv<14> > conv_out_2_V_q1;
    sc_out< sc_lv<8> > conv_out_3_V_address0;
    sc_out< sc_logic > conv_out_3_V_ce0;
    sc_in< sc_lv<14> > conv_out_3_V_q0;
    sc_out< sc_lv<8> > conv_out_3_V_address1;
    sc_out< sc_logic > conv_out_3_V_ce1;
    sc_in< sc_lv<14> > conv_out_3_V_q1;
    sc_out< sc_lv<8> > conv_out_4_V_address0;
    sc_out< sc_logic > conv_out_4_V_ce0;
    sc_in< sc_lv<14> > conv_out_4_V_q0;
    sc_out< sc_lv<8> > conv_out_4_V_address1;
    sc_out< sc_logic > conv_out_4_V_ce1;
    sc_in< sc_lv<14> > conv_out_4_V_q1;
    sc_out< sc_lv<8> > conv_out_5_V_address0;
    sc_out< sc_logic > conv_out_5_V_ce0;
    sc_in< sc_lv<14> > conv_out_5_V_q0;
    sc_out< sc_lv<8> > conv_out_5_V_address1;
    sc_out< sc_logic > conv_out_5_V_ce1;
    sc_in< sc_lv<14> > conv_out_5_V_q1;
    sc_out< sc_lv<8> > conv_out_6_V_address0;
    sc_out< sc_logic > conv_out_6_V_ce0;
    sc_in< sc_lv<14> > conv_out_6_V_q0;
    sc_out< sc_lv<8> > conv_out_6_V_address1;
    sc_out< sc_logic > conv_out_6_V_ce1;
    sc_in< sc_lv<14> > conv_out_6_V_q1;
    sc_out< sc_lv<8> > conv_out_7_V_address0;
    sc_out< sc_logic > conv_out_7_V_ce0;
    sc_in< sc_lv<14> > conv_out_7_V_q0;
    sc_out< sc_lv<8> > conv_out_7_V_address1;
    sc_out< sc_logic > conv_out_7_V_ce1;
    sc_in< sc_lv<14> > conv_out_7_V_q1;
    sc_out< sc_lv<8> > conv_out_8_V_address0;
    sc_out< sc_logic > conv_out_8_V_ce0;
    sc_in< sc_lv<14> > conv_out_8_V_q0;
    sc_out< sc_lv<8> > conv_out_8_V_address1;
    sc_out< sc_logic > conv_out_8_V_ce1;
    sc_in< sc_lv<14> > conv_out_8_V_q1;
    sc_out< sc_lv<8> > conv_out_9_V_address0;
    sc_out< sc_logic > conv_out_9_V_ce0;
    sc_in< sc_lv<14> > conv_out_9_V_q0;
    sc_out< sc_lv<8> > conv_out_9_V_address1;
    sc_out< sc_logic > conv_out_9_V_ce1;
    sc_in< sc_lv<14> > conv_out_9_V_q1;
    sc_out< sc_lv<8> > conv_out_10_V_address0;
    sc_out< sc_logic > conv_out_10_V_ce0;
    sc_in< sc_lv<14> > conv_out_10_V_q0;
    sc_out< sc_lv<8> > conv_out_10_V_address1;
    sc_out< sc_logic > conv_out_10_V_ce1;
    sc_in< sc_lv<14> > conv_out_10_V_q1;
    sc_out< sc_lv<8> > conv_out_11_V_address0;
    sc_out< sc_logic > conv_out_11_V_ce0;
    sc_in< sc_lv<14> > conv_out_11_V_q0;
    sc_out< sc_lv<8> > conv_out_11_V_address1;
    sc_out< sc_logic > conv_out_11_V_ce1;
    sc_in< sc_lv<14> > conv_out_11_V_q1;
    sc_out< sc_lv<8> > conv_out_12_V_address0;
    sc_out< sc_logic > conv_out_12_V_ce0;
    sc_in< sc_lv<14> > conv_out_12_V_q0;
    sc_out< sc_lv<8> > conv_out_12_V_address1;
    sc_out< sc_logic > conv_out_12_V_ce1;
    sc_in< sc_lv<14> > conv_out_12_V_q1;
    sc_out< sc_lv<8> > conv_out_13_V_address0;
    sc_out< sc_logic > conv_out_13_V_ce0;
    sc_in< sc_lv<14> > conv_out_13_V_q0;
    sc_out< sc_lv<8> > conv_out_13_V_address1;
    sc_out< sc_logic > conv_out_13_V_ce1;
    sc_in< sc_lv<14> > conv_out_13_V_q1;
    sc_out< sc_lv<8> > conv_out_14_V_address0;
    sc_out< sc_logic > conv_out_14_V_ce0;
    sc_in< sc_lv<14> > conv_out_14_V_q0;
    sc_out< sc_lv<8> > conv_out_14_V_address1;
    sc_out< sc_logic > conv_out_14_V_ce1;
    sc_in< sc_lv<14> > conv_out_14_V_q1;
    sc_out< sc_lv<8> > conv_out_15_V_address0;
    sc_out< sc_logic > conv_out_15_V_ce0;
    sc_in< sc_lv<14> > conv_out_15_V_q0;
    sc_out< sc_lv<8> > conv_out_15_V_address1;
    sc_out< sc_logic > conv_out_15_V_ce1;
    sc_in< sc_lv<14> > conv_out_15_V_q1;
    sc_out< sc_lv<8> > conv_out_16_V_address0;
    sc_out< sc_logic > conv_out_16_V_ce0;
    sc_in< sc_lv<14> > conv_out_16_V_q0;
    sc_out< sc_lv<8> > conv_out_16_V_address1;
    sc_out< sc_logic > conv_out_16_V_ce1;
    sc_in< sc_lv<14> > conv_out_16_V_q1;
    sc_out< sc_lv<8> > conv_out_17_V_address0;
    sc_out< sc_logic > conv_out_17_V_ce0;
    sc_in< sc_lv<14> > conv_out_17_V_q0;
    sc_out< sc_lv<8> > conv_out_17_V_address1;
    sc_out< sc_logic > conv_out_17_V_ce1;
    sc_in< sc_lv<14> > conv_out_17_V_q1;
    sc_out< sc_lv<8> > conv_out_18_V_address0;
    sc_out< sc_logic > conv_out_18_V_ce0;
    sc_in< sc_lv<14> > conv_out_18_V_q0;
    sc_out< sc_lv<8> > conv_out_18_V_address1;
    sc_out< sc_logic > conv_out_18_V_ce1;
    sc_in< sc_lv<14> > conv_out_18_V_q1;
    sc_out< sc_lv<8> > conv_out_19_V_address0;
    sc_out< sc_logic > conv_out_19_V_ce0;
    sc_in< sc_lv<14> > conv_out_19_V_q0;
    sc_out< sc_lv<8> > conv_out_19_V_address1;
    sc_out< sc_logic > conv_out_19_V_ce1;
    sc_in< sc_lv<14> > conv_out_19_V_q1;
    sc_out< sc_lv<8> > conv_out_20_V_address0;
    sc_out< sc_logic > conv_out_20_V_ce0;
    sc_in< sc_lv<14> > conv_out_20_V_q0;
    sc_out< sc_lv<8> > conv_out_20_V_address1;
    sc_out< sc_logic > conv_out_20_V_ce1;
    sc_in< sc_lv<14> > conv_out_20_V_q1;
    sc_out< sc_lv<8> > conv_out_21_V_address0;
    sc_out< sc_logic > conv_out_21_V_ce0;
    sc_in< sc_lv<14> > conv_out_21_V_q0;
    sc_out< sc_lv<8> > conv_out_21_V_address1;
    sc_out< sc_logic > conv_out_21_V_ce1;
    sc_in< sc_lv<14> > conv_out_21_V_q1;
    sc_out< sc_lv<8> > conv_out_22_V_address0;
    sc_out< sc_logic > conv_out_22_V_ce0;
    sc_in< sc_lv<14> > conv_out_22_V_q0;
    sc_out< sc_lv<8> > conv_out_22_V_address1;
    sc_out< sc_logic > conv_out_22_V_ce1;
    sc_in< sc_lv<14> > conv_out_22_V_q1;
    sc_out< sc_lv<8> > conv_out_23_V_address0;
    sc_out< sc_logic > conv_out_23_V_ce0;
    sc_in< sc_lv<14> > conv_out_23_V_q0;
    sc_out< sc_lv<8> > conv_out_23_V_address1;
    sc_out< sc_logic > conv_out_23_V_ce1;
    sc_in< sc_lv<14> > conv_out_23_V_q1;
    sc_out< sc_lv<8> > conv_out_24_V_address0;
    sc_out< sc_logic > conv_out_24_V_ce0;
    sc_in< sc_lv<14> > conv_out_24_V_q0;
    sc_out< sc_lv<8> > conv_out_24_V_address1;
    sc_out< sc_logic > conv_out_24_V_ce1;
    sc_in< sc_lv<14> > conv_out_24_V_q1;
    sc_out< sc_lv<8> > conv_out_25_V_address0;
    sc_out< sc_logic > conv_out_25_V_ce0;
    sc_in< sc_lv<14> > conv_out_25_V_q0;
    sc_out< sc_lv<8> > conv_out_25_V_address1;
    sc_out< sc_logic > conv_out_25_V_ce1;
    sc_in< sc_lv<14> > conv_out_25_V_q1;
    sc_out< sc_lv<7> > max_pool_out_0_V_address0;
    sc_out< sc_logic > max_pool_out_0_V_ce0;
    sc_out< sc_logic > max_pool_out_0_V_we0;
    sc_out< sc_lv<14> > max_pool_out_0_V_d0;
    sc_out< sc_lv<7> > max_pool_out_1_V_address0;
    sc_out< sc_logic > max_pool_out_1_V_ce0;
    sc_out< sc_logic > max_pool_out_1_V_we0;
    sc_out< sc_lv<14> > max_pool_out_1_V_d0;
    sc_out< sc_lv<7> > max_pool_out_2_V_address0;
    sc_out< sc_logic > max_pool_out_2_V_ce0;
    sc_out< sc_logic > max_pool_out_2_V_we0;
    sc_out< sc_lv<14> > max_pool_out_2_V_d0;
    sc_out< sc_lv<7> > max_pool_out_3_V_address0;
    sc_out< sc_logic > max_pool_out_3_V_ce0;
    sc_out< sc_logic > max_pool_out_3_V_we0;
    sc_out< sc_lv<14> > max_pool_out_3_V_d0;
    sc_out< sc_lv<7> > max_pool_out_4_V_address0;
    sc_out< sc_logic > max_pool_out_4_V_ce0;
    sc_out< sc_logic > max_pool_out_4_V_we0;
    sc_out< sc_lv<14> > max_pool_out_4_V_d0;
    sc_out< sc_lv<7> > max_pool_out_5_V_address0;
    sc_out< sc_logic > max_pool_out_5_V_ce0;
    sc_out< sc_logic > max_pool_out_5_V_we0;
    sc_out< sc_lv<14> > max_pool_out_5_V_d0;
    sc_out< sc_lv<7> > max_pool_out_6_V_address0;
    sc_out< sc_logic > max_pool_out_6_V_ce0;
    sc_out< sc_logic > max_pool_out_6_V_we0;
    sc_out< sc_lv<14> > max_pool_out_6_V_d0;
    sc_out< sc_lv<7> > max_pool_out_7_V_address0;
    sc_out< sc_logic > max_pool_out_7_V_ce0;
    sc_out< sc_logic > max_pool_out_7_V_we0;
    sc_out< sc_lv<14> > max_pool_out_7_V_d0;
    sc_out< sc_lv<7> > max_pool_out_8_V_address0;
    sc_out< sc_logic > max_pool_out_8_V_ce0;
    sc_out< sc_logic > max_pool_out_8_V_we0;
    sc_out< sc_lv<14> > max_pool_out_8_V_d0;
    sc_out< sc_lv<7> > max_pool_out_9_V_address0;
    sc_out< sc_logic > max_pool_out_9_V_ce0;
    sc_out< sc_logic > max_pool_out_9_V_we0;
    sc_out< sc_lv<14> > max_pool_out_9_V_d0;
    sc_out< sc_lv<7> > max_pool_out_10_V_address0;
    sc_out< sc_logic > max_pool_out_10_V_ce0;
    sc_out< sc_logic > max_pool_out_10_V_we0;
    sc_out< sc_lv<14> > max_pool_out_10_V_d0;
    sc_out< sc_lv<7> > max_pool_out_11_V_address0;
    sc_out< sc_logic > max_pool_out_11_V_ce0;
    sc_out< sc_logic > max_pool_out_11_V_we0;
    sc_out< sc_lv<14> > max_pool_out_11_V_d0;
    sc_out< sc_lv<7> > max_pool_out_12_V_address0;
    sc_out< sc_logic > max_pool_out_12_V_ce0;
    sc_out< sc_logic > max_pool_out_12_V_we0;
    sc_out< sc_lv<14> > max_pool_out_12_V_d0;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<7> > indvar_flatten_reg_961;
    sc_signal< sc_lv<3> > f_0_reg_972;
    sc_signal< sc_lv<4> > r_0_reg_983;
    sc_signal< sc_lv<1> > icmp_ln10_fu_994_p2;
    sc_signal< sc_lv<1> > icmp_ln10_reg_2053;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln10_reg_2053_pp0_iter1_reg;
    sc_signal< sc_lv<7> > add_ln10_fu_1000_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln29_52_fu_1018_p3;
    sc_signal< sc_lv<4> > select_ln29_52_reg_2062;
    sc_signal< sc_lv<3> > select_ln29_53_fu_1026_p3;
    sc_signal< sc_lv<3> > select_ln29_53_reg_2068;
    sc_signal< sc_lv<9> > zext_ln14_fu_1034_p1;
    sc_signal< sc_lv<9> > zext_ln14_reg_2074;
    sc_signal< sc_lv<64> > sext_ln1494_fu_1074_p1;
    sc_signal< sc_lv<64> > sext_ln1494_reg_2079;
    sc_signal< sc_lv<4> > r_fu_1091_p2;
    sc_signal< sc_lv<8> > add_ln203_fu_1128_p2;
    sc_signal< sc_lv<8> > add_ln203_reg_2166;
    sc_signal< sc_lv<13> > select_ln29_fu_1144_p3;
    sc_signal< sc_lv<13> > select_ln29_reg_2236;
    sc_signal< sc_lv<13> > select_ln29_4_fu_1233_p3;
    sc_signal< sc_lv<13> > select_ln29_4_reg_2371;
    sc_signal< sc_lv<13> > select_ln29_8_fu_1251_p3;
    sc_signal< sc_lv<13> > select_ln29_8_reg_2376;
    sc_signal< sc_lv<13> > select_ln29_12_fu_1269_p3;
    sc_signal< sc_lv<13> > select_ln29_12_reg_2381;
    sc_signal< sc_lv<13> > select_ln29_16_fu_1287_p3;
    sc_signal< sc_lv<13> > select_ln29_16_reg_2386;
    sc_signal< sc_lv<13> > select_ln29_20_fu_1305_p3;
    sc_signal< sc_lv<13> > select_ln29_20_reg_2391;
    sc_signal< sc_lv<13> > select_ln29_24_fu_1323_p3;
    sc_signal< sc_lv<13> > select_ln29_24_reg_2396;
    sc_signal< sc_lv<13> > select_ln29_28_fu_1341_p3;
    sc_signal< sc_lv<13> > select_ln29_28_reg_2401;
    sc_signal< sc_lv<13> > select_ln29_32_fu_1359_p3;
    sc_signal< sc_lv<13> > select_ln29_32_reg_2406;
    sc_signal< sc_lv<13> > select_ln29_36_fu_1377_p3;
    sc_signal< sc_lv<13> > select_ln29_36_reg_2411;
    sc_signal< sc_lv<13> > select_ln29_40_fu_1395_p3;
    sc_signal< sc_lv<13> > select_ln29_40_reg_2416;
    sc_signal< sc_lv<13> > select_ln29_44_fu_1413_p3;
    sc_signal< sc_lv<13> > select_ln29_44_reg_2421;
    sc_signal< sc_lv<13> > select_ln29_48_fu_1431_p3;
    sc_signal< sc_lv<13> > select_ln29_48_reg_2426;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<3> > ap_phi_mux_f_0_phi_fu_976_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > sext_ln1494_1_fu_1193_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1439_p1;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1012_p2;
    sc_signal< sc_lv<3> > f_fu_1006_p2;
    sc_signal< sc_lv<8> > tmp_s_fu_1038_p3;
    sc_signal< sc_lv<6> > tmp_1_fu_1050_p3;
    sc_signal< sc_lv<9> > zext_ln1494_fu_1046_p1;
    sc_signal< sc_lv<9> > zext_ln1494_3_fu_1058_p1;
    sc_signal< sc_lv<9> > sub_ln1494_fu_1062_p2;
    sc_signal< sc_lv<9> > add_ln1494_fu_1068_p2;
    sc_signal< sc_lv<7> > tmp_fu_1107_p3;
    sc_signal< sc_lv<5> > shl_ln_fu_1100_p3;
    sc_signal< sc_lv<8> > zext_ln203_fu_1114_p1;
    sc_signal< sc_lv<8> > zext_ln203_4_fu_1118_p1;
    sc_signal< sc_lv<8> > zext_ln14_1_fu_1097_p1;
    sc_signal< sc_lv<8> > sub_ln203_fu_1122_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_fu_1138_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_fu_1134_p1;
    sc_signal< sc_lv<5> > or_ln26_fu_1152_p2;
    sc_signal< sc_lv<8> > tmp_2_fu_1158_p3;
    sc_signal< sc_lv<6> > tmp_3_fu_1170_p3;
    sc_signal< sc_lv<9> > zext_ln1494_4_fu_1166_p1;
    sc_signal< sc_lv<9> > zext_ln1494_5_fu_1178_p1;
    sc_signal< sc_lv<9> > sub_ln1494_1_fu_1182_p2;
    sc_signal< sc_lv<9> > add_ln1494_2_fu_1188_p2;
    sc_signal< sc_lv<1> > icmp_ln1494_4_fu_1227_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_1_fu_1223_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_8_fu_1245_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_2_fu_1241_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_12_fu_1263_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_3_fu_1259_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_16_fu_1281_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_4_fu_1277_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_20_fu_1299_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_5_fu_1295_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_24_fu_1317_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_6_fu_1313_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_28_fu_1335_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_7_fu_1331_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_32_fu_1353_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_8_fu_1349_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_36_fu_1371_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_9_fu_1367_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_40_fu_1389_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_10_fu_1385_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_44_fu_1407_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_11_fu_1403_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_48_fu_1425_p2;
    sc_signal< sc_lv<13> > trunc_ln1494_12_fu_1421_p1;
    sc_signal< sc_lv<14> > zext_ln29_fu_1455_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_1_fu_1458_p2;
    sc_signal< sc_lv<14> > select_ln29_1_fu_1464_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_2_fu_1472_p2;
    sc_signal< sc_lv<14> > select_ln29_2_fu_1478_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_3_fu_1486_p2;
    sc_signal< sc_lv<14> > zext_ln29_1_fu_1501_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_5_fu_1504_p2;
    sc_signal< sc_lv<14> > select_ln29_5_fu_1510_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_6_fu_1518_p2;
    sc_signal< sc_lv<14> > select_ln29_6_fu_1524_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_7_fu_1532_p2;
    sc_signal< sc_lv<14> > zext_ln29_2_fu_1547_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_9_fu_1550_p2;
    sc_signal< sc_lv<14> > select_ln29_9_fu_1556_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_10_fu_1564_p2;
    sc_signal< sc_lv<14> > select_ln29_10_fu_1570_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_11_fu_1578_p2;
    sc_signal< sc_lv<14> > zext_ln29_3_fu_1593_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_13_fu_1596_p2;
    sc_signal< sc_lv<14> > select_ln29_13_fu_1602_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_14_fu_1610_p2;
    sc_signal< sc_lv<14> > select_ln29_14_fu_1616_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_15_fu_1624_p2;
    sc_signal< sc_lv<14> > zext_ln29_4_fu_1639_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_17_fu_1642_p2;
    sc_signal< sc_lv<14> > select_ln29_17_fu_1648_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_18_fu_1656_p2;
    sc_signal< sc_lv<14> > select_ln29_18_fu_1662_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_19_fu_1670_p2;
    sc_signal< sc_lv<14> > zext_ln29_5_fu_1685_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_21_fu_1688_p2;
    sc_signal< sc_lv<14> > select_ln29_21_fu_1694_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_22_fu_1702_p2;
    sc_signal< sc_lv<14> > select_ln29_22_fu_1708_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_23_fu_1716_p2;
    sc_signal< sc_lv<14> > zext_ln29_6_fu_1731_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_25_fu_1734_p2;
    sc_signal< sc_lv<14> > select_ln29_25_fu_1740_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_26_fu_1748_p2;
    sc_signal< sc_lv<14> > select_ln29_26_fu_1754_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_27_fu_1762_p2;
    sc_signal< sc_lv<14> > zext_ln29_7_fu_1777_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_29_fu_1780_p2;
    sc_signal< sc_lv<14> > select_ln29_29_fu_1786_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_30_fu_1794_p2;
    sc_signal< sc_lv<14> > select_ln29_30_fu_1800_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_31_fu_1808_p2;
    sc_signal< sc_lv<14> > zext_ln29_8_fu_1823_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_33_fu_1826_p2;
    sc_signal< sc_lv<14> > select_ln29_33_fu_1832_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_34_fu_1840_p2;
    sc_signal< sc_lv<14> > select_ln29_34_fu_1846_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_35_fu_1854_p2;
    sc_signal< sc_lv<14> > zext_ln29_9_fu_1869_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_37_fu_1872_p2;
    sc_signal< sc_lv<14> > select_ln29_37_fu_1878_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_38_fu_1886_p2;
    sc_signal< sc_lv<14> > select_ln29_38_fu_1892_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_39_fu_1900_p2;
    sc_signal< sc_lv<14> > zext_ln29_10_fu_1915_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_41_fu_1918_p2;
    sc_signal< sc_lv<14> > select_ln29_41_fu_1924_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_42_fu_1932_p2;
    sc_signal< sc_lv<14> > select_ln29_42_fu_1938_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_43_fu_1946_p2;
    sc_signal< sc_lv<14> > zext_ln29_11_fu_1961_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_45_fu_1964_p2;
    sc_signal< sc_lv<14> > select_ln29_45_fu_1970_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_46_fu_1978_p2;
    sc_signal< sc_lv<14> > select_ln29_46_fu_1984_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_47_fu_1992_p2;
    sc_signal< sc_lv<14> > zext_ln29_12_fu_2007_p1;
    sc_signal< sc_lv<1> > icmp_ln1494_49_fu_2010_p2;
    sc_signal< sc_lv<14> > select_ln29_49_fu_2016_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_50_fu_2024_p2;
    sc_signal< sc_lv<14> > select_ln29_50_fu_2030_p3;
    sc_signal< sc_lv<1> > icmp_ln1494_51_fu_2038_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<4> ap_const_lv4_D;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln10_fu_1000_p2();
    void thread_add_ln1494_2_fu_1188_p2();
    void thread_add_ln1494_fu_1068_p2();
    void thread_add_ln203_fu_1128_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_f_0_phi_fu_976_p4();
    void thread_ap_ready();
    void thread_conv_out_0_V_address0();
    void thread_conv_out_0_V_address1();
    void thread_conv_out_0_V_ce0();
    void thread_conv_out_0_V_ce1();
    void thread_conv_out_10_V_address0();
    void thread_conv_out_10_V_address1();
    void thread_conv_out_10_V_ce0();
    void thread_conv_out_10_V_ce1();
    void thread_conv_out_11_V_address0();
    void thread_conv_out_11_V_address1();
    void thread_conv_out_11_V_ce0();
    void thread_conv_out_11_V_ce1();
    void thread_conv_out_12_V_address0();
    void thread_conv_out_12_V_address1();
    void thread_conv_out_12_V_ce0();
    void thread_conv_out_12_V_ce1();
    void thread_conv_out_13_V_address0();
    void thread_conv_out_13_V_address1();
    void thread_conv_out_13_V_ce0();
    void thread_conv_out_13_V_ce1();
    void thread_conv_out_14_V_address0();
    void thread_conv_out_14_V_address1();
    void thread_conv_out_14_V_ce0();
    void thread_conv_out_14_V_ce1();
    void thread_conv_out_15_V_address0();
    void thread_conv_out_15_V_address1();
    void thread_conv_out_15_V_ce0();
    void thread_conv_out_15_V_ce1();
    void thread_conv_out_16_V_address0();
    void thread_conv_out_16_V_address1();
    void thread_conv_out_16_V_ce0();
    void thread_conv_out_16_V_ce1();
    void thread_conv_out_17_V_address0();
    void thread_conv_out_17_V_address1();
    void thread_conv_out_17_V_ce0();
    void thread_conv_out_17_V_ce1();
    void thread_conv_out_18_V_address0();
    void thread_conv_out_18_V_address1();
    void thread_conv_out_18_V_ce0();
    void thread_conv_out_18_V_ce1();
    void thread_conv_out_19_V_address0();
    void thread_conv_out_19_V_address1();
    void thread_conv_out_19_V_ce0();
    void thread_conv_out_19_V_ce1();
    void thread_conv_out_1_V_address0();
    void thread_conv_out_1_V_address1();
    void thread_conv_out_1_V_ce0();
    void thread_conv_out_1_V_ce1();
    void thread_conv_out_20_V_address0();
    void thread_conv_out_20_V_address1();
    void thread_conv_out_20_V_ce0();
    void thread_conv_out_20_V_ce1();
    void thread_conv_out_21_V_address0();
    void thread_conv_out_21_V_address1();
    void thread_conv_out_21_V_ce0();
    void thread_conv_out_21_V_ce1();
    void thread_conv_out_22_V_address0();
    void thread_conv_out_22_V_address1();
    void thread_conv_out_22_V_ce0();
    void thread_conv_out_22_V_ce1();
    void thread_conv_out_23_V_address0();
    void thread_conv_out_23_V_address1();
    void thread_conv_out_23_V_ce0();
    void thread_conv_out_23_V_ce1();
    void thread_conv_out_24_V_address0();
    void thread_conv_out_24_V_address1();
    void thread_conv_out_24_V_ce0();
    void thread_conv_out_24_V_ce1();
    void thread_conv_out_25_V_address0();
    void thread_conv_out_25_V_address1();
    void thread_conv_out_25_V_ce0();
    void thread_conv_out_25_V_ce1();
    void thread_conv_out_2_V_address0();
    void thread_conv_out_2_V_address1();
    void thread_conv_out_2_V_ce0();
    void thread_conv_out_2_V_ce1();
    void thread_conv_out_3_V_address0();
    void thread_conv_out_3_V_address1();
    void thread_conv_out_3_V_ce0();
    void thread_conv_out_3_V_ce1();
    void thread_conv_out_4_V_address0();
    void thread_conv_out_4_V_address1();
    void thread_conv_out_4_V_ce0();
    void thread_conv_out_4_V_ce1();
    void thread_conv_out_5_V_address0();
    void thread_conv_out_5_V_address1();
    void thread_conv_out_5_V_ce0();
    void thread_conv_out_5_V_ce1();
    void thread_conv_out_6_V_address0();
    void thread_conv_out_6_V_address1();
    void thread_conv_out_6_V_ce0();
    void thread_conv_out_6_V_ce1();
    void thread_conv_out_7_V_address0();
    void thread_conv_out_7_V_address1();
    void thread_conv_out_7_V_ce0();
    void thread_conv_out_7_V_ce1();
    void thread_conv_out_8_V_address0();
    void thread_conv_out_8_V_address1();
    void thread_conv_out_8_V_ce0();
    void thread_conv_out_8_V_ce1();
    void thread_conv_out_9_V_address0();
    void thread_conv_out_9_V_address1();
    void thread_conv_out_9_V_ce0();
    void thread_conv_out_9_V_ce1();
    void thread_f_fu_1006_p2();
    void thread_icmp_ln10_fu_994_p2();
    void thread_icmp_ln13_fu_1012_p2();
    void thread_icmp_ln1494_10_fu_1564_p2();
    void thread_icmp_ln1494_11_fu_1578_p2();
    void thread_icmp_ln1494_12_fu_1263_p2();
    void thread_icmp_ln1494_13_fu_1596_p2();
    void thread_icmp_ln1494_14_fu_1610_p2();
    void thread_icmp_ln1494_15_fu_1624_p2();
    void thread_icmp_ln1494_16_fu_1281_p2();
    void thread_icmp_ln1494_17_fu_1642_p2();
    void thread_icmp_ln1494_18_fu_1656_p2();
    void thread_icmp_ln1494_19_fu_1670_p2();
    void thread_icmp_ln1494_1_fu_1458_p2();
    void thread_icmp_ln1494_20_fu_1299_p2();
    void thread_icmp_ln1494_21_fu_1688_p2();
    void thread_icmp_ln1494_22_fu_1702_p2();
    void thread_icmp_ln1494_23_fu_1716_p2();
    void thread_icmp_ln1494_24_fu_1317_p2();
    void thread_icmp_ln1494_25_fu_1734_p2();
    void thread_icmp_ln1494_26_fu_1748_p2();
    void thread_icmp_ln1494_27_fu_1762_p2();
    void thread_icmp_ln1494_28_fu_1335_p2();
    void thread_icmp_ln1494_29_fu_1780_p2();
    void thread_icmp_ln1494_2_fu_1472_p2();
    void thread_icmp_ln1494_30_fu_1794_p2();
    void thread_icmp_ln1494_31_fu_1808_p2();
    void thread_icmp_ln1494_32_fu_1353_p2();
    void thread_icmp_ln1494_33_fu_1826_p2();
    void thread_icmp_ln1494_34_fu_1840_p2();
    void thread_icmp_ln1494_35_fu_1854_p2();
    void thread_icmp_ln1494_36_fu_1371_p2();
    void thread_icmp_ln1494_37_fu_1872_p2();
    void thread_icmp_ln1494_38_fu_1886_p2();
    void thread_icmp_ln1494_39_fu_1900_p2();
    void thread_icmp_ln1494_3_fu_1486_p2();
    void thread_icmp_ln1494_40_fu_1389_p2();
    void thread_icmp_ln1494_41_fu_1918_p2();
    void thread_icmp_ln1494_42_fu_1932_p2();
    void thread_icmp_ln1494_43_fu_1946_p2();
    void thread_icmp_ln1494_44_fu_1407_p2();
    void thread_icmp_ln1494_45_fu_1964_p2();
    void thread_icmp_ln1494_46_fu_1978_p2();
    void thread_icmp_ln1494_47_fu_1992_p2();
    void thread_icmp_ln1494_48_fu_1425_p2();
    void thread_icmp_ln1494_49_fu_2010_p2();
    void thread_icmp_ln1494_4_fu_1227_p2();
    void thread_icmp_ln1494_50_fu_2024_p2();
    void thread_icmp_ln1494_51_fu_2038_p2();
    void thread_icmp_ln1494_5_fu_1504_p2();
    void thread_icmp_ln1494_6_fu_1518_p2();
    void thread_icmp_ln1494_7_fu_1532_p2();
    void thread_icmp_ln1494_8_fu_1245_p2();
    void thread_icmp_ln1494_9_fu_1550_p2();
    void thread_icmp_ln1494_fu_1138_p2();
    void thread_max_pool_out_0_V_address0();
    void thread_max_pool_out_0_V_ce0();
    void thread_max_pool_out_0_V_d0();
    void thread_max_pool_out_0_V_we0();
    void thread_max_pool_out_10_V_address0();
    void thread_max_pool_out_10_V_ce0();
    void thread_max_pool_out_10_V_d0();
    void thread_max_pool_out_10_V_we0();
    void thread_max_pool_out_11_V_address0();
    void thread_max_pool_out_11_V_ce0();
    void thread_max_pool_out_11_V_d0();
    void thread_max_pool_out_11_V_we0();
    void thread_max_pool_out_12_V_address0();
    void thread_max_pool_out_12_V_ce0();
    void thread_max_pool_out_12_V_d0();
    void thread_max_pool_out_12_V_we0();
    void thread_max_pool_out_1_V_address0();
    void thread_max_pool_out_1_V_ce0();
    void thread_max_pool_out_1_V_d0();
    void thread_max_pool_out_1_V_we0();
    void thread_max_pool_out_2_V_address0();
    void thread_max_pool_out_2_V_ce0();
    void thread_max_pool_out_2_V_d0();
    void thread_max_pool_out_2_V_we0();
    void thread_max_pool_out_3_V_address0();
    void thread_max_pool_out_3_V_ce0();
    void thread_max_pool_out_3_V_d0();
    void thread_max_pool_out_3_V_we0();
    void thread_max_pool_out_4_V_address0();
    void thread_max_pool_out_4_V_ce0();
    void thread_max_pool_out_4_V_d0();
    void thread_max_pool_out_4_V_we0();
    void thread_max_pool_out_5_V_address0();
    void thread_max_pool_out_5_V_ce0();
    void thread_max_pool_out_5_V_d0();
    void thread_max_pool_out_5_V_we0();
    void thread_max_pool_out_6_V_address0();
    void thread_max_pool_out_6_V_ce0();
    void thread_max_pool_out_6_V_d0();
    void thread_max_pool_out_6_V_we0();
    void thread_max_pool_out_7_V_address0();
    void thread_max_pool_out_7_V_ce0();
    void thread_max_pool_out_7_V_d0();
    void thread_max_pool_out_7_V_we0();
    void thread_max_pool_out_8_V_address0();
    void thread_max_pool_out_8_V_ce0();
    void thread_max_pool_out_8_V_d0();
    void thread_max_pool_out_8_V_we0();
    void thread_max_pool_out_9_V_address0();
    void thread_max_pool_out_9_V_ce0();
    void thread_max_pool_out_9_V_d0();
    void thread_max_pool_out_9_V_we0();
    void thread_or_ln26_fu_1152_p2();
    void thread_r_fu_1091_p2();
    void thread_select_ln29_10_fu_1570_p3();
    void thread_select_ln29_12_fu_1269_p3();
    void thread_select_ln29_13_fu_1602_p3();
    void thread_select_ln29_14_fu_1616_p3();
    void thread_select_ln29_16_fu_1287_p3();
    void thread_select_ln29_17_fu_1648_p3();
    void thread_select_ln29_18_fu_1662_p3();
    void thread_select_ln29_1_fu_1464_p3();
    void thread_select_ln29_20_fu_1305_p3();
    void thread_select_ln29_21_fu_1694_p3();
    void thread_select_ln29_22_fu_1708_p3();
    void thread_select_ln29_24_fu_1323_p3();
    void thread_select_ln29_25_fu_1740_p3();
    void thread_select_ln29_26_fu_1754_p3();
    void thread_select_ln29_28_fu_1341_p3();
    void thread_select_ln29_29_fu_1786_p3();
    void thread_select_ln29_2_fu_1478_p3();
    void thread_select_ln29_30_fu_1800_p3();
    void thread_select_ln29_32_fu_1359_p3();
    void thread_select_ln29_33_fu_1832_p3();
    void thread_select_ln29_34_fu_1846_p3();
    void thread_select_ln29_36_fu_1377_p3();
    void thread_select_ln29_37_fu_1878_p3();
    void thread_select_ln29_38_fu_1892_p3();
    void thread_select_ln29_40_fu_1395_p3();
    void thread_select_ln29_41_fu_1924_p3();
    void thread_select_ln29_42_fu_1938_p3();
    void thread_select_ln29_44_fu_1413_p3();
    void thread_select_ln29_45_fu_1970_p3();
    void thread_select_ln29_46_fu_1984_p3();
    void thread_select_ln29_48_fu_1431_p3();
    void thread_select_ln29_49_fu_2016_p3();
    void thread_select_ln29_4_fu_1233_p3();
    void thread_select_ln29_50_fu_2030_p3();
    void thread_select_ln29_52_fu_1018_p3();
    void thread_select_ln29_53_fu_1026_p3();
    void thread_select_ln29_5_fu_1510_p3();
    void thread_select_ln29_6_fu_1524_p3();
    void thread_select_ln29_8_fu_1251_p3();
    void thread_select_ln29_9_fu_1556_p3();
    void thread_select_ln29_fu_1144_p3();
    void thread_sext_ln1494_1_fu_1193_p1();
    void thread_sext_ln1494_fu_1074_p1();
    void thread_sext_ln203_fu_1439_p1();
    void thread_shl_ln_fu_1100_p3();
    void thread_sub_ln1494_1_fu_1182_p2();
    void thread_sub_ln1494_fu_1062_p2();
    void thread_sub_ln203_fu_1122_p2();
    void thread_tmp_1_fu_1050_p3();
    void thread_tmp_2_fu_1158_p3();
    void thread_tmp_3_fu_1170_p3();
    void thread_tmp_fu_1107_p3();
    void thread_tmp_s_fu_1038_p3();
    void thread_trunc_ln1494_10_fu_1385_p1();
    void thread_trunc_ln1494_11_fu_1403_p1();
    void thread_trunc_ln1494_12_fu_1421_p1();
    void thread_trunc_ln1494_1_fu_1223_p1();
    void thread_trunc_ln1494_2_fu_1241_p1();
    void thread_trunc_ln1494_3_fu_1259_p1();
    void thread_trunc_ln1494_4_fu_1277_p1();
    void thread_trunc_ln1494_5_fu_1295_p1();
    void thread_trunc_ln1494_6_fu_1313_p1();
    void thread_trunc_ln1494_7_fu_1331_p1();
    void thread_trunc_ln1494_8_fu_1349_p1();
    void thread_trunc_ln1494_9_fu_1367_p1();
    void thread_trunc_ln1494_fu_1134_p1();
    void thread_zext_ln1494_3_fu_1058_p1();
    void thread_zext_ln1494_4_fu_1166_p1();
    void thread_zext_ln1494_5_fu_1178_p1();
    void thread_zext_ln1494_fu_1046_p1();
    void thread_zext_ln14_1_fu_1097_p1();
    void thread_zext_ln14_fu_1034_p1();
    void thread_zext_ln203_4_fu_1118_p1();
    void thread_zext_ln203_fu_1114_p1();
    void thread_zext_ln29_10_fu_1915_p1();
    void thread_zext_ln29_11_fu_1961_p1();
    void thread_zext_ln29_12_fu_2007_p1();
    void thread_zext_ln29_1_fu_1501_p1();
    void thread_zext_ln29_2_fu_1547_p1();
    void thread_zext_ln29_3_fu_1593_p1();
    void thread_zext_ln29_4_fu_1639_p1();
    void thread_zext_ln29_5_fu_1685_p1();
    void thread_zext_ln29_6_fu_1731_p1();
    void thread_zext_ln29_7_fu_1777_p1();
    void thread_zext_ln29_8_fu_1823_p1();
    void thread_zext_ln29_9_fu_1869_p1();
    void thread_zext_ln29_fu_1455_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
