// Seed: 1062658846
`define pp_7 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  assign id_5 = 1'b0 < id_2[1 : 1'd0];
  assign id_4 = id_3;
  logic id_7;
  assign id_5 = id_1;
endmodule
