#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jun 28 16:45:06 2017
# Process ID: 3656
# Current directory: /home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1
# Command line: vivado -log sync_counter_PPS_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sync_counter_PPS_wrapper.tcl -notrace
# Log file: /home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper.vdi
# Journal file: /home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source sync_counter_PPS_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_counter_pps_0_0/sync_counter_PPS_counter_pps_0_0.dcp' for cell 'sync_counter_PPS_i/counter_pps_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_display_0_0/sync_counter_PPS_display_0_0.dcp' for cell 'sync_counter_PPS_i/display_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_gen_event_trigger_0_0/sync_counter_PPS_gen_event_trigger_0_0.dcp' for cell 'sync_counter_PPS_i/gen_event_trigger_0'
INFO: [Project 1-454] Reading design checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_proc_sys_reset_0_0/sync_counter_PPS_proc_sys_reset_0_0.dcp' for cell 'sync_counter_PPS_i/proc_sys_reset_0'
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'sync_counter_PPS_i/proc_sys_reset_0/ext_reset_in' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/.Xil/Vivado-3656-t440p/dcp_5/sync_counter_PPS_proc_sys_reset_0_0.edf:1368]
Parsing XDC File [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_proc_sys_reset_0_0/sync_counter_PPS_proc_sys_reset_0_0_board.xdc] for cell 'sync_counter_PPS_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_proc_sys_reset_0_0/sync_counter_PPS_proc_sys_reset_0_0_board.xdc] for cell 'sync_counter_PPS_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_proc_sys_reset_0_0/sync_counter_PPS_proc_sys_reset_0_0.xdc] for cell 'sync_counter_PPS_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_proc_sys_reset_0_0/sync_counter_PPS_proc_sys_reset_0_0.xdc] for cell 'sync_counter_PPS_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/constrs_1/new/basys3.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.srcs/sources_1/bd/sync_counter_PPS/ip/sync_counter_PPS_proc_sys_reset_0_0/sync_counter_PPS_proc_sys_reset_0_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1421.301 ; gain = 93.031 ; free physical = 9842 ; free virtual = 16995
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 7343bab5

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9096fc32

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9465 ; free virtual = 16644

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 6 cells.
Phase 2 Constant propagation | Checksum: 18352916b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9464 ; free virtual = 16644

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 276 unconnected nets.
INFO: [Opt 31-11] Eliminated 129 unconnected cells.
Phase 3 Sweep | Checksum: 18e7e6f19

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9464 ; free virtual = 16644

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG CLK100MHZ_IBUF_BUFG_inst to drive 127 load(s) on clock net CLK100MHZ_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 15bb653c0

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9464 ; free virtual = 16644

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9464 ; free virtual = 16644
Ending Logic Optimization Task | Checksum: 15bb653c0

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9464 ; free virtual = 16644

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15bb653c0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1843.730 ; gain = 0.000 ; free physical = 9464 ; free virtual = 16644
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1843.730 ; gain = 515.461 ; free physical = 9464 ; free virtual = 16644
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1867.742 ; gain = 0.000 ; free physical = 9463 ; free virtual = 16644
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.762 ; gain = 0.000 ; free physical = 9438 ; free virtual = 16618
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.762 ; gain = 0.000 ; free physical = 9438 ; free virtual = 16618

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7dacf51

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1911.746 ; gain = 3.984 ; free physical = 9434 ; free virtual = 16618

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 1acd33a6f

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1950.789 ; gain = 43.027 ; free physical = 9426 ; free virtual = 16611

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1acd33a6f

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1950.789 ; gain = 43.027 ; free physical = 9426 ; free virtual = 16611
Phase 1 Placer Initialization | Checksum: 1acd33a6f

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1950.789 ; gain = 43.027 ; free physical = 9426 ; free virtual = 16611

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1597e6ccd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9419 ; free virtual = 16606

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1597e6ccd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9419 ; free virtual = 16606

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19afd4138

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9419 ; free virtual = 16606

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d7ea273c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9419 ; free virtual = 16606

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d7ea273c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9419 ; free virtual = 16606

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 10176d178

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9419 ; free virtual = 16606

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d0f60f4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12756d70c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12756d70c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604
Phase 3 Detail Placement | Checksum: 12756d70c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.397. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9d833d81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604
Phase 4.1 Post Commit Optimization | Checksum: 9d833d81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9d833d81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9d833d81

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1246ebbe6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1246ebbe6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604
Ending Placer Task | Checksum: 9bb1cbb8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.816 ; gain = 99.055 ; free physical = 9416 ; free virtual = 16604
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9415 ; free virtual = 16604
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9415 ; free virtual = 16604
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9414 ; free virtual = 16603
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9414 ; free virtual = 16603
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ca03b83 ConstDB: 0 ShapeSum: 8f119035 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 97bc4225

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9325 ; free virtual = 16521

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 97bc4225

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9324 ; free virtual = 16521

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 97bc4225

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9297 ; free virtual = 16495

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 97bc4225

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9296 ; free virtual = 16495
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 27309335f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9292 ; free virtual = 16488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.409  | TNS=0.000  | WHS=-0.129 | THS=-1.845 |

Phase 2 Router Initialization | Checksum: 278efad5d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16ff46a4d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 136877ef2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.501  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2833c6d9f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2061ab8bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.501  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e1300f47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488
Phase 4 Rip-up And Reroute | Checksum: 1e1300f47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e1300f47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e1300f47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488
Phase 5 Delay and Skew Optimization | Checksum: 1e1300f47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b93eee3b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.594  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 188880ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488
Phase 6 Post Hold Fix | Checksum: 188880ec4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0461612 %
  Global Horizontal Routing Utilization  = 0.0283706 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fd4f4ee4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9291 ; free virtual = 16488

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fd4f4ee4

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9289 ; free virtual = 16486

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e9de760a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9289 ; free virtual = 16486

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.594  | TNS=0.000  | WHS=0.116  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e9de760a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9289 ; free virtual = 16486
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9289 ; free virtual = 16486

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9289 ; free virtual = 16485
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2006.816 ; gain = 0.000 ; free physical = 9287 ; free virtual = 16485
INFO: [Common 17-1381] The checkpoint '/home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/seba/documents/hepia/lora/counter_PPS/counter_PPS.runs/impl_1/sync_counter_PPS_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file sync_counter_PPS_wrapper_power_routed.rpt -pb sync_counter_PPS_wrapper_power_summary_routed.pb -rpx sync_counter_PPS_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Jun 28 16:45:40 2017...
