ERROR: [Synth 8-685] variable 'data0_reg' should not be used in output port connection [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00.v:36]
ERROR: [Synth 8-6156] failed synthesizing module 'weight_cache_2048_8_0_weight_init_00' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.medium_submodules/weight_cache_2048_8_0_weight_init_00.v:3]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
