// Seed: 3177048187
module module_0 (
    input tri  id_0,
    input wire id_1
);
  always id_3[1] = 1'b0;
  assign module_2.id_2 = 0;
  assign id_3 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input wand id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply1 id_7
);
  supply1 id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input supply1 id_1,
    output tri1 id_2,
    output uwire id_3,
    input wire id_4,
    output wire id_5,
    output wand id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12,
    input tri1 id_13,
    output wand id_14,
    input tri id_15,
    output supply0 id_16,
    input tri0 void id_17,
    input wire id_18,
    output tri1 id_19
);
  wor id_21 = $display ? {1} : id_8;
  assign id_21 = 1;
  wire id_22;
  module_0 modCall_1 (
      id_0,
      id_10
  );
endmodule
