{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 14:18:07 2014 " "Info: Processing started: Thu Oct 30 14:18:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 656 -112 56 672 "CLOCK" "" } } } } { "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "q:/altera.09/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register register4bits:inst\|inst15 register register4bits:inst1\|inst16 47.17 MHz 21.2 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 47.17 MHz between source register \"register4bits:inst\|inst15\" and destination register \"register4bits:inst1\|inst16\" (period= 21.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest register register " "Info: + Longest register to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register4bits:inst\|inst15 1 REG LC49 167 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC49; Fanout = 167; REG Node = 'register4bits:inst\|inst15'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register4bits:inst|inst15 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 136 304 368 216 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.000 ns arithcircuit4bits:inst12\|fulladder1bit:inst\|inst4~6 2 COMB LC17 1 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.000 ns; Loc. = LC17; Fanout = 1; COMB Node = 'arithcircuit4bits:inst12\|fulladder1bit:inst\|inst4~6'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { register4bits:inst|inst15 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~6 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 4.800 ns arithcircuit4bits:inst12\|fulladder1bit:inst\|inst4~12 3 COMB LC18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.800 ns) = 4.800 ns; Loc. = LC18; Fanout = 1; COMB Node = 'arithcircuit4bits:inst12\|fulladder1bit:inst\|inst4~12'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { arithcircuit4bits:inst12|fulladder1bit:inst|inst4~6 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~12 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 6.600 ns arithcircuit4bits:inst12\|fulladder1bit:inst\|inst4~5 4 COMB LC19 27 " "Info: 4: + IC(0.000 ns) + CELL(1.800 ns) = 6.600 ns; Loc. = LC19; Fanout = 27; COMB Node = 'arithcircuit4bits:inst12\|fulladder1bit:inst\|inst4~5'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { arithcircuit4bits:inst12|fulladder1bit:inst|inst4~12 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~5 } "NODE_NAME" } } { "fulladder1bit.bdf" "" { Schematic "E:/CEG2136 Lab3/fulladder1bit.bdf" { { 112 408 472 160 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 10.600 ns 74257:inst11\|21~33 5 COMB LC97 1 " "Info: 5: + IC(1.000 ns) + CELL(3.000 ns) = 10.600 ns; Loc. = LC97; Fanout = 1; COMB Node = '74257:inst11\|21~33'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { arithcircuit4bits:inst12|fulladder1bit:inst|inst4~5 74257:inst11|21~33 } "NODE_NAME" } } { "74257.bdf" "" { Schematic "q:/altera.09/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 224 360 424 264 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 11.400 ns 74257:inst11\|21~37 6 COMB LC98 1 " "Info: 6: + IC(0.000 ns) + CELL(0.800 ns) = 11.400 ns; Loc. = LC98; Fanout = 1; COMB Node = '74257:inst11\|21~37'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { 74257:inst11|21~33 74257:inst11|21~37 } "NODE_NAME" } } { "74257.bdf" "" { Schematic "q:/altera.09/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 224 360 424 264 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 13.200 ns 74257:inst11\|21~22 7 COMB LC99 2 " "Info: 7: + IC(0.000 ns) + CELL(1.800 ns) = 13.200 ns; Loc. = LC99; Fanout = 2; COMB Node = '74257:inst11\|21~22'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { 74257:inst11|21~37 74257:inst11|21~22 } "NODE_NAME" } } { "74257.bdf" "" { Schematic "q:/altera.09/altera/90sp2/quartus/libraries/others/maxplus2/74257.bdf" { { 224 360 424 264 "21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 17.200 ns register4bits:inst1\|inst16 8 REG LC118 1 " "Info: 8: + IC(1.000 ns) + CELL(3.000 ns) = 17.200 ns; Loc. = LC118; Fanout = 1; REG Node = 'register4bits:inst1\|inst16'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { 74257:inst11|21~22 register4bits:inst1|inst16 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 248 304 368 328 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.200 ns ( 82.56 % ) " "Info: Total cell delay = 14.200 ns ( 82.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns ( 17.44 % ) " "Info: Total interconnect delay = 3.000 ns ( 17.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { register4bits:inst|inst15 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~6 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~12 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~5 74257:inst11|21~33 74257:inst11|21~37 74257:inst11|21~22 register4bits:inst1|inst16 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { register4bits:inst|inst15 {} arithcircuit4bits:inst12|fulladder1bit:inst|inst4~6 {} arithcircuit4bits:inst12|fulladder1bit:inst|inst4~12 {} arithcircuit4bits:inst12|fulladder1bit:inst|inst4~5 {} 74257:inst11|21~33 {} 74257:inst11|21~37 {} 74257:inst11|21~22 {} register4bits:inst1|inst16 {} } { 0.000ns 1.000ns 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 0.800ns 1.800ns 3.000ns 0.800ns 1.800ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'CLOCK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 656 -112 56 672 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns register4bits:inst1\|inst16 2 REG LC118 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC118; Fanout = 1; REG Node = 'register4bits:inst1\|inst16'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK register4bits:inst1|inst16 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 248 304 368 328 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst1|inst16 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst1|inst16 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'CLOCK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 656 -112 56 672 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns register4bits:inst\|inst15 2 REG LC49 167 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC49; Fanout = 167; REG Node = 'register4bits:inst\|inst15'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK register4bits:inst|inst15 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 136 304 368 216 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst|inst15 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst|inst15 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst1|inst16 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst1|inst16 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst|inst15 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst|inst15 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 136 304 368 216 "inst15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 248 304 368 328 "inst16" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { register4bits:inst|inst15 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~6 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~12 arithcircuit4bits:inst12|fulladder1bit:inst|inst4~5 74257:inst11|21~33 74257:inst11|21~37 74257:inst11|21~22 register4bits:inst1|inst16 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { register4bits:inst|inst15 {} arithcircuit4bits:inst12|fulladder1bit:inst|inst4~6 {} arithcircuit4bits:inst12|fulladder1bit:inst|inst4~12 {} arithcircuit4bits:inst12|fulladder1bit:inst|inst4~5 {} 74257:inst11|21~33 {} 74257:inst11|21~37 {} 74257:inst11|21~22 {} register4bits:inst1|inst16 {} } { 0.000ns 1.000ns 0.000ns 0.000ns 1.000ns 0.000ns 0.000ns 1.000ns } { 0.000ns 3.000ns 0.800ns 1.800ns 3.000ns 0.800ns 1.800ns 3.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst1|inst16 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst1|inst16 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst|inst15 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst|inst15 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register4bits:inst3\|inst17 B0 CLOCK 6.000 ns register " "Info: tsu for register \"register4bits:inst3\|inst17\" (data pin = \"B0\", clock pin = \"CLOCK\") is 6.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns + Longest pin register " "Info: + Longest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns B0 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'B0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 544 -112 56 560 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns register4bits:inst3\|inst17 2 REG LC27 59 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC27; Fanout = 59; REG Node = 'register4bits:inst3\|inst17'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { B0 register4bits:inst3|inst17 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { B0 register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { B0 {} B0~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "3.000 ns + " "Info: + Micro setup delay of destination is 3.000 ns" {  } { { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'CLOCK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 656 -112 56 672 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns register4bits:inst3\|inst17 2 REG LC27 59 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC27; Fanout = 59; REG Node = 'register4bits:inst3\|inst17'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK register4bits:inst3|inst17 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { B0 register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { B0 {} B0~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK V register4bits:inst1\|inst17 4.500 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"V\" through register \"register4bits:inst1\|inst17\" is 4.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'CLOCK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 656 -112 56 672 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns register4bits:inst1\|inst17 2 REG LC101 1 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC101; Fanout = 1; REG Node = 'register4bits:inst1\|inst17'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK register4bits:inst1|inst17 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst1|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst1|inst17 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register4bits:inst1\|inst17 1 REG LC101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC101; Fanout = 1; REG Node = 'register4bits:inst1\|inst17'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { register4bits:inst1|inst17 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns V 2 PIN PIN_65 0 " "Info: 2: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'V'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { register4bits:inst1|inst17 V } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 144 1136 1312 160 "V" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 100.00 % ) " "Info: Total cell delay = 2.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { register4bits:inst1|inst17 V } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { register4bits:inst1|inst17 {} V {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst1|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst1|inst17 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { register4bits:inst1|inst17 V } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { register4bits:inst1|inst17 {} V {} } { 0.000ns 0.000ns } { 0.000ns 2.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register4bits:inst3\|inst17 B0 CLOCK -1.000 ns register " "Info: th for register \"register4bits:inst3\|inst17\" (data pin = \"B0\", clock pin = \"CLOCK\") is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns CLOCK 1 CLK PIN_83 20 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_83; Fanout = 20; CLK Node = 'CLOCK'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 656 -112 56 672 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 1.500 ns register4bits:inst3\|inst17 2 REG LC27 59 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC27; Fanout = 59; REG Node = 'register4bits:inst3\|inst17'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLOCK register4bits:inst3|inst17 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.500 ns ( 100.00 % ) " "Info: Total cell delay = 1.500 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "2.000 ns + " "Info: + Micro hold delay of destination is 2.000 ns" {  } { { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns B0 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'B0'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "lab3top.bdf" "" { Schematic "E:/CEG2136 Lab3/lab3top.bdf" { { 544 -112 56 560 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(3.000 ns) 4.500 ns register4bits:inst3\|inst17 2 REG LC27 59 " "Info: 2: + IC(1.000 ns) + CELL(3.000 ns) = 4.500 ns; Loc. = LC27; Fanout = 59; REG Node = 'register4bits:inst3\|inst17'" {  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { B0 register4bits:inst3|inst17 } "NODE_NAME" } } { "register4bits.bdf" "" { Schematic "E:/CEG2136 Lab3/register4bits.bdf" { { 360 304 368 440 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 77.78 % ) " "Info: Total cell delay = 3.500 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 1.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { B0 register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { B0 {} B0~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { CLOCK register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { CLOCK {} CLOCK~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 1.500ns 0.000ns } "" } } { "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "q:/altera.09/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { B0 register4bits:inst3|inst17 } "NODE_NAME" } } { "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "q:/altera.09/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { B0 {} B0~out {} register4bits:inst3|inst17 {} } { 0.000ns 0.000ns 1.000ns } { 0.000ns 0.500ns 3.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 14:18:09 2014 " "Info: Processing ended: Thu Oct 30 14:18:09 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
