PPA Report for ms_jk_flip_flop.v (Module: ms_jk_flip_flop)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 2
IO Count: 4
Cell Count: 17

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 417.01 MHz
Reg-to-Reg Critical Path Delay: 3.080 ns

POWER METRICS:
-------------
Total Power Consumption: 0.943 W
