{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678008689701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678008689707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 15:01:29 2023 " "Processing started: Sun Mar 05 15:01:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678008689707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008689707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SB_1237_Task5 -c SB1237_Task5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SB_1237_Task5 -c SB1237_Task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008689707 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678008689971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678008689986 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_Task5.v(214) " "Verilog HDL information at SB_1237_Task5.v(214): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 214 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678008698026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_task5.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_task5.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_Task5 " "Found entity 1: SB_1237_Task5" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698026 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_uart.v(44) " "Verilog HDL information at SB_1237_uart.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_uart.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_uart.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678008698026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_uart " "Found entity 1: SB_1237_uart" {  } { { "SB_1237_uart.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698026 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_top_color.v(24) " "Verilog HDL information at SB_1237_top_color.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_top_color.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_top_color.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_top_color.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_top_color.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_top_color " "Found entity 1: SB_1237_top_color" {  } { { "SB_1237_top_color.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_top_color.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "dist SB_1237_path_planner.v(14) " "Verilog HDL Declaration warning at SB_1237_path_planner.v(14): \"dist\" is SystemVerilog-2005 keyword" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 14 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_path_planner.v(102) " "Verilog HDL information at SB_1237_path_planner.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_path_planner " "Found entity 1: SB_1237_path_planner" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_freq_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_freq_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_freq_counter " "Found entity 1: SB_1237_freq_counter" {  } { { "SB_1237_freq_counter.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_freq_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 SB_1237_adc_control.v(42) " "Verilog HDL Expression warning at SB_1237_adc_control.v(42): truncated literal to match 3 bits" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 42 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_adc_control " "Found entity 1: SB_1237_adc_control" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SB_1237_servo.v(11) " "Verilog HDL information at SB_1237_servo.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "SB_1237_servo.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_servo.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_servo.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_servo " "Found entity 1: SB_1237_servo" {  } { { "SB_1237_servo.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_servo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sb_1237_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file sb_1237_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 SB_1237_pwm " "Found entity 1: SB_1237_pwm" {  } { { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008698042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_frame SB_1237_adc_control.v(26) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(26): created implicit net for \"data_frame\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch5 SB_1237_adc_control.v(27) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(27): created implicit net for \"d_out_ch5\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch6 SB_1237_adc_control.v(28) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(28): created implicit net for \"d_out_ch6\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_out_ch7 SB_1237_adc_control.v(29) " "Verilog HDL Implicit Net warning at SB_1237_adc_control.v(29): created implicit net for \"d_out_ch7\"" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(33) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(33): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(37) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(37): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(54) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(54): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 54 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_top_color.v(8) " "Verilog HDL Instantiation warning at SB_1237_top_color.v(8): instance has no name" {  } { { "SB_1237_top_color.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_top_color.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(65) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(65): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(86) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(86): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(105) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(105): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 105 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(111) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(111): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(116) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(116): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SB_1237_Task5.v(137) " "Verilog HDL Instantiation warning at SB_1237_Task5.v(137): instance has no name" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1678008698042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SB_1237_Task5 " "Elaborating entity \"SB_1237_Task5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_index SB_1237_Task5.v(72) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(72): object \"msg_index\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "node_t SB_1237_Task5.v(74) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(74): object \"node_t\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msg_jndex SB_1237_Task5.v(77) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(77): object \"msg_jndex\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n SB_1237_Task5.v(79) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(79): object \"n\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_l_dump SB_1237_Task5.v(165) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(165): object \"b_l_dump\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_r_dump SB_1237_Task5.v(166) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(166): object \"b_r_dump\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_c_dump SB_1237_Task5.v(167) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(167): object \"b_c_dump\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ledi SB_1237_Task5.v(194) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(194): object \"ledi\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_of_run SB_1237_Task5.v(195) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(195): object \"end_of_run\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "current_position SB_1237_Task5.v(200) " "Verilog HDL or VHDL warning at SB_1237_Task5.v(200): object \"current_position\" assigned a value but never read" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(152) " "Verilog HDL assignment warning at SB_1237_Task5.v(152): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "st SB_1237_Task5.v(208) " "Verilog HDL warning at SB_1237_Task5.v(208): initial value for variable st should be constant" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 208 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(286) " "Verilog HDL assignment warning at SB_1237_Task5.v(286): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(289) " "Verilog HDL assignment warning at SB_1237_Task5.v(289): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task5.v(231) " "Verilog HDL Case Statement warning at SB_1237_Task5.v(231): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 231 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task5.v(302) " "Verilog HDL Case Statement warning at SB_1237_Task5.v(302): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 302 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698105 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(446) " "Verilog HDL assignment warning at SB_1237_Task5.v(446): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(452) " "Verilog HDL assignment warning at SB_1237_Task5.v(452): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(459) " "Verilog HDL assignment warning at SB_1237_Task5.v(459): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SB_1237_Task5.v(460) " "Verilog HDL assignment warning at SB_1237_Task5.v(460): truncated value with size 32 to match size of target (5)" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task5.v(470) " "Verilog HDL Case Statement warning at SB_1237_Task5.v(470): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 470 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task5.v(551) " "Verilog HDL Case Statement warning at SB_1237_Task5.v(551): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 551 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_Task5.v(219) " "Verilog HDL Case Statement warning at SB_1237_Task5.v(219): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 219 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "SB_1237_Task5.v(219) " "Verilog HDL warning at SB_1237_Task5.v(219): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 219 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1678008698121 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.data_a 0 SB_1237_Task5.v(128) " "Net \"next_node.data_a\" at SB_1237_Task5.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678008698137 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.waddr_a 0 SB_1237_Task5.v(128) " "Net \"next_node.waddr_a\" at SB_1237_Task5.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678008698137 "|SB_1237_Task5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "next_node.we_a 0 SB_1237_Task5.v(128) " "Net \"next_node.we_a\" at SB_1237_Task5.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678008698137 "|SB_1237_Task5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_pwm SB_1237_pwm:comb_4 " "Elaborating entity \"SB_1237_pwm\" for hierarchy \"SB_1237_pwm:comb_4\"" {  } { { "SB_1237_Task5.v" "comb_4" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_adc_control SB_1237_adc_control:comb_6 " "Elaborating entity \"SB_1237_adc_control\" for hierarchy \"SB_1237_adc_control:comb_6\"" {  } { { "SB_1237_Task5.v" "comb_6" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_frame SB_1237_adc_control.v(26) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(26): object \"data_frame\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch5 SB_1237_adc_control.v(27) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(27): object \"d_out_ch5\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch6 SB_1237_adc_control.v(28) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(28): object \"d_out_ch6\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_out_ch7 SB_1237_adc_control.v(29) " "Verilog HDL or VHDL warning at SB_1237_adc_control.v(29): object \"d_out_ch7\" assigned a value but never read" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 SB_1237_adc_control.v(26) " "Verilog HDL assignment warning at SB_1237_adc_control.v(26): truncated value with size 2 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(27) " "Verilog HDL assignment warning at SB_1237_adc_control.v(27): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(28) " "Verilog HDL assignment warning at SB_1237_adc_control.v(28): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 SB_1237_adc_control.v(29) " "Verilog HDL assignment warning at SB_1237_adc_control.v(29): truncated value with size 12 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1237_adc_control.v(48) " "Verilog HDL assignment warning at SB_1237_adc_control.v(48): truncated value with size 32 to match size of target (1)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SB_1237_adc_control.v(63) " "Verilog HDL assignment warning at SB_1237_adc_control.v(63): truncated value with size 32 to match size of target (3)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SB_1237_adc_control.v(120) " "Verilog HDL assignment warning at SB_1237_adc_control.v(120): truncated value with size 32 to match size of target (4)" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_adc_control:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_top_color SB_1237_top_color:comb_7 " "Elaborating entity \"SB_1237_top_color\" for hierarchy \"SB_1237_top_color:comb_7\"" {  } { { "SB_1237_Task5.v" "comb_7" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_top_color.v(27) " "Verilog HDL Case Statement warning at SB_1237_top_color.v(27): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_top_color.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_top_color.v" 27 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_top_color"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_freq_counter SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3 " "Elaborating entity \"SB_1237_freq_counter\" for hierarchy \"SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\"" {  } { { "SB_1237_top_color.v" "comb_3" { Text "D:/github/SB#1237_Task5/SB_1237_top_color.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 SB_1237_freq_counter.v(31) " "Verilog HDL assignment warning at SB_1237_freq_counter.v(31): truncated value with size 32 to match size of target (14)" {  } { { "SB_1237_freq_counter.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_freq_counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_top_color|SB_1237_freq_counter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_uart SB_1237_uart:comb_8 " "Elaborating entity \"SB_1237_uart\" for hierarchy \"SB_1237_uart:comb_8\"" {  } { { "SB_1237_Task5.v" "comb_8" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SB_1237_uart.v(37) " "Verilog HDL assignment warning at SB_1237_uart.v(37): truncated value with size 32 to match size of target (1)" {  } { { "SB_1237_uart.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_uart.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_uart:comb_5"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_uart.v(46) " "Verilog HDL Case Statement warning at SB_1237_uart.v(46): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_uart.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_uart.v" 46 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698235 "|SB_1237_Task5|SB_1237_uart:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_servo SB_1237_servo:comb_9 " "Elaborating entity \"SB_1237_servo\" for hierarchy \"SB_1237_servo:comb_9\"" {  } { { "SB_1237_Task5.v" "comb_9" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "st SB_1237_servo.v(10) " "Verilog HDL or VHDL warning at SB_1237_servo.v(10): object \"st\" assigned a value but never read" {  } { { "SB_1237_servo.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_servo.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1678008698246 "|SB_1237_Task5|SB_1237_servo:comb_9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 SB_1237_servo.v(13) " "Verilog HDL assignment warning at SB_1237_servo.v(13): truncated value with size 32 to match size of target (20)" {  } { { "SB_1237_servo.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_servo.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698246 "|SB_1237_Task5|SB_1237_servo:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SB_1237_path_planner SB_1237_path_planner:comb_12 " "Elaborating entity \"SB_1237_path_planner\" for hierarchy \"SB_1237_path_planner:comb_12\"" {  } { { "SB_1237_Task5.v" "comb_12" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008698247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(263) " "Verilog HDL assignment warning at SB_1237_path_planner.v(263): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(266) " "Verilog HDL assignment warning at SB_1237_path_planner.v(266): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(269) " "Verilog HDL assignment warning at SB_1237_path_planner.v(269): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(272) " "Verilog HDL assignment warning at SB_1237_path_planner.v(272): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(275) " "Verilog HDL assignment warning at SB_1237_path_planner.v(275): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(278) " "Verilog HDL assignment warning at SB_1237_path_planner.v(278): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(281) " "Verilog HDL assignment warning at SB_1237_path_planner.v(281): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(284) " "Verilog HDL assignment warning at SB_1237_path_planner.v(284): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(287) " "Verilog HDL assignment warning at SB_1237_path_planner.v(287): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SB_1237_path_planner.v(290) " "Verilog HDL assignment warning at SB_1237_path_planner.v(290): truncated value with size 32 to match size of target (2)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SB_1237_path_planner.v(291) " "Verilog HDL assignment warning at SB_1237_path_planner.v(291): truncated value with size 32 to match size of target (8)" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "SB_1237_path_planner.v(104) " "Verilog HDL Case Statement warning at SB_1237_path_planner.v(104): can't check case statement for completeness because the case expression has too many possible states" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 104 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.data_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.data_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.waddr_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.waddr_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678008698263 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "city_block_map.we_a 0 SB_1237_path_planner.v(20) " "Net \"city_block_map.we_a\" at SB_1237_path_planner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "SB_1237_path_planner.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1678008698279 "|SB_1237_Task5|SB_1237_path_planner:comb_12"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "graph " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"graph\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678008698279 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adj " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adj\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1678008698279 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "SB_1237_path_planner:comb_12\|parent_rtl_0 " "Inferred RAM node \"SB_1237_path_planner:comb_12\|parent_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1678008700341 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "next_node " "RAM logic \"next_node\" is uninferred due to inappropriate RAM size" {  } { { "SB_1237_Task5.v" "next_node" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 128 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678008700341 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SB_1237_path_planner:comb_12\|vis " "RAM logic \"SB_1237_path_planner:comb_12\|vis\" is uninferred due to inappropriate RAM size" {  } { { "SB_1237_path_planner.v" "vis" { Text "D:/github/SB#1237_Task5/SB_1237_path_planner.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1678008700341 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1678008700341 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 9 D:/github/SB#1237_Task5/db/SB1237_Task5.ram0_SB_1237_Task5_fd9b81fb.hdl.mif " "Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File \"D:/github/SB#1237_Task5/db/SB1237_Task5.ram0_SB_1237_Task5_fd9b81fb.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1678008700341 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SB_1237_path_planner:comb_12\|city_block_map_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SB_1237_path_planner:comb_12\|city_block_map_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/SB1237_Task5.ram0_SB_1237_path_planner_79a41872.hdl.mif " "Parameter INIT_FILE set to db/SB1237_Task5.ram0_SB_1237_path_planner_79a41872.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SB_1237_path_planner:comb_12\|parent_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SB_1237_path_planner:comb_12\|parent_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 26 " "Parameter NUMWORDS_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 26 " "Parameter NUMWORDS_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678008703747 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678008703747 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678008703747 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SB_1237_pwm:comb_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SB_1237_pwm:comb_4\|Mult0\"" {  } { { "SB_1237_pwm.v" "Mult0" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008703747 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "SB_1237_pwm:comb_5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SB_1237_pwm:comb_5\|Mult0\"" {  } { { "SB_1237_pwm.v" "Mult0" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008703747 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678008703747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0 " "Elaborated megafunction instantiation \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008703794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0 " "Instantiated megafunction \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/SB1237_Task5.ram0_SB_1237_path_planner_79a41872.hdl.mif " "Parameter \"INIT_FILE\" = \"db/SB1237_Task5.ram0_SB_1237_path_planner_79a41872.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703794 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678008703794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6091 " "Found entity 1: altsyncram_6091" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008703825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008703825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0 " "Elaborated megafunction instantiation \"SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008703841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0 " "Instantiated megafunction \"SB_1237_path_planner:comb_12\|altsyncram:parent_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 26 " "Parameter \"NUMWORDS_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 26 " "Parameter \"NUMWORDS_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678008703841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ksg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ksg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ksg1 " "Found entity 1: altsyncram_ksg1" {  } { { "db/altsyncram_ksg1.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_ksg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008703888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008703888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008703904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Instantiated megafunction \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678008703904 ""}  } { { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678008703904 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008703935 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008703951 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008703966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/github/SB#1237_Task5/db/add_sub_rgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678008703998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008703998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SB_1237_pwm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs SB_1237_pwm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"SB_1237_pwm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "SB_1237_pwm.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_pwm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008704014 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a8 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a9 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a10 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a11 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a12 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a13 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a14 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a15 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a16 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a17 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a18 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a19 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a20 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a21 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a22 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a23 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a24 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a25 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a26 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a27 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a28 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a29 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a30 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a31 " "Synthesized away node \"SB_1237_path_planner:comb_12\|altsyncram:city_block_map_rtl_0\|altsyncram_6091:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_6091.tdf" "" { Text "D:/github/SB#1237_Task5/db/altsyncram_6091.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1678008704061 "|SB_1237_Task5|SB_1237_path_planner:comb_12|altsyncram:city_block_map_rtl_0|altsyncram_6091:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1678008704061 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1678008704061 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678008706348 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1678008711956 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github/SB#1237_Task5/output_files/SB1237_Task5.map.smsg " "Generated suppressed messages file D:/github/SB#1237_Task5/output_files/SB1237_Task5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008712097 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678008712409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678008712409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6639 " "Implemented 6639 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678008712722 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678008712722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6569 " "Implemented 6569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678008712722 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678008712722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678008712722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678008712753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 15:01:52 2023 " "Processing ended: Sun Mar 05 15:01:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678008712753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678008712753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678008712753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678008712753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678008713867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678008713872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 15:01:53 2023 " "Processing started: Sun Mar 05 15:01:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678008713872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678008713872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SB_1237_Task5 -c SB1237_Task5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SB_1237_Task5 -c SB1237_Task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678008713872 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678008713965 ""}
{ "Info" "0" "" "Project  = SB_1237_Task5" {  } {  } 0 0 "Project  = SB_1237_Task5" 0 0 "Fitter" 0 0 1678008713965 ""}
{ "Info" "0" "" "Revision = SB1237_Task5" {  } {  } 0 0 "Revision = SB1237_Task5" 0 0 "Fitter" 0 0 1678008713965 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678008714059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678008714059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SB1237_Task5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"SB1237_Task5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678008714091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678008714123 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678008714123 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678008714281 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678008714281 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678008714406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678008714406 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1678008714406 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1678008714406 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678008714422 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678008714422 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678008714422 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678008714422 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1678008714422 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1678008714422 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678008714422 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1678008714594 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 30 " "No exact pin location assignment(s) for 3 pins of 30 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678008714909 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SB1237_Task5.sdc " "Synopsys Design Constraints File file not found: 'SB1237_Task5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678008715459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678008715459 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678008715521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678008715521 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678008715521 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678008715945 ""}  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678008715945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB_1237_uart:comb_8\|temp_clk  " "Automatically promoted node SB_1237_uart:comb_8\|temp_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678008715945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB_1237_uart:comb_8\|temp_clk~0 " "Destination node SB_1237_uart:comb_8\|temp_clk~0" {  } { { "SB_1237_uart.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_uart.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 4227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678008715945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678008715945 ""}  } { { "SB_1237_uart.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_uart.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 2458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678008715945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB_1237_adc_control:comb_6\|y  " "Automatically promoted node SB_1237_adc_control:comb_6\|y " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678008715945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB_1237_adc_control:comb_6\|y~0 " "Destination node SB_1237_adc_control:comb_6\|y~0" {  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 3483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678008715945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_sck~output " "Destination node adc_sck~output" {  } { { "SB_1237_Task5.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_Task5.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 9911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678008715945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678008715945 ""}  } { { "SB_1237_adc_control.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_adc_control.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 2748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678008715945 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "Automatically promoted node SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1678008715945 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f~0 " "Destination node SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f~0" {  } { { "SB_1237_freq_counter.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_freq_counter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 5601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1678008715945 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1678008715945 ""}  } { { "SB_1237_freq_counter.v" "" { Text "D:/github/SB#1237_Task5/SB_1237_freq_counter.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "D:/github/SB#1237_Task5/" { { 0 { 0 ""} 0 2533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1678008715945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678008716464 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678008716464 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1678008716464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678008716480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678008716496 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678008716496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678008716496 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678008716511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678008716715 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678008716731 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678008716731 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1678008716731 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1678008716731 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1678008716731 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 8 12 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 17 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 15 9 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 2 22 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1678008716731 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1678008716731 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1678008716731 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "color\[0\] " "Node \"color\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "color\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678008716952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "color\[1\] " "Node \"color\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "color\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678008716952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "color\[2\] " "Node \"color\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "color\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678008716952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ip_signal " "Node \"ip_signal\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ip_signal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678008716952 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1678008716952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678008716952 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1678008716972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678008717876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678008719095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678008719142 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678008729213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678008729213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678008729978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/github/SB#1237_Task5/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678008733267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678008733267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678008737235 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678008737235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678008737235 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.83 " "Total time spent on timing analysis during the Fitter is 3.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678008737440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678008737473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678008738022 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678008738022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678008738509 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678008739373 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678008739860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github/SB#1237_Task5/output_files/SB1237_Task5.fit.smsg " "Generated suppressed messages file D:/github/SB#1237_Task5/output_files/SB1237_Task5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678008740112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5626 " "Peak virtual memory: 5626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678008740963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 15:02:20 2023 " "Processing ended: Sun Mar 05 15:02:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678008740963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678008740963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678008740963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678008740963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678008741979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678008741991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 15:02:21 2023 " "Processing started: Sun Mar 05 15:02:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678008741991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678008741991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SB_1237_Task5 -c SB1237_Task5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SB_1237_Task5 -c SB1237_Task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678008741991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678008742301 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1678008742921 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678008742956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678008743110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 15:02:23 2023 " "Processing ended: Sun Mar 05 15:02:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678008743110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678008743110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678008743110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678008743110 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678008743778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678008744235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678008744253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 15:02:24 2023 " "Processing started: Sun Mar 05 15:02:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678008744253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678008744253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SB_1237_Task5 -c SB1237_Task5 " "Command: quartus_sta SB_1237_Task5 -c SB1237_Task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678008744253 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678008744345 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678008744517 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678008744517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008744564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008744564 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SB1237_Task5.sdc " "Synopsys Design Constraints File file not found: 'SB1237_Task5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678008744947 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008744947 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678008744956 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SB_1237_adc_control:comb_6\|y SB_1237_adc_control:comb_6\|y " "create_clock -period 1.000 -name SB_1237_adc_control:comb_6\|y SB_1237_adc_control:comb_6\|y" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678008744956 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " "create_clock -period 1.000 -name SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678008744956 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SB_1237_uart:comb_8\|temp_clk SB_1237_uart:comb_8\|temp_clk " "create_clock -period 1.000 -name SB_1237_uart:comb_8\|temp_clk SB_1237_uart:comb_8\|temp_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678008744956 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678008744956 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678008744987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678008744987 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678008744987 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678008745003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678008745588 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678008745588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.715 " "Worst-case setup slack is -17.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.715          -16544.709 clk  " "  -17.715          -16544.709 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.672            -209.469 SB_1237_uart:comb_8\|temp_clk  " "   -4.672            -209.469 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.555             -55.447 SB_1237_adc_control:comb_6\|y  " "   -2.555             -55.447 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.117             -35.990 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "   -2.117             -35.990 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008745588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 SB_1237_adc_control:comb_6\|y  " "    0.356               0.000 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 SB_1237_uart:comb_8\|temp_clk  " "    0.356               0.000 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "    0.540               0.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008745604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678008745620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678008745620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2116.870 clk  " "   -3.000           -2116.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -69.000 SB_1237_uart:comb_8\|temp_clk  " "   -1.000             -69.000 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 SB_1237_adc_control:comb_6\|y  " "   -1.000             -42.000 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "   -1.000             -28.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008745620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008745620 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678008745794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678008745825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678008746534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678008746757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678008746819 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678008746819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.690 " "Worst-case setup slack is -15.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.690          -14666.282 clk  " "  -15.690          -14666.282 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.086            -179.657 SB_1237_uart:comb_8\|temp_clk  " "   -4.086            -179.657 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -45.634 SB_1237_adc_control:comb_6\|y  " "   -2.179             -45.634 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825             -29.573 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "   -1.825             -29.573 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008746819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk  " "    0.298               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 SB_1237_adc_control:comb_6\|y  " "    0.311               0.000 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 SB_1237_uart:comb_8\|temp_clk  " "    0.312               0.000 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "    0.502               0.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008746851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678008746851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678008746851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2116.870 clk  " "   -3.000           -2116.870 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -69.000 SB_1237_uart:comb_8\|temp_clk  " "   -1.000             -69.000 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 SB_1237_adc_control:comb_6\|y  " "   -1.000             -42.000 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "   -1.000             -28.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008746866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008746866 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678008747041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678008747216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678008747231 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678008747231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.403 " "Worst-case setup slack is -9.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.403           -8719.617 clk  " "   -9.403           -8719.617 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.169             -88.116 SB_1237_uart:comb_8\|temp_clk  " "   -2.169             -88.116 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.981             -13.935 SB_1237_adc_control:comb_6\|y  " "   -0.981             -13.935 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715              -8.294 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "   -0.715              -8.294 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008747231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk  " "    0.143               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 SB_1237_adc_control:comb_6\|y  " "    0.183               0.000 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 SB_1237_uart:comb_8\|temp_clk  " "    0.185               0.000 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "    0.280               0.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008747262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678008747262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678008747278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2297.385 clk  " "   -3.000           -2297.385 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -69.000 SB_1237_uart:comb_8\|temp_clk  " "   -1.000             -69.000 SB_1237_uart:comb_8\|temp_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 SB_1237_adc_control:comb_6\|y  " "   -1.000             -42.000 SB_1237_adc_control:comb_6\|y " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747278 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f  " "   -1.000             -28.000 SB_1237_top_color:comb_7\|SB_1237_freq_counter:comb_3\|f " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678008747278 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678008747278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678008747822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678008747823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678008747926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 15:02:27 2023 " "Processing ended: Sun Mar 05 15:02:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678008747926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678008747926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678008747926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678008747926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678008748967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678008748973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 15:02:28 2023 " "Processing started: Sun Mar 05 15:02:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678008748973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678008748973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SB_1237_Task5 -c SB1237_Task5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SB_1237_Task5 -c SB1237_Task5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678008748973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678008749362 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SB1237_Task5.vo D:/github/SB#1237_Task5/simulation/modelsim/ simulation " "Generated file SB1237_Task5.vo in folder \"D:/github/SB#1237_Task5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678008750093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678008750157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 15:02:30 2023 " "Processing ended: Sun Mar 05 15:02:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678008750157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678008750157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678008750157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678008750157 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus Prime Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678008750791 ""}
