//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__custom_proj_xyz2xyz_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__custom_proj_xyz2xyz_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<121>;
	.reg .f32 	%f<1003>;
	.reg .b32 	%r<780>;
	.reg .b64 	%rd<83>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r182, %r183}, [params+64];
	// begin inline asm
	call (%r179), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r179, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r184, %r185}, [%rd23];
	setp.ge.s32 	%p1, %r184, %r182;
	setp.ge.s32 	%p2, %r185, %r183;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_111;

	mad.lo.s32 	%r186, %r185, %r182, %r184;
	ld.const.v2.u32 	{%r187, %r188}, [params+8];
	shl.b32 	%r191, %r187, 4;
	add.s32 	%r192, %r191, -1556008596;
	add.s32 	%r193, %r187, -1640531527;
	shr.u32 	%r194, %r187, 5;
	add.s32 	%r195, %r194, -939442524;
	xor.b32  	%r196, %r192, %r193;
	xor.b32  	%r197, %r196, %r195;
	add.s32 	%r198, %r186, %r197;
	shl.b32 	%r199, %r198, 4;
	add.s32 	%r200, %r199, -1383041155;
	add.s32 	%r201, %r198, -1640531527;
	xor.b32  	%r202, %r200, %r201;
	shr.u32 	%r203, %r198, 5;
	add.s32 	%r204, %r203, 2123724318;
	xor.b32  	%r205, %r202, %r204;
	add.s32 	%r206, %r205, %r187;
	shl.b32 	%r207, %r206, 4;
	add.s32 	%r208, %r207, -1556008596;
	add.s32 	%r209, %r206, 1013904242;
	shr.u32 	%r210, %r206, 5;
	add.s32 	%r211, %r210, -939442524;
	xor.b32  	%r212, %r208, %r209;
	xor.b32  	%r213, %r212, %r211;
	add.s32 	%r214, %r213, %r198;
	shl.b32 	%r215, %r214, 4;
	add.s32 	%r216, %r215, -1383041155;
	add.s32 	%r217, %r214, 1013904242;
	xor.b32  	%r218, %r216, %r217;
	shr.u32 	%r219, %r214, 5;
	add.s32 	%r220, %r219, 2123724318;
	xor.b32  	%r221, %r218, %r220;
	add.s32 	%r222, %r221, %r206;
	shl.b32 	%r223, %r222, 4;
	add.s32 	%r224, %r223, -1556008596;
	add.s32 	%r225, %r222, -626627285;
	shr.u32 	%r226, %r222, 5;
	add.s32 	%r227, %r226, -939442524;
	xor.b32  	%r228, %r224, %r225;
	xor.b32  	%r229, %r228, %r227;
	add.s32 	%r230, %r229, %r214;
	shl.b32 	%r231, %r230, 4;
	add.s32 	%r232, %r231, -1383041155;
	add.s32 	%r233, %r230, -626627285;
	xor.b32  	%r234, %r232, %r233;
	shr.u32 	%r235, %r230, 5;
	add.s32 	%r236, %r235, 2123724318;
	xor.b32  	%r237, %r234, %r236;
	add.s32 	%r238, %r237, %r222;
	shl.b32 	%r239, %r238, 4;
	add.s32 	%r240, %r239, -1556008596;
	add.s32 	%r241, %r238, 2027808484;
	shr.u32 	%r242, %r238, 5;
	add.s32 	%r243, %r242, -939442524;
	xor.b32  	%r244, %r240, %r241;
	xor.b32  	%r245, %r244, %r243;
	add.s32 	%r246, %r245, %r230;
	shl.b32 	%r247, %r246, 4;
	add.s32 	%r248, %r247, -1383041155;
	add.s32 	%r249, %r246, 2027808484;
	xor.b32  	%r250, %r248, %r249;
	shr.u32 	%r251, %r246, 5;
	add.s32 	%r252, %r251, 2123724318;
	xor.b32  	%r253, %r250, %r252;
	add.s32 	%r254, %r253, %r238;
	shl.b32 	%r255, %r254, 4;
	add.s32 	%r256, %r255, -1556008596;
	add.s32 	%r257, %r254, 387276957;
	shr.u32 	%r258, %r254, 5;
	add.s32 	%r259, %r258, -939442524;
	xor.b32  	%r260, %r256, %r257;
	xor.b32  	%r261, %r260, %r259;
	add.s32 	%r262, %r261, %r246;
	shl.b32 	%r263, %r262, 4;
	add.s32 	%r264, %r263, -1383041155;
	add.s32 	%r265, %r262, 387276957;
	xor.b32  	%r266, %r264, %r265;
	shr.u32 	%r267, %r262, 5;
	add.s32 	%r268, %r267, 2123724318;
	xor.b32  	%r269, %r266, %r268;
	add.s32 	%r270, %r269, %r254;
	shl.b32 	%r271, %r270, 4;
	add.s32 	%r272, %r271, -1556008596;
	add.s32 	%r273, %r270, -1253254570;
	shr.u32 	%r274, %r270, 5;
	add.s32 	%r275, %r274, -939442524;
	xor.b32  	%r276, %r272, %r273;
	xor.b32  	%r277, %r276, %r275;
	add.s32 	%r278, %r277, %r262;
	shl.b32 	%r279, %r278, 4;
	add.s32 	%r280, %r279, -1383041155;
	add.s32 	%r281, %r278, -1253254570;
	xor.b32  	%r282, %r280, %r281;
	shr.u32 	%r283, %r278, 5;
	add.s32 	%r284, %r283, 2123724318;
	xor.b32  	%r285, %r282, %r284;
	add.s32 	%r286, %r285, %r270;
	shl.b32 	%r287, %r286, 4;
	add.s32 	%r288, %r287, -1556008596;
	add.s32 	%r289, %r286, 1401181199;
	shr.u32 	%r290, %r286, 5;
	add.s32 	%r291, %r290, -939442524;
	xor.b32  	%r292, %r288, %r289;
	xor.b32  	%r293, %r292, %r291;
	add.s32 	%r294, %r293, %r278;
	shl.b32 	%r295, %r294, 4;
	add.s32 	%r296, %r295, -1383041155;
	add.s32 	%r297, %r294, 1401181199;
	xor.b32  	%r298, %r296, %r297;
	shr.u32 	%r299, %r294, 5;
	add.s32 	%r300, %r299, 2123724318;
	xor.b32  	%r301, %r298, %r300;
	add.s32 	%r302, %r301, %r286;
	shl.b32 	%r303, %r302, 4;
	add.s32 	%r304, %r303, -1556008596;
	add.s32 	%r305, %r302, -239350328;
	shr.u32 	%r306, %r302, 5;
	add.s32 	%r307, %r306, -939442524;
	xor.b32  	%r308, %r304, %r305;
	xor.b32  	%r309, %r308, %r307;
	add.s32 	%r310, %r309, %r294;
	shl.b32 	%r311, %r310, 4;
	add.s32 	%r312, %r311, -1383041155;
	add.s32 	%r313, %r310, -239350328;
	xor.b32  	%r314, %r312, %r313;
	shr.u32 	%r315, %r310, 5;
	add.s32 	%r316, %r315, 2123724318;
	xor.b32  	%r317, %r314, %r316;
	add.s32 	%r318, %r317, %r302;
	shl.b32 	%r319, %r318, 4;
	add.s32 	%r320, %r319, -1556008596;
	add.s32 	%r321, %r318, -1879881855;
	shr.u32 	%r322, %r318, 5;
	add.s32 	%r323, %r322, -939442524;
	xor.b32  	%r324, %r320, %r321;
	xor.b32  	%r325, %r324, %r323;
	add.s32 	%r326, %r325, %r310;
	shl.b32 	%r327, %r326, 4;
	add.s32 	%r328, %r327, -1383041155;
	add.s32 	%r329, %r326, -1879881855;
	xor.b32  	%r330, %r328, %r329;
	shr.u32 	%r331, %r326, 5;
	add.s32 	%r332, %r331, 2123724318;
	xor.b32  	%r333, %r330, %r332;
	add.s32 	%r334, %r333, %r318;
	shl.b32 	%r335, %r334, 4;
	add.s32 	%r336, %r335, -1556008596;
	add.s32 	%r337, %r334, 774553914;
	shr.u32 	%r338, %r334, 5;
	add.s32 	%r339, %r338, -939442524;
	xor.b32  	%r340, %r336, %r337;
	xor.b32  	%r341, %r340, %r339;
	add.s32 	%r342, %r341, %r326;
	shl.b32 	%r343, %r342, 4;
	add.s32 	%r344, %r343, -1383041155;
	add.s32 	%r345, %r342, 774553914;
	xor.b32  	%r346, %r344, %r345;
	shr.u32 	%r347, %r342, 5;
	add.s32 	%r348, %r347, 2123724318;
	xor.b32  	%r349, %r346, %r348;
	add.s32 	%r350, %r349, %r334;
	shl.b32 	%r351, %r350, 4;
	add.s32 	%r352, %r351, -1556008596;
	add.s32 	%r353, %r350, -865977613;
	shr.u32 	%r354, %r350, 5;
	add.s32 	%r355, %r354, -939442524;
	xor.b32  	%r356, %r352, %r353;
	xor.b32  	%r357, %r356, %r355;
	add.s32 	%r358, %r357, %r342;
	shl.b32 	%r359, %r358, 4;
	add.s32 	%r360, %r359, -1383041155;
	add.s32 	%r361, %r358, -865977613;
	xor.b32  	%r362, %r360, %r361;
	shr.u32 	%r363, %r358, 5;
	add.s32 	%r364, %r363, 2123724318;
	xor.b32  	%r365, %r362, %r364;
	add.s32 	%r366, %r365, %r350;
	shl.b32 	%r367, %r366, 4;
	add.s32 	%r368, %r367, -1556008596;
	add.s32 	%r369, %r366, 1788458156;
	shr.u32 	%r370, %r366, 5;
	add.s32 	%r371, %r370, -939442524;
	xor.b32  	%r372, %r368, %r369;
	xor.b32  	%r373, %r372, %r371;
	add.s32 	%r374, %r373, %r358;
	shl.b32 	%r375, %r374, 4;
	add.s32 	%r376, %r375, -1383041155;
	add.s32 	%r377, %r374, 1788458156;
	xor.b32  	%r378, %r376, %r377;
	shr.u32 	%r379, %r374, 5;
	add.s32 	%r380, %r379, 2123724318;
	xor.b32  	%r381, %r378, %r380;
	add.s32 	%r382, %r381, %r366;
	shl.b32 	%r383, %r382, 4;
	add.s32 	%r384, %r383, -1556008596;
	add.s32 	%r385, %r382, 147926629;
	shr.u32 	%r386, %r382, 5;
	add.s32 	%r387, %r386, -939442524;
	xor.b32  	%r388, %r384, %r385;
	xor.b32  	%r389, %r388, %r387;
	add.s32 	%r390, %r389, %r374;
	shl.b32 	%r391, %r390, 4;
	add.s32 	%r392, %r391, -1383041155;
	add.s32 	%r393, %r390, 147926629;
	xor.b32  	%r394, %r392, %r393;
	shr.u32 	%r395, %r390, 5;
	add.s32 	%r396, %r395, 2123724318;
	xor.b32  	%r397, %r394, %r396;
	add.s32 	%r398, %r397, %r382;
	shl.b32 	%r399, %r398, 4;
	add.s32 	%r400, %r399, -1556008596;
	add.s32 	%r401, %r398, -1492604898;
	shr.u32 	%r402, %r398, 5;
	add.s32 	%r403, %r402, -939442524;
	xor.b32  	%r404, %r400, %r401;
	xor.b32  	%r405, %r404, %r403;
	add.s32 	%r406, %r405, %r390;
	shl.b32 	%r407, %r406, 4;
	add.s32 	%r408, %r407, -1383041155;
	add.s32 	%r409, %r406, -1492604898;
	xor.b32  	%r410, %r408, %r409;
	shr.u32 	%r411, %r406, 5;
	add.s32 	%r412, %r411, 2123724318;
	xor.b32  	%r413, %r410, %r412;
	add.s32 	%r414, %r413, %r398;
	shl.b32 	%r415, %r414, 4;
	add.s32 	%r416, %r415, -1556008596;
	add.s32 	%r417, %r414, 1161830871;
	shr.u32 	%r418, %r414, 5;
	add.s32 	%r419, %r418, -939442524;
	xor.b32  	%r420, %r416, %r417;
	xor.b32  	%r421, %r420, %r419;
	add.s32 	%r422, %r421, %r406;
	shl.b32 	%r423, %r422, 4;
	add.s32 	%r424, %r423, -1383041155;
	add.s32 	%r425, %r422, 1161830871;
	xor.b32  	%r426, %r424, %r425;
	shr.u32 	%r427, %r422, 5;
	add.s32 	%r428, %r427, 2123724318;
	xor.b32  	%r429, %r426, %r428;
	add.s32 	%r430, %r429, %r414;
	shl.b32 	%r431, %r430, 4;
	add.s32 	%r432, %r431, -1556008596;
	add.s32 	%r433, %r430, -478700656;
	shr.u32 	%r434, %r430, 5;
	add.s32 	%r435, %r434, -939442524;
	xor.b32  	%r436, %r432, %r433;
	xor.b32  	%r437, %r436, %r435;
	add.s32 	%r5, %r437, %r422;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r5;
	setp.eq.s32 	%p4, %r188, 0;
	mov.f32 	%f883, 0f3F000000;
	mov.f32 	%f884, %f883;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r438, %r5, 1664525, 1013904223;
	and.b32  	%r439, %r438, 16777215;
	cvt.rn.f32.u32 	%f297, %r439;
	mov.f32 	%f298, 0f4B800000;
	div.approx.ftz.f32 	%f884, %f297, %f298;
	mad.lo.s32 	%r440, %r438, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r440;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f299, %r441;
	div.approx.ftz.f32 	%f883, %f299, %f298;

$L__BB0_3:
	cvt.rn.f32.s32 	%f300, %r184;
	add.ftz.f32 	%f301, %f884, %f300;
	cvt.rn.f32.s32 	%f302, %r185;
	add.ftz.f32 	%f303, %f883, %f302;
	cvt.rn.f32.s32 	%f304, %r182;
	div.approx.ftz.f32 	%f305, %f301, %f304;
	cvt.rn.f32.s32 	%f306, %r183;
	div.approx.ftz.f32 	%f307, %f303, %f306;
	ld.const.u64 	%rd26, [params+208];
	mov.f32 	%f308, 0f3F800000;
	sub.ftz.f32 	%f309, %f308, %f307;
	tex.2d.v4.f32.f32 	{%f5, %f6, %f7, %f310}, [%rd26, {%f305, %f309}];
	ld.const.u64 	%rd27, [params+216];
	tex.2d.v4.f32.f32 	{%f311, %f312, %f313, %f961}, [%rd27, {%f305, %f309}];
	sub.ftz.f32 	%f8, %f311, %f5;
	sub.ftz.f32 	%f9, %f312, %f6;
	sub.ftz.f32 	%f10, %f313, %f7;
	setp.eq.ftz.f32 	%p5, %f961, 0f00000000;
	@%p5 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_4;

$L__BB0_6:
	mul.ftz.f32 	%f315, %f9, %f9;
	fma.rn.ftz.f32 	%f316, %f8, %f8, %f315;
	fma.rn.ftz.f32 	%f317, %f10, %f10, %f316;
	sqrt.approx.ftz.f32 	%f961, %f317;
	bra.uni 	$L__BB0_7;

$L__BB0_4:
	setp.geu.ftz.f32 	%p6, %f961, 0f00000000;
	@%p6 bra 	$L__BB0_7;

	mov.f32 	%f961, 0f5A0E1BCA;

$L__BB0_7:
	mul.ftz.f32 	%f324, %f9, %f9;
	fma.rn.ftz.f32 	%f325, %f8, %f8, %f324;
	fma.rn.ftz.f32 	%f326, %f10, %f10, %f325;
	rsqrt.approx.ftz.f32 	%f327, %f326;
	st.local.v2.f32 	[%rd5+68], {%f5, %f6};
	st.local.f32 	[%rd5+76], %f7;
	st.local.v2.f32 	[%rd5+20], {%f308, %f308};
	mov.u32 	%r445, 1065353216;
	st.local.u32 	[%rd5+28], %r445;
	mul.ftz.f32 	%f950, %f10, %f327;
	mul.ftz.f32 	%f949, %f9, %f327;
	mul.ftz.f32 	%f948, %f8, %f327;
	mov.f32 	%f19, 0fBF800000;
	st.local.v4.f32 	[%rd5+100], {%f948, %f949, %f950, %f19};
	mov.u32 	%r745, 16777216;
	mov.u32 	%r753, 0;
	st.local.v4.u32 	[%rd5+-28], {%r753, %r753, %r753, %r745};
	st.local.v2.f32 	[%rd5+-12], {%f308, %f308};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f895, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f308, %f308, %f308, %f895};
	st.local.u32 	[%rd5+48], %r753;
	st.local.v4.f32 	[%rd5+116], {%f895, %f895, %f895, %f308};
	st.local.v4.u32 	[%rd5+4], {%r753, %r753, %r445, %r753};
	st.local.u32 	[%rd5+96], %r445;
	ld.const.u32 	%r6, [params+252];
	setp.eq.s32 	%p7, %r6, 0;
	mov.u32 	%r772, -1;
	mov.f32 	%f894, %f895;
	mov.f32 	%f893, %f895;
	mov.f32 	%f962, %f895;
	mov.f32 	%f963, %f895;
	mov.f32 	%f964, %f895;
	mov.u32 	%r773, %r772;
	@%p7 bra 	$L__BB0_35;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f20, [params+76];
	shr.u64 	%rd29, %rd80, 32;
	cvt.u32.u64 	%r7, %rd29;
	cvt.u32.u64 	%r8, %rd80;
	ld.const.u32 	%r9, [params+248];
	ld.const.v2.f32 	{%f338, %f339}, [params+232];
	ld.const.f32 	%f23, [params+240];
	mov.f32 	%f886, %f948;
	mov.f32 	%f887, %f949;
	mov.f32 	%f888, %f950;
	mov.f32 	%f899, %f961;
	mov.u32 	%r752, %r772;
	mov.f32 	%f906, %f308;
	mov.f32 	%f905, %f308;
	mov.f32 	%f904, %f308;
	bra.uni 	$L__BB0_9;

$L__BB0_34:
	ld.local.v4.f32 	{%f886, %f887, %f888, %f470}, [%rd5+100];
	mov.f32 	%f899, 0f5A0E1BCA;

$L__BB0_9:
	neg.ftz.f32 	%f340, %f888;
	neg.ftz.f32 	%f341, %f886;
	neg.ftz.f32 	%f342, %f887;
	st.local.v2.f32 	[%rd5+84], {%f341, %f342};
	st.local.f32 	[%rd5+92], %f340;
	st.local.v2.f32 	[%rd5+132], {%f308, %f308};
	st.local.f32 	[%rd5+80], %f899;
	and.b32  	%r14, %r745, 822083586;
	st.local.u32 	[%rd5+-16], %r14;
	setp.lt.s32 	%p8, %r752, 0;
	@%p8 bra 	$L__BB0_14;

	or.b32  	%r451, %r14, 4096;
	st.local.u32 	[%rd5+-16], %r451;
	mul.wide.s32 	%rd30, %r752, 16;
	add.s64 	%rd7, %rd1, %rd30;
	ld.local.v4.f32 	{%f344, %f345, %f346, %f347}, [%rd7];
	add.s64 	%rd31, %rd2, %rd30;
	ld.local.v4.f32 	{%f352, %f353, %f354, %f355}, [%rd31];
	st.local.v4.f32 	[%rd5+52], {%f352, %f353, %f354, %f355};
	mul.wide.s32 	%rd32, %r752, 4;
	add.s64 	%rd33, %rd3, %rd32;
	ld.local.f32 	%f41, [%rd33];
	st.local.v4.f32 	[%rd5+36], {%f344, %f345, %f346, %f41};
	st.local.f32 	[%rd5+132], %f347;
	setp.eq.s32 	%p9, %r752, 0;
	@%p9 bra 	$L__BB0_12;

	ld.local.f32 	%f360, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f360;

$L__BB0_12:
	setp.leu.ftz.f32 	%p10, %f41, 0f00000000;
	@%p10 bra 	$L__BB0_14;

	ld.local.u32 	%r452, [%rd5];
	mad.lo.s32 	%r453, %r452, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r453;
	and.b32  	%r454, %r453, 16777215;
	cvt.rn.f32.u32 	%f361, %r454;
	mov.f32 	%f362, 0f4B800000;
	div.approx.ftz.f32 	%f363, %f361, %f362;
	lg2.approx.ftz.f32 	%f364, %f363;
	mul.ftz.f32 	%f365, %f364, 0fBF317218;
	mul.ftz.f32 	%f899, %f365, %f41;

$L__BB0_14:
	ld.local.v4.f32 	{%f375, %f376, %f377, %f378}, [%rd5+68];
	mov.u32 	%r525, 0;
	mov.u32 	%r488, 1;
	mov.u32 	%r491, 2;
	mov.f32 	%f374, 0f00000000;
	mov.u32 	%r493, 4;
	mov.u32 	%r497, -1;
	// begin inline asm
	call(%r455,%r456,%r457,%r458,%r459,%r460,%r461,%r462,%r463,%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486),_optix_trace_typed_32,(%r525,%rd6,%f375,%f376,%f377,%f886,%f887,%f888,%f20,%f899,%f374,%r488,%r525,%r525,%r491,%r525,%r493,%r7,%r8,%r497,%r497,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525,%r525);
	// end inline asm
	ld.local.u32 	%r526, [%rd5+16];
	add.s32 	%r753, %r526, 1;
	st.local.u32 	[%rd5+16], %r753;
	setp.ne.s32 	%p11, %r526, 0;
	@%p11 bra 	$L__BB0_16;

	ld.local.v4.f32 	{%f379, %f380, %f381, %f382}, [%rd5+68];
	add.ftz.f32 	%f964, %f964, %f379;
	add.ftz.f32 	%f963, %f963, %f380;
	add.ftz.f32 	%f962, %f962, %f381;
	mov.u32 	%r772, %r458;
	mov.u32 	%r773, %r457;

$L__BB0_16:
	ld.local.u32 	%r52, [%rd5+-16];
	and.b32  	%r745, %r52, -805306369;
	st.local.u32 	[%rd5+-16], %r745;
	and.b32  	%r527, %r52, 4096;
	setp.eq.s32 	%p12, %r527, 0;
	@%p12 bra 	$L__BB0_24;

	and.b32  	%r54, %r52, 512;
	setp.eq.s32 	%p13, %r54, 0;
	@%p13 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_18;

$L__BB0_20:
	ld.local.f32 	%f899, [%rd5+80];
	bra.uni 	$L__BB0_21;

$L__BB0_18:
	st.local.f32 	[%rd5+80], %f899;
	ld.local.v4.f32 	{%f386, %f387, %f388, %f389}, [%rd5+100];
	ld.local.v4.f32 	{%f393, %f394, %f395, %f396}, [%rd5+68];
	fma.rn.ftz.f32 	%f400, %f899, %f387, %f394;
	fma.rn.ftz.f32 	%f401, %f899, %f386, %f393;
	st.local.v2.f32 	[%rd5+68], {%f401, %f400};
	fma.rn.ftz.f32 	%f402, %f899, %f388, %f395;
	st.local.f32 	[%rd5+76], %f402;
	setp.lt.u32 	%p14, %r753, %r6;
	@%p14 bra 	$L__BB0_21;

	ld.local.v4.f32 	{%f403, %f404, %f405, %f406}, [%rd5+-28];
	add.ftz.f32 	%f410, %f339, %f404;
	add.ftz.f32 	%f411, %f338, %f403;
	st.local.v2.f32 	[%rd5+-28], {%f411, %f410};
	add.ftz.f32 	%f412, %f23, %f405;
	st.local.f32 	[%rd5+-20], %f412;

$L__BB0_21:
	ld.local.v4.f32 	{%f413, %f414, %f415, %f416}, [%rd5+36];
	add.ftz.f32 	%f420, %f413, 0f38D1B717;
	add.ftz.f32 	%f421, %f414, 0f38D1B717;
	add.ftz.f32 	%f422, %f415, 0f38D1B717;
	neg.ftz.f32 	%f423, %f899;
	div.approx.ftz.f32 	%f424, %f423, %f420;
	div.approx.ftz.f32 	%f425, %f423, %f421;
	div.approx.ftz.f32 	%f426, %f423, %f422;
	mul.ftz.f32 	%f427, %f424, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f52, %f427;
	mul.ftz.f32 	%f428, %f425, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f53, %f428;
	mul.ftz.f32 	%f429, %f426, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f54, %f429;
	mul.ftz.f32 	%f904, %f904, %f52;
	mul.ftz.f32 	%f905, %f905, %f53;
	mul.ftz.f32 	%f906, %f906, %f54;
	and.b32  	%r528, %r52, 16777216;
	setp.eq.s32 	%p15, %r528, 0;
	@%p15 bra 	$L__BB0_24;

	ld.local.v4.f32 	{%f430, %f431, %f432, %f433}, [%rd5+-12];
	mul.ftz.f32 	%f437, %f53, %f431;
	mul.ftz.f32 	%f438, %f52, %f430;
	st.local.v2.f32 	[%rd5+-12], {%f438, %f437};
	mul.ftz.f32 	%f439, %f54, %f432;
	st.local.f32 	[%rd5+-4], %f439;
	@%p13 bra 	$L__BB0_24;

	and.b32  	%r745, %r52, -822083585;
	st.local.u32 	[%rd5+-16], %r745;

$L__BB0_24:
	ld.local.v4.f32 	{%f440, %f441, %f442, %f443}, [%rd5+-28];
	fma.rn.ftz.f32 	%f893, %f904, %f440, %f893;
	fma.rn.ftz.f32 	%f894, %f905, %f441, %f894;
	fma.rn.ftz.f32 	%f895, %f906, %f442, %f895;
	ld.local.f32 	%f447, [%rd5+32];
	setp.le.ftz.f32 	%p17, %f447, 0f00000000;
	setp.lt.s32 	%p18, %r745, 0;
	or.pred  	%p19, %p18, %p17;
	@%p19 bra 	$L__BB0_35;

	ld.local.v4.f32 	{%f448, %f449, %f450, %f451}, [%rd5+20];
	setp.eq.ftz.f32 	%p20, %f448, 0f00000000;
	setp.eq.ftz.f32 	%p21, %f449, 0f00000000;
	setp.eq.ftz.f32 	%p22, %f450, 0f00000000;
	and.pred  	%p23, %p20, %p21;
	and.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB0_35;

	mul.ftz.f32 	%f904, %f904, %f448;
	mul.ftz.f32 	%f905, %f905, %f449;
	mul.ftz.f32 	%f906, %f906, %f450;
	setp.ge.u32 	%p25, %r9, %r753;
	@%p25 bra 	$L__BB0_29;

	max.ftz.f32 	%f452, %f904, %f905;
	max.ftz.f32 	%f70, %f452, %f906;
	ld.local.u32 	%r529, [%rd5];
	mad.lo.s32 	%r530, %r529, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r530;
	and.b32  	%r531, %r530, 16777215;
	cvt.rn.f32.u32 	%f453, %r531;
	mov.f32 	%f454, 0f4B800000;
	div.approx.ftz.f32 	%f455, %f453, %f454;
	setp.lt.ftz.f32 	%p26, %f70, %f455;
	@%p26 bra 	$L__BB0_35;

	rcp.approx.ftz.f32 	%f456, %f70;
	mul.ftz.f32 	%f904, %f904, %f456;
	mul.ftz.f32 	%f905, %f905, %f456;
	mul.ftz.f32 	%f906, %f906, %f456;

$L__BB0_29:
	and.b32  	%r532, %r745, 288;
	setp.ne.s32 	%p27, %r532, 256;
	@%p27 bra 	$L__BB0_33;

	and.b32  	%r533, %r745, 16;
	setp.eq.s32 	%p28, %r533, 0;
	@%p28 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_31;

$L__BB0_32:
	add.s32 	%r543, %r752, -1;
	max.s32 	%r752, %r543, -1;
	bra.uni 	$L__BB0_33;

$L__BB0_31:
	add.s32 	%r534, %r752, 1;
	min.s32 	%r752, %r534, 3;
	mul.wide.s32 	%rd35, %r752, 16;
	add.s64 	%rd36, %rd1, %rd35;
	ld.local.v4.u32 	{%r535, %r536, %r537, %r538}, [%rd5+116];
	st.local.v4.u32 	[%rd36], {%r535, %r536, %r537, %r538};
	ld.local.v4.f32 	{%f457, %f458, %f459, %f460}, [%rd5+52];
	add.s64 	%rd37, %rd2, %rd35;
	st.local.v4.f32 	[%rd37], {%f457, %f458, %f459, %f460};
	ld.local.f32 	%f465, [%rd5+48];
	mul.wide.s32 	%rd38, %r752, 4;
	add.s64 	%rd39, %rd3, %rd38;
	st.local.f32 	[%rd39], %f465;

$L__BB0_33:
	setp.ge.u32 	%p29, %r753, %r6;
	@%p29 bra 	$L__BB0_35;
	bra.uni 	$L__BB0_34;

$L__BB0_35:
	ld.local.v4.f32 	{%f987, %f986, %f985, %f474}, [%rd5+-12];
	ld.local.v4.f32 	{%f990, %f989, %f988, %f478}, [%rd5+4];
	ld.local.f32 	%f946, [%rd5+96];
	setp.geu.ftz.f32 	%p30, %f946, 0f3F800000;
	setp.lt.s32 	%p31, %r753, 2;
	or.pred  	%p32, %p31, %p30;
	@%p32 bra 	$L__BB0_99;

	st.local.v2.f32 	[%rd5+68], {%f5, %f6};
	st.local.f32 	[%rd5+76], %f7;
	mov.f32 	%f482, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f482, %f482};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f948, %f949, %f950, %f19};
	mov.u32 	%r764, 16777216;
	mov.u32 	%r546, 0;
	st.local.v4.u32 	[%rd5+-28], {%r546, %r546, %r546, %r764};
	st.local.v2.f32 	[%rd5+-12], {%f482, %f482};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f922, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f482, %f482, %f482, %f922};
	st.local.u32 	[%rd5+48], %r546;
	st.local.v4.f32 	[%rd5+116], {%f922, %f922, %f922, %f482};
	st.local.v4.u32 	[%rd5+4], {%r546, %r546, %r445, %r546};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f921, %f922;
	mov.f32 	%f920, %f922;
	@%p7 bra 	$L__BB0_64;

	add.u64 	%rd81, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f94, [params+76];
	shr.u64 	%rd41, %rd81, 32;
	cvt.u32.u64 	%r63, %rd41;
	cvt.u32.u64 	%r64, %rd81;
	ld.const.u32 	%r65, [params+248];
	ld.const.v2.f32 	{%f489, %f490}, [params+232];
	mov.u32 	%r763, -1;
	ld.const.f32 	%f97, [params+240];
	mov.f32 	%f916, %f948;
	mov.f32 	%f917, %f949;
	mov.f32 	%f918, %f950;
	mov.f32 	%f929, %f961;
	mov.f32 	%f936, %f482;
	mov.f32 	%f935, %f482;
	mov.f32 	%f934, %f482;
	bra.uni 	$L__BB0_38;

$L__BB0_63:
	ld.local.v4.f32 	{%f916, %f917, %f918, %f621}, [%rd5+100];
	mov.f32 	%f929, 0f5A0E1BCA;

$L__BB0_38:
	neg.ftz.f32 	%f491, %f918;
	neg.ftz.f32 	%f492, %f916;
	neg.ftz.f32 	%f493, %f917;
	st.local.v2.f32 	[%rd5+84], {%f492, %f493};
	st.local.f32 	[%rd5+92], %f491;
	st.local.v2.f32 	[%rd5+132], {%f482, %f482};
	st.local.f32 	[%rd5+80], %f929;
	and.b32  	%r70, %r764, 822083586;
	st.local.u32 	[%rd5+-16], %r70;
	setp.lt.s32 	%p34, %r763, 0;
	@%p34 bra 	$L__BB0_43;

	or.b32  	%r549, %r70, 4096;
	st.local.u32 	[%rd5+-16], %r549;
	mul.wide.s32 	%rd42, %r763, 16;
	add.s64 	%rd9, %rd1, %rd42;
	ld.local.v4.f32 	{%f495, %f496, %f497, %f498}, [%rd9];
	add.s64 	%rd43, %rd2, %rd42;
	ld.local.v4.f32 	{%f503, %f504, %f505, %f506}, [%rd43];
	st.local.v4.f32 	[%rd5+52], {%f503, %f504, %f505, %f506};
	mul.wide.s32 	%rd44, %r763, 4;
	add.s64 	%rd45, %rd3, %rd44;
	ld.local.f32 	%f115, [%rd45];
	st.local.v4.f32 	[%rd5+36], {%f495, %f496, %f497, %f115};
	st.local.f32 	[%rd5+132], %f498;
	setp.eq.s32 	%p35, %r763, 0;
	@%p35 bra 	$L__BB0_41;

	ld.local.f32 	%f511, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f511;

$L__BB0_41:
	setp.leu.ftz.f32 	%p36, %f115, 0f00000000;
	@%p36 bra 	$L__BB0_43;

	ld.local.u32 	%r550, [%rd5];
	mad.lo.s32 	%r551, %r550, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r551;
	and.b32  	%r552, %r551, 16777215;
	cvt.rn.f32.u32 	%f512, %r552;
	mov.f32 	%f513, 0f4B800000;
	div.approx.ftz.f32 	%f514, %f512, %f513;
	lg2.approx.ftz.f32 	%f515, %f514;
	mul.ftz.f32 	%f516, %f515, 0fBF317218;
	mul.ftz.f32 	%f929, %f516, %f115;

$L__BB0_43:
	ld.local.v4.f32 	{%f526, %f527, %f528, %f529}, [%rd5+68];
	mov.u32 	%r586, 1;
	mov.u32 	%r589, 2;
	mov.f32 	%f525, 0f00000000;
	mov.u32 	%r591, 4;
	mov.u32 	%r595, -1;
	// begin inline asm
	call(%r553,%r554,%r555,%r556,%r557,%r558,%r559,%r560,%r561,%r562,%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584),_optix_trace_typed_32,(%r546,%rd8,%f526,%f527,%f528,%f916,%f917,%f918,%f94,%f929,%f525,%r586,%r546,%r546,%r589,%r546,%r591,%r63,%r64,%r595,%r595,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546);
	// end inline asm
	ld.local.u32 	%r624, [%rd5+16];
	add.s32 	%r103, %r624, 1;
	st.local.u32 	[%rd5+16], %r103;
	setp.ne.s32 	%p37, %r624, 0;
	@%p37 bra 	$L__BB0_45;

	ld.local.v4.f32 	{%f530, %f531, %f532, %f533}, [%rd5+68];
	add.ftz.f32 	%f964, %f964, %f530;
	add.ftz.f32 	%f963, %f963, %f531;
	add.ftz.f32 	%f962, %f962, %f532;
	mov.u32 	%r772, %r556;
	mov.u32 	%r773, %r555;

$L__BB0_45:
	ld.local.u32 	%r108, [%rd5+-16];
	and.b32  	%r764, %r108, -805306369;
	st.local.u32 	[%rd5+-16], %r764;
	and.b32  	%r625, %r108, 4096;
	setp.eq.s32 	%p38, %r625, 0;
	@%p38 bra 	$L__BB0_53;

	and.b32  	%r110, %r108, 512;
	setp.eq.s32 	%p39, %r110, 0;
	@%p39 bra 	$L__BB0_49;
	bra.uni 	$L__BB0_47;

$L__BB0_49:
	ld.local.f32 	%f929, [%rd5+80];
	bra.uni 	$L__BB0_50;

$L__BB0_47:
	st.local.f32 	[%rd5+80], %f929;
	ld.local.v4.f32 	{%f537, %f538, %f539, %f540}, [%rd5+100];
	ld.local.v4.f32 	{%f544, %f545, %f546, %f547}, [%rd5+68];
	fma.rn.ftz.f32 	%f551, %f929, %f538, %f545;
	fma.rn.ftz.f32 	%f552, %f929, %f537, %f544;
	st.local.v2.f32 	[%rd5+68], {%f552, %f551};
	fma.rn.ftz.f32 	%f553, %f929, %f539, %f546;
	st.local.f32 	[%rd5+76], %f553;
	setp.lt.u32 	%p40, %r103, %r6;
	@%p40 bra 	$L__BB0_50;

	ld.local.v4.f32 	{%f554, %f555, %f556, %f557}, [%rd5+-28];
	add.ftz.f32 	%f561, %f490, %f555;
	add.ftz.f32 	%f562, %f489, %f554;
	st.local.v2.f32 	[%rd5+-28], {%f562, %f561};
	add.ftz.f32 	%f563, %f97, %f556;
	st.local.f32 	[%rd5+-20], %f563;

$L__BB0_50:
	ld.local.v4.f32 	{%f564, %f565, %f566, %f567}, [%rd5+36];
	add.ftz.f32 	%f571, %f564, 0f38D1B717;
	add.ftz.f32 	%f572, %f565, 0f38D1B717;
	add.ftz.f32 	%f573, %f566, 0f38D1B717;
	neg.ftz.f32 	%f574, %f929;
	div.approx.ftz.f32 	%f575, %f574, %f571;
	div.approx.ftz.f32 	%f576, %f574, %f572;
	div.approx.ftz.f32 	%f577, %f574, %f573;
	mul.ftz.f32 	%f578, %f575, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f126, %f578;
	mul.ftz.f32 	%f579, %f576, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f127, %f579;
	mul.ftz.f32 	%f580, %f577, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f128, %f580;
	mul.ftz.f32 	%f934, %f934, %f126;
	mul.ftz.f32 	%f935, %f935, %f127;
	mul.ftz.f32 	%f936, %f936, %f128;
	and.b32  	%r626, %r108, 16777216;
	setp.eq.s32 	%p41, %r626, 0;
	@%p41 bra 	$L__BB0_53;

	ld.local.v4.f32 	{%f581, %f582, %f583, %f584}, [%rd5+-12];
	mul.ftz.f32 	%f588, %f127, %f582;
	mul.ftz.f32 	%f589, %f126, %f581;
	st.local.v2.f32 	[%rd5+-12], {%f589, %f588};
	mul.ftz.f32 	%f590, %f128, %f583;
	st.local.f32 	[%rd5+-4], %f590;
	@%p39 bra 	$L__BB0_53;

	and.b32  	%r764, %r108, -822083585;
	st.local.u32 	[%rd5+-16], %r764;

$L__BB0_53:
	ld.local.v4.f32 	{%f591, %f592, %f593, %f594}, [%rd5+-28];
	fma.rn.ftz.f32 	%f920, %f934, %f591, %f920;
	fma.rn.ftz.f32 	%f921, %f935, %f592, %f921;
	fma.rn.ftz.f32 	%f922, %f936, %f593, %f922;
	ld.local.f32 	%f598, [%rd5+32];
	setp.le.ftz.f32 	%p43, %f598, 0f00000000;
	setp.lt.s32 	%p44, %r764, 0;
	or.pred  	%p45, %p44, %p43;
	@%p45 bra 	$L__BB0_64;

	ld.local.v4.f32 	{%f599, %f600, %f601, %f602}, [%rd5+20];
	setp.eq.ftz.f32 	%p46, %f599, 0f00000000;
	setp.eq.ftz.f32 	%p47, %f600, 0f00000000;
	setp.eq.ftz.f32 	%p48, %f601, 0f00000000;
	and.pred  	%p49, %p46, %p47;
	and.pred  	%p50, %p48, %p49;
	@%p50 bra 	$L__BB0_64;

	mul.ftz.f32 	%f934, %f934, %f599;
	mul.ftz.f32 	%f935, %f935, %f600;
	mul.ftz.f32 	%f936, %f936, %f601;
	setp.ge.u32 	%p51, %r65, %r103;
	@%p51 bra 	$L__BB0_58;

	max.ftz.f32 	%f603, %f934, %f935;
	max.ftz.f32 	%f144, %f603, %f936;
	ld.local.u32 	%r627, [%rd5];
	mad.lo.s32 	%r628, %r627, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r628;
	and.b32  	%r629, %r628, 16777215;
	cvt.rn.f32.u32 	%f604, %r629;
	mov.f32 	%f605, 0f4B800000;
	div.approx.ftz.f32 	%f606, %f604, %f605;
	setp.lt.ftz.f32 	%p52, %f144, %f606;
	@%p52 bra 	$L__BB0_64;

	rcp.approx.ftz.f32 	%f607, %f144;
	mul.ftz.f32 	%f934, %f934, %f607;
	mul.ftz.f32 	%f935, %f935, %f607;
	mul.ftz.f32 	%f936, %f936, %f607;

$L__BB0_58:
	and.b32  	%r630, %r764, 288;
	setp.ne.s32 	%p53, %r630, 256;
	@%p53 bra 	$L__BB0_62;

	and.b32  	%r631, %r764, 16;
	setp.eq.s32 	%p54, %r631, 0;
	@%p54 bra 	$L__BB0_61;
	bra.uni 	$L__BB0_60;

$L__BB0_61:
	add.s32 	%r641, %r763, -1;
	max.s32 	%r763, %r641, -1;
	bra.uni 	$L__BB0_62;

$L__BB0_60:
	add.s32 	%r632, %r763, 1;
	min.s32 	%r763, %r632, 3;
	mul.wide.s32 	%rd47, %r763, 16;
	add.s64 	%rd48, %rd1, %rd47;
	ld.local.v4.u32 	{%r633, %r634, %r635, %r636}, [%rd5+116];
	st.local.v4.u32 	[%rd48], {%r633, %r634, %r635, %r636};
	ld.local.v4.f32 	{%f608, %f609, %f610, %f611}, [%rd5+52];
	add.s64 	%rd49, %rd2, %rd47;
	st.local.v4.f32 	[%rd49], {%f608, %f609, %f610, %f611};
	ld.local.f32 	%f616, [%rd5+48];
	mul.wide.s32 	%rd50, %r763, 4;
	add.s64 	%rd51, %rd3, %rd50;
	st.local.f32 	[%rd51], %f616;

$L__BB0_62:
	setp.ge.u32 	%p55, %r103, %r6;
	@%p55 bra 	$L__BB0_64;
	bra.uni 	$L__BB0_63;

$L__BB0_64:
	ld.local.v4.f32 	{%f622, %f623, %f624, %f625}, [%rd5+-12];
	ld.local.v4.f32 	{%f626, %f627, %f628, %f629}, [%rd5+4];
	ld.local.f32 	%f947, [%rd5+96];
	setp.gt.ftz.f32 	%p56, %f946, %f947;
	@%p56 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_65;

$L__BB0_67:
	mov.u32 	%r764, 268435456;
	st.local.u32 	[%rd5+-16], %r764;
	mul.ftz.f32 	%f946, %f946, 0f3F000000;
	bra.uni 	$L__BB0_68;

$L__BB0_65:
	setp.geu.ftz.f32 	%p57, %f946, %f947;
	@%p57 bra 	$L__BB0_68;

	mov.u32 	%r764, 536870912;
	st.local.u32 	[%rd5+-16], %r764;
	mul.ftz.f32 	%f947, %f947, 0f3F000000;

$L__BB0_68:
	st.local.v2.f32 	[%rd5+68], {%f5, %f6};
	st.local.f32 	[%rd5+76], %f7;
	mov.f32 	%f633, 0f3F800000;
	st.local.v2.f32 	[%rd5+20], {%f633, %f633};
	st.local.u32 	[%rd5+28], %r445;
	st.local.v4.f32 	[%rd5+100], {%f948, %f949, %f950, %f19};
	and.b32  	%r645, %r764, 805306368;
	or.b32  	%r768, %r645, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r546, %r546, %r546, %r768};
	st.local.v2.f32 	[%rd5+-12], {%f633, %f633};
	st.local.u32 	[%rd5+-4], %r445;
	mov.f32 	%f954, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f633, %f633, %f633, %f954};
	st.local.u32 	[%rd5+48], %r546;
	st.local.v4.f32 	[%rd5+116], {%f954, %f954, %f954, %f633};
	st.local.v4.u32 	[%rd5+4], {%r546, %r546, %r445, %r546};
	st.local.u32 	[%rd5+96], %r445;
	mov.f32 	%f953, %f954;
	mov.f32 	%f952, %f954;
	@%p7 bra 	$L__BB0_96;

	add.u64 	%rd82, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f174, [params+76];
	shr.u64 	%rd53, %rd82, 32;
	cvt.u32.u64 	%r121, %rd53;
	cvt.u32.u64 	%r122, %rd82;
	ld.const.u32 	%r123, [params+248];
	ld.const.v2.f32 	{%f640, %f641}, [params+232];
	mov.u32 	%r775, -1;
	ld.const.f32 	%f177, [params+240];
	mov.f32 	%f968, %f633;
	mov.f32 	%f967, %f633;
	mov.f32 	%f966, %f633;
	bra.uni 	$L__BB0_70;

$L__BB0_95:
	ld.local.v4.f32 	{%f948, %f949, %f950, %f772}, [%rd5+100];
	mov.f32 	%f961, 0f5A0E1BCA;

$L__BB0_70:
	neg.ftz.f32 	%f642, %f950;
	neg.ftz.f32 	%f643, %f948;
	neg.ftz.f32 	%f644, %f949;
	st.local.v2.f32 	[%rd5+84], {%f643, %f644};
	st.local.f32 	[%rd5+92], %f642;
	st.local.v2.f32 	[%rd5+132], {%f633, %f633};
	st.local.f32 	[%rd5+80], %f961;
	and.b32  	%r128, %r768, 822083586;
	st.local.u32 	[%rd5+-16], %r128;
	setp.lt.s32 	%p59, %r775, 0;
	@%p59 bra 	$L__BB0_75;

	or.b32  	%r648, %r128, 4096;
	st.local.u32 	[%rd5+-16], %r648;
	mul.wide.s32 	%rd54, %r775, 16;
	add.s64 	%rd11, %rd1, %rd54;
	ld.local.v4.f32 	{%f646, %f647, %f648, %f649}, [%rd11];
	add.s64 	%rd55, %rd2, %rd54;
	ld.local.v4.f32 	{%f654, %f655, %f656, %f657}, [%rd55];
	st.local.v4.f32 	[%rd5+52], {%f654, %f655, %f656, %f657};
	mul.wide.s32 	%rd56, %r775, 4;
	add.s64 	%rd57, %rd3, %rd56;
	ld.local.f32 	%f195, [%rd57];
	st.local.v4.f32 	[%rd5+36], {%f646, %f647, %f648, %f195};
	st.local.f32 	[%rd5+132], %f649;
	setp.eq.s32 	%p60, %r775, 0;
	@%p60 bra 	$L__BB0_73;

	ld.local.f32 	%f662, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f662;

$L__BB0_73:
	setp.leu.ftz.f32 	%p61, %f195, 0f00000000;
	@%p61 bra 	$L__BB0_75;

	ld.local.u32 	%r649, [%rd5];
	mad.lo.s32 	%r650, %r649, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r650;
	and.b32  	%r651, %r650, 16777215;
	cvt.rn.f32.u32 	%f663, %r651;
	mov.f32 	%f664, 0f4B800000;
	div.approx.ftz.f32 	%f665, %f663, %f664;
	lg2.approx.ftz.f32 	%f666, %f665;
	mul.ftz.f32 	%f667, %f666, 0fBF317218;
	mul.ftz.f32 	%f961, %f667, %f195;

$L__BB0_75:
	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd5+68];
	mov.u32 	%r685, 1;
	mov.u32 	%r688, 2;
	mov.f32 	%f676, 0f00000000;
	mov.u32 	%r690, 4;
	mov.u32 	%r694, -1;
	// begin inline asm
	call(%r652,%r653,%r654,%r655,%r656,%r657,%r658,%r659,%r660,%r661,%r662,%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683),_optix_trace_typed_32,(%r546,%rd10,%f677,%f678,%f679,%f948,%f949,%f950,%f174,%f961,%f676,%r685,%r546,%r546,%r688,%r546,%r690,%r121,%r122,%r694,%r694,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546,%r546);
	// end inline asm
	ld.local.u32 	%r723, [%rd5+16];
	add.s32 	%r161, %r723, 1;
	st.local.u32 	[%rd5+16], %r161;
	setp.ne.s32 	%p62, %r723, 0;
	@%p62 bra 	$L__BB0_77;

	ld.local.v4.f32 	{%f681, %f682, %f683, %f684}, [%rd5+68];
	add.ftz.f32 	%f964, %f964, %f681;
	add.ftz.f32 	%f963, %f963, %f682;
	add.ftz.f32 	%f962, %f962, %f683;
	mov.u32 	%r772, %r655;
	mov.u32 	%r773, %r654;

$L__BB0_77:
	ld.local.u32 	%r166, [%rd5+-16];
	and.b32  	%r768, %r166, -805306369;
	st.local.u32 	[%rd5+-16], %r768;
	and.b32  	%r724, %r166, 4096;
	setp.eq.s32 	%p63, %r724, 0;
	@%p63 bra 	$L__BB0_85;

	and.b32  	%r168, %r166, 512;
	setp.eq.s32 	%p64, %r168, 0;
	@%p64 bra 	$L__BB0_81;
	bra.uni 	$L__BB0_79;

$L__BB0_81:
	ld.local.f32 	%f961, [%rd5+80];
	bra.uni 	$L__BB0_82;

$L__BB0_79:
	st.local.f32 	[%rd5+80], %f961;
	ld.local.v4.f32 	{%f688, %f689, %f690, %f691}, [%rd5+100];
	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+68];
	fma.rn.ftz.f32 	%f702, %f961, %f689, %f696;
	fma.rn.ftz.f32 	%f703, %f961, %f688, %f695;
	st.local.v2.f32 	[%rd5+68], {%f703, %f702};
	fma.rn.ftz.f32 	%f704, %f961, %f690, %f697;
	st.local.f32 	[%rd5+76], %f704;
	setp.lt.u32 	%p65, %r161, %r6;
	@%p65 bra 	$L__BB0_82;

	ld.local.v4.f32 	{%f705, %f706, %f707, %f708}, [%rd5+-28];
	add.ftz.f32 	%f712, %f641, %f706;
	add.ftz.f32 	%f713, %f640, %f705;
	st.local.v2.f32 	[%rd5+-28], {%f713, %f712};
	add.ftz.f32 	%f714, %f177, %f707;
	st.local.f32 	[%rd5+-20], %f714;

$L__BB0_82:
	ld.local.v4.f32 	{%f715, %f716, %f717, %f718}, [%rd5+36];
	add.ftz.f32 	%f722, %f715, 0f38D1B717;
	add.ftz.f32 	%f723, %f716, 0f38D1B717;
	add.ftz.f32 	%f724, %f717, 0f38D1B717;
	neg.ftz.f32 	%f725, %f961;
	div.approx.ftz.f32 	%f726, %f725, %f722;
	div.approx.ftz.f32 	%f727, %f725, %f723;
	div.approx.ftz.f32 	%f728, %f725, %f724;
	mul.ftz.f32 	%f729, %f726, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f206, %f729;
	mul.ftz.f32 	%f730, %f727, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f207, %f730;
	mul.ftz.f32 	%f731, %f728, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f208, %f731;
	mul.ftz.f32 	%f966, %f966, %f206;
	mul.ftz.f32 	%f967, %f967, %f207;
	mul.ftz.f32 	%f968, %f968, %f208;
	and.b32  	%r725, %r166, 16777216;
	setp.eq.s32 	%p66, %r725, 0;
	@%p66 bra 	$L__BB0_85;

	ld.local.v4.f32 	{%f732, %f733, %f734, %f735}, [%rd5+-12];
	mul.ftz.f32 	%f739, %f207, %f733;
	mul.ftz.f32 	%f740, %f206, %f732;
	st.local.v2.f32 	[%rd5+-12], {%f740, %f739};
	mul.ftz.f32 	%f741, %f208, %f734;
	st.local.f32 	[%rd5+-4], %f741;
	@%p64 bra 	$L__BB0_85;

	and.b32  	%r768, %r166, -822083585;
	st.local.u32 	[%rd5+-16], %r768;

$L__BB0_85:
	ld.local.v4.f32 	{%f742, %f743, %f744, %f745}, [%rd5+-28];
	fma.rn.ftz.f32 	%f952, %f966, %f742, %f952;
	fma.rn.ftz.f32 	%f953, %f967, %f743, %f953;
	fma.rn.ftz.f32 	%f954, %f968, %f744, %f954;
	ld.local.f32 	%f749, [%rd5+32];
	setp.le.ftz.f32 	%p68, %f749, 0f00000000;
	setp.lt.s32 	%p69, %r768, 0;
	or.pred  	%p70, %p69, %p68;
	@%p70 bra 	$L__BB0_96;

	ld.local.v4.f32 	{%f750, %f751, %f752, %f753}, [%rd5+20];
	setp.eq.ftz.f32 	%p71, %f750, 0f00000000;
	setp.eq.ftz.f32 	%p72, %f751, 0f00000000;
	setp.eq.ftz.f32 	%p73, %f752, 0f00000000;
	and.pred  	%p74, %p71, %p72;
	and.pred  	%p75, %p73, %p74;
	@%p75 bra 	$L__BB0_96;

	mul.ftz.f32 	%f966, %f966, %f750;
	mul.ftz.f32 	%f967, %f967, %f751;
	mul.ftz.f32 	%f968, %f968, %f752;
	setp.ge.u32 	%p76, %r123, %r161;
	@%p76 bra 	$L__BB0_90;

	max.ftz.f32 	%f754, %f966, %f967;
	max.ftz.f32 	%f224, %f754, %f968;
	ld.local.u32 	%r726, [%rd5];
	mad.lo.s32 	%r727, %r726, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r727;
	and.b32  	%r728, %r727, 16777215;
	cvt.rn.f32.u32 	%f755, %r728;
	mov.f32 	%f756, 0f4B800000;
	div.approx.ftz.f32 	%f757, %f755, %f756;
	setp.lt.ftz.f32 	%p77, %f224, %f757;
	@%p77 bra 	$L__BB0_96;

	rcp.approx.ftz.f32 	%f758, %f224;
	mul.ftz.f32 	%f966, %f966, %f758;
	mul.ftz.f32 	%f967, %f967, %f758;
	mul.ftz.f32 	%f968, %f968, %f758;

$L__BB0_90:
	and.b32  	%r729, %r768, 288;
	setp.ne.s32 	%p78, %r729, 256;
	@%p78 bra 	$L__BB0_94;

	and.b32  	%r730, %r768, 16;
	setp.eq.s32 	%p79, %r730, 0;
	@%p79 bra 	$L__BB0_93;
	bra.uni 	$L__BB0_92;

$L__BB0_93:
	add.s32 	%r740, %r775, -1;
	max.s32 	%r775, %r740, -1;
	bra.uni 	$L__BB0_94;

$L__BB0_92:
	add.s32 	%r731, %r775, 1;
	min.s32 	%r775, %r731, 3;
	mul.wide.s32 	%rd59, %r775, 16;
	add.s64 	%rd60, %rd1, %rd59;
	ld.local.v4.u32 	{%r732, %r733, %r734, %r735}, [%rd5+116];
	st.local.v4.u32 	[%rd60], {%r732, %r733, %r734, %r735};
	ld.local.v4.f32 	{%f759, %f760, %f761, %f762}, [%rd5+52];
	add.s64 	%rd61, %rd2, %rd59;
	st.local.v4.f32 	[%rd61], {%f759, %f760, %f761, %f762};
	ld.local.f32 	%f767, [%rd5+48];
	mul.wide.s32 	%rd62, %r775, 4;
	add.s64 	%rd63, %rd3, %rd62;
	st.local.f32 	[%rd63], %f767;

$L__BB0_94:
	setp.ge.u32 	%p80, %r161, %r6;
	@%p80 bra 	$L__BB0_96;
	bra.uni 	$L__BB0_95;

$L__BB0_96:
	ld.local.f32 	%f978, [%rd5+96];
	setp.eq.ftz.f32 	%p81, %f946, %f947;
	@%p81 bra 	$L__BB0_98;

	mul.ftz.f32 	%f978, %f978, 0f3F000000;
	st.local.f32 	[%rd5+96], %f978;

$L__BB0_98:
	add.ftz.f32 	%f773, %f946, %f947;
	add.ftz.f32 	%f774, %f773, %f978;
	rcp.approx.ftz.f32 	%f775, %f774;
	mul.ftz.f32 	%f776, %f920, %f947;
	fma.rn.ftz.f32 	%f777, %f893, %f946, %f776;
	mul.ftz.f32 	%f778, %f921, %f947;
	fma.rn.ftz.f32 	%f779, %f894, %f946, %f778;
	mul.ftz.f32 	%f780, %f922, %f947;
	fma.rn.ftz.f32 	%f781, %f895, %f946, %f780;
	fma.rn.ftz.f32 	%f782, %f952, %f978, %f777;
	fma.rn.ftz.f32 	%f783, %f953, %f978, %f779;
	fma.rn.ftz.f32 	%f784, %f954, %f978, %f781;
	mul.ftz.f32 	%f893, %f775, %f782;
	mul.ftz.f32 	%f894, %f775, %f783;
	mul.ftz.f32 	%f895, %f775, %f784;
	mul.ftz.f32 	%f785, %f622, %f947;
	fma.rn.ftz.f32 	%f786, %f987, %f946, %f785;
	mul.ftz.f32 	%f787, %f623, %f947;
	fma.rn.ftz.f32 	%f788, %f986, %f946, %f787;
	mul.ftz.f32 	%f789, %f624, %f947;
	fma.rn.ftz.f32 	%f790, %f985, %f946, %f789;
	ld.local.v4.f32 	{%f791, %f792, %f793, %f794}, [%rd5+-12];
	fma.rn.ftz.f32 	%f798, %f978, %f791, %f786;
	fma.rn.ftz.f32 	%f799, %f978, %f792, %f788;
	fma.rn.ftz.f32 	%f800, %f978, %f793, %f790;
	mul.ftz.f32 	%f987, %f775, %f798;
	mul.ftz.f32 	%f986, %f775, %f799;
	mul.ftz.f32 	%f985, %f775, %f800;
	mul.ftz.f32 	%f801, %f626, %f947;
	fma.rn.ftz.f32 	%f802, %f990, %f946, %f801;
	mul.ftz.f32 	%f803, %f627, %f947;
	fma.rn.ftz.f32 	%f804, %f989, %f946, %f803;
	mul.ftz.f32 	%f805, %f628, %f947;
	fma.rn.ftz.f32 	%f806, %f988, %f946, %f805;
	ld.local.v4.f32 	{%f807, %f808, %f809, %f810}, [%rd5+4];
	fma.rn.ftz.f32 	%f814, %f978, %f807, %f802;
	fma.rn.ftz.f32 	%f815, %f978, %f808, %f804;
	fma.rn.ftz.f32 	%f816, %f978, %f809, %f806;
	mul.ftz.f32 	%f990, %f775, %f814;
	mul.ftz.f32 	%f989, %f775, %f815;
	mul.ftz.f32 	%f988, %f775, %f816;
	mul.ftz.f32 	%f964, %f964, 0f3EAAAAAB;
	mul.ftz.f32 	%f963, %f963, 0f3EAAAAAB;
	mul.ftz.f32 	%f962, %f962, 0f3EAAAAAB;

$L__BB0_99:
	cvt.u64.u32 	%rd79, %r179;
	mul.ftz.f32 	%f821, %f990, %f990;
	fma.rn.ftz.f32 	%f822, %f989, %f989, %f821;
	fma.rn.ftz.f32 	%f823, %f988, %f988, %f822;
	rsqrt.approx.ftz.f32 	%f824, %f823;
	mul.ftz.f32 	%f268, %f990, %f824;
	mul.ftz.f32 	%f269, %f989, %f824;
	mul.ftz.f32 	%f270, %f988, %f824;
	ld.const.u32 	%r178, [params];
	setp.eq.s32 	%p82, %r178, 0;
	ld.const.u64 	%rd64, [params+24];
	cvta.to.global.u64 	%rd65, %rd64;
	shl.b64 	%rd66, %rd79, 4;
	add.s64 	%rd12, %rd65, %rd66;
	mov.f32 	%f991, 0f00000000;
	mov.f32 	%f992, %f991;
	mov.f32 	%f993, %f991;
	mov.f32 	%f994, %f991;
	@%p82 bra 	$L__BB0_101;

	ld.global.v4.f32 	{%f991, %f992, %f993, %f994}, [%rd12];

$L__BB0_101:
	abs.ftz.f32 	%f829, %f893;
	abs.ftz.f32 	%f830, %f894;
	abs.ftz.f32 	%f831, %f895;
	setp.eq.ftz.f32 	%p83, %f831, 0f7F800000;
	setp.eq.ftz.f32 	%p84, %f830, 0f7F800000;
	setp.eq.ftz.f32 	%p85, %f829, 0f7F800000;
	setp.gtu.ftz.f32 	%p86, %f831, 0f7F800000;
	setp.gtu.ftz.f32 	%p87, %f830, 0f7F800000;
	setp.gtu.ftz.f32 	%p88, %f829, 0f7F800000;
	or.pred  	%p89, %p88, %p87;
	or.pred  	%p90, %p89, %p86;
	or.pred  	%p91, %p90, %p85;
	or.pred  	%p92, %p91, %p84;
	or.pred  	%p93, %p92, %p83;
	selp.f32 	%f832, 0f00000000, %f893, %p93;
	selp.f32 	%f833, 0f00000000, %f894, %p93;
	selp.f32 	%f834, 0f00000000, %f895, %p93;
	selp.f32 	%f835, 0f00000000, 0f3F800000, %p93;
	add.ftz.f32 	%f836, %f835, %f994;
	add.ftz.f32 	%f837, %f834, %f993;
	add.ftz.f32 	%f838, %f833, %f992;
	add.ftz.f32 	%f839, %f832, %f991;
	st.global.v4.f32 	[%rd12], {%f839, %f838, %f837, %f836};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p94, %rd13, 0;
	@%p94 bra 	$L__BB0_105;

	cvta.to.global.u64 	%rd67, %rd13;
	add.s64 	%rd14, %rd67, %rd66;
	mov.f32 	%f995, 0f00000000;
	mov.f32 	%f996, %f995;
	mov.f32 	%f997, %f995;
	mov.f32 	%f998, %f995;
	@%p82 bra 	$L__BB0_104;

	ld.global.v4.f32 	{%f995, %f996, %f997, %f847}, [%rd14];
	add.ftz.f32 	%f998, %f847, 0f00000000;

$L__BB0_104:
	abs.ftz.f32 	%f849, %f987;
	abs.ftz.f32 	%f850, %f986;
	abs.ftz.f32 	%f851, %f985;
	setp.eq.ftz.f32 	%p96, %f851, 0f7F800000;
	setp.eq.ftz.f32 	%p97, %f850, 0f7F800000;
	setp.eq.ftz.f32 	%p98, %f849, 0f7F800000;
	setp.gtu.ftz.f32 	%p99, %f851, 0f7F800000;
	setp.gtu.ftz.f32 	%p100, %f850, 0f7F800000;
	setp.gtu.ftz.f32 	%p101, %f849, 0f7F800000;
	or.pred  	%p102, %p101, %p100;
	or.pred  	%p103, %p102, %p99;
	or.pred  	%p104, %p103, %p98;
	or.pred  	%p105, %p104, %p97;
	or.pred  	%p106, %p105, %p96;
	selp.f32 	%f852, 0f00000000, %f987, %p106;
	selp.f32 	%f853, 0f00000000, %f986, %p106;
	selp.f32 	%f854, 0f00000000, %f985, %p106;
	add.ftz.f32 	%f855, %f854, %f997;
	add.ftz.f32 	%f856, %f853, %f996;
	add.ftz.f32 	%f857, %f852, %f995;
	st.global.v4.f32 	[%rd14], {%f857, %f856, %f855, %f998};

$L__BB0_105:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p107, %rd15, 0;
	@%p107 bra 	$L__BB0_109;

	cvta.to.global.u64 	%rd69, %rd15;
	add.s64 	%rd16, %rd69, %rd66;
	mov.f32 	%f999, 0f00000000;
	mov.f32 	%f1000, %f999;
	mov.f32 	%f1001, %f999;
	mov.f32 	%f1002, %f999;
	@%p82 bra 	$L__BB0_108;

	ld.global.v4.f32 	{%f999, %f1000, %f1001, %f865}, [%rd16];
	add.ftz.f32 	%f1002, %f865, 0f00000000;

$L__BB0_108:
	abs.ftz.f32 	%f867, %f268;
	abs.ftz.f32 	%f868, %f269;
	abs.ftz.f32 	%f869, %f270;
	setp.eq.ftz.f32 	%p109, %f869, 0f7F800000;
	setp.eq.ftz.f32 	%p110, %f868, 0f7F800000;
	setp.eq.ftz.f32 	%p111, %f867, 0f7F800000;
	setp.gtu.ftz.f32 	%p112, %f869, 0f7F800000;
	setp.gtu.ftz.f32 	%p113, %f868, 0f7F800000;
	setp.gtu.ftz.f32 	%p114, %f867, 0f7F800000;
	or.pred  	%p115, %p114, %p113;
	or.pred  	%p116, %p115, %p112;
	or.pred  	%p117, %p116, %p111;
	or.pred  	%p118, %p117, %p110;
	or.pred  	%p119, %p118, %p109;
	selp.f32 	%f870, 0f00000000, %f268, %p119;
	selp.f32 	%f871, 0f00000000, %f269, %p119;
	selp.f32 	%f872, 0f00000000, %f270, %p119;
	add.ftz.f32 	%f873, %f872, %f1001;
	add.ftz.f32 	%f874, %f871, %f1000;
	add.ftz.f32 	%f875, %f870, %f999;
	st.global.v4.f32 	[%rd16], {%f875, %f874, %f873, %f1002};

$L__BB0_109:
	ld.const.u32 	%r741, [params+4];
	setp.eq.s32 	%p120, %r741, 0;
	@%p120 bra 	$L__BB0_111;

	not.b32 	%r742, %r185;
	add.s32 	%r743, %r183, %r742;
	mad.lo.s32 	%r744, %r743, %r182, %r184;
	ld.const.u64 	%rd71, [params+48];
	cvta.to.global.u64 	%rd72, %rd71;
	sub.ftz.f32 	%f876, %f964, %f5;
	mul.ftz.f32 	%f877, %f876, %f876;
	sub.ftz.f32 	%f878, %f963, %f6;
	fma.rn.ftz.f32 	%f879, %f878, %f878, %f877;
	sub.ftz.f32 	%f880, %f962, %f7;
	fma.rn.ftz.f32 	%f881, %f880, %f880, %f879;
	mul.wide.u32 	%rd73, %r744, 16;
	add.s64 	%rd74, %rd72, %rd73;
	sqrt.approx.ftz.f32 	%f882, %f881;
	st.global.v4.f32 	[%rd74], {%f964, %f963, %f962, %f882};
	ld.const.u64 	%rd75, [params+56];
	cvta.to.global.u64 	%rd76, %rd75;
	mul.wide.u32 	%rd77, %r744, 8;
	add.s64 	%rd78, %rd76, %rd77;
	st.global.v2.u32 	[%rd78], {%r773, %r772};

$L__BB0_111:
	ret;

}

