--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[8].Ring/c<1>                 SLICE_X29Y88.D    SLICE_X28Y89.A6  !
 ! Ring[9].Ring/c<1>                 SLICE_X29Y88.B    SLICE_X28Y89.B4  !
 ! Ring[10].Ring/c<1>                SLICE_X29Y90.D    SLICE_X28Y89.C6  !
 ! Ring[11].Ring/c<1>                SLICE_X29Y89.D    SLICE_X28Y89.D6  !
 ! Ring[12].Ring/c<1>                SLICE_X28Y90.C    SLICE_X28Y91.A3  !
 ! Ring[13].Ring/c<1>                SLICE_X28Y90.D    SLICE_X28Y91.B6  !
 ! Ring[14].Ring/c<1>                SLICE_X28Y92.B    SLICE_X28Y91.C3  !
 ! Ring[15].Ring/c<1>                SLICE_X29Y92.B    SLICE_X28Y91.D5  !
 ! Ring[4].Ring/c<1>                 SLICE_X32Y100.A   SLICE_X32Y101.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X33Y103.C   SLICE_X32Y101.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X33Y104.B   SLICE_X32Y101.C2 !
 ! Ring[7].Ring/c<1>                 SLICE_X33Y103.B   SLICE_X32Y101.D1 !
 ! Ring[0].Ring/c<1>                 SLICE_X33Y103.D   SLICE_X32Y102.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X33Y104.D   SLICE_X32Y102.B2 !
 ! Ring[2].Ring/c<1>                 SLICE_X33Y102.C   SLICE_X32Y102.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X32Y104.A   SLICE_X32Y102.D4 !
 ! Ring[8].Ring/c<1>                 SLICE_X2Y69.A     SLICE_X2Y70.A4   !
 ! Ring[9].Ring/c<1>                 SLICE_X2Y69.D     SLICE_X2Y70.B6   !
 ! Ring[10].Ring/c<1>                SLICE_X3Y69.B     SLICE_X2Y70.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X3Y70.C     SLICE_X2Y70.D1   !
 ! Ring[12].Ring/c<1>                SLICE_X4Y70.A     SLICE_X3Y72.A5   !
 ! Ring[13].Ring/c<1>                SLICE_X3Y71.D     SLICE_X3Y72.B6   !
 ! Ring[14].Ring/c<1>                SLICE_X2Y71.B     SLICE_X3Y72.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X3Y71.B     SLICE_X3Y72.D2   !
 ! Ring[4].Ring/c<1>                 SLICE_X6Y83.C     SLICE_X6Y82.A3   !
 ! Ring[5].Ring/c<1>                 SLICE_X4Y82.B     SLICE_X6Y82.B3   !
 ! Ring[6].Ring/c<1>                 SLICE_X6Y81.A     SLICE_X6Y82.C2   !
 ! Ring[7].Ring/c<1>                 SLICE_X4Y82.D     SLICE_X6Y82.D6   !
 ! Ring[0].Ring/c<1>                 SLICE_X8Y80.A     SLICE_X8Y81.A1   !
 ! Ring[1].Ring/c<1>                 SLICE_X8Y83.A     SLICE_X8Y81.B2   !
 ! Ring[2].Ring/c<1>                 SLICE_X10Y81.A    SLICE_X8Y81.C1   !
 ! Ring[3].Ring/c<1>                 SLICE_X8Y82.C     SLICE_X8Y81.D5   !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y74.A     SLICE_X0Y76.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y75.A     SLICE_X0Y76.B4   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y75.B     SLICE_X0Y76.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y78.B     SLICE_X0Y76.D3   !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y87.C     SLICE_X0Y88.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y87.B     SLICE_X0Y88.B4   !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y89.D     SLICE_X0Y88.C4   !
 ! Ring[3].Ring/c<1>                 SLICE_X2Y89.A     SLICE_X0Y88.D1   !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y90.B     SLICE_X0Y89.A3   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y91.A     SLICE_X0Y89.B6   !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y90.C     SLICE_X0Y89.C3   !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y89.C     SLICE_X0Y89.D1   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y75.C     SLICE_X1Y77.A3   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y76.D     SLICE_X1Y77.B1   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y78.C     SLICE_X1Y77.C6   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y78.A     SLICE_X1Y77.D2   !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y96.B     SLICE_X0Y97.A4   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y96.B     SLICE_X0Y97.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y97.C     SLICE_X0Y97.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y98.B     SLICE_X0Y97.D5   !
 ! Ring[12].Ring/c<1>                SLICE_X0Y96.A     SLICE_X0Y99.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X2Y98.A     SLICE_X0Y99.B6   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y99.B     SLICE_X0Y99.C6   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y98.C     SLICE_X0Y99.D5   !
 ! Ring[4].Ring/c<1>                 SLICE_X2Y104.A    SLICE_X0Y105.A6  !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y105.A    SLICE_X0Y105.B3  !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y105.D    SLICE_X0Y105.C3  !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y106.B    SLICE_X0Y105.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y103.A    SLICE_X1Y104.A4  !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y103.D    SLICE_X1Y104.B6  !
 ! Ring[2].Ring/c<1>                 SLICE_X3Y104.A    SLICE_X1Y104.C1  !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y103.C    SLICE_X1Y104.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X57Y130.B   SLICE_X56Y130.A1 !
 ! Ring[1].Ring/c<1>                 SLICE_X59Y131.B   SLICE_X56Y130.B5 !
 ! Ring[2].Ring/c<1>                 SLICE_X57Y131.B   SLICE_X56Y130.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X58Y131.C   SLICE_X56Y130.D3 !
 ! Ring[4].Ring/c<1>                 SLICE_X56Y132.C   SLICE_X56Y131.A5 !
 ! Ring[5].Ring/c<1>                 SLICE_X56Y132.A   SLICE_X56Y131.B2 !
 ! Ring[6].Ring/c<1>                 SLICE_X57Y133.B   SLICE_X56Y131.C1 !
 ! Ring[7].Ring/c<1>                 SLICE_X57Y131.D   SLICE_X56Y131.D6 !
 ! Ring[8].Ring/c<1>                 SLICE_X71Y131.C   SLICE_X70Y130.A1 !
 ! Ring[9].Ring/c<1>                 SLICE_X71Y130.D   SLICE_X70Y130.B1 !
 ! Ring[10].Ring/c<1>                SLICE_X72Y130.A   SLICE_X70Y130.C1 !
 ! Ring[11].Ring/c<1>                SLICE_X71Y131.A   SLICE_X70Y130.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X73Y133.A   SLICE_X70Y132.A2 !
 ! Ring[13].Ring/c<1>                SLICE_X70Y133.A   SLICE_X70Y132.B2 !
 ! Ring[14].Ring/c<1>                SLICE_X73Y133.C   SLICE_X70Y132.C5 !
 ! Ring[15].Ring/c<1>                SLICE_X71Y132.B   SLICE_X70Y132.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X46Y116.B   SLICE_X46Y117.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X47Y118.D   SLICE_X46Y117.B2 !
 ! Ring[2].Ring/c<1>                 SLICE_X47Y117.B   SLICE_X46Y117.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X45Y118.A   SLICE_X46Y117.D2 !
 ! Ring[4].Ring/c<1>                 SLICE_X47Y118.B   SLICE_X46Y118.A1 !
 ! Ring[5].Ring/c<1>                 SLICE_X47Y120.B   SLICE_X46Y118.B6 !
 ! Ring[6].Ring/c<1>                 SLICE_X46Y120.A   SLICE_X46Y118.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X47Y119.A   SLICE_X46Y118.D2 !
 ! Ring[8].Ring/c<1>                 SLICE_X57Y114.C   SLICE_X54Y114.A3 !
 ! Ring[9].Ring/c<1>                 SLICE_X57Y114.A   SLICE_X54Y114.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X56Y114.C   SLICE_X54Y114.C2 !
 ! Ring[11].Ring/c<1>                SLICE_X53Y114.A   SLICE_X54Y114.D2 !
 ! Ring[12].Ring/c<1>                SLICE_X57Y117.A   SLICE_X54Y116.A6 !
 ! Ring[13].Ring/c<1>                SLICE_X55Y116.B   SLICE_X54Y116.B5 !
 ! Ring[14].Ring/c<1>                SLICE_X57Y117.C   SLICE_X54Y116.C4 !
 ! Ring[15].Ring/c<1>                SLICE_X57Y117.B   SLICE_X54Y116.D3 !
 ! Ring[8].Ring/c<1>                 SLICE_X1Y117.C    SLICE_X0Y118.A3  !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y118.B    SLICE_X0Y118.B5  !
 ! Ring[10].Ring/c<1>                SLICE_X1Y117.A    SLICE_X0Y118.C2  !
 ! Ring[11].Ring/c<1>                SLICE_X1Y118.A    SLICE_X0Y118.D5  !
 ! Ring[12].Ring/c<1>                SLICE_X1Y117.B    SLICE_X0Y119.A3  !
 ! Ring[13].Ring/c<1>                SLICE_X0Y120.A    SLICE_X0Y119.B2  !
 ! Ring[14].Ring/c<1>                SLICE_X0Y120.D    SLICE_X0Y119.C4  !
 ! Ring[15].Ring/c<1>                SLICE_X0Y120.B    SLICE_X0Y119.D3  !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y124.D    SLICE_X0Y124.A5  !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y126.B    SLICE_X0Y124.B5  !
 ! Ring[2].Ring/c<1>                 SLICE_X1Y125.B    SLICE_X0Y124.C5  !
 ! Ring[3].Ring/c<1>                 SLICE_X0Y127.A    SLICE_X0Y124.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y126.A    SLICE_X0Y125.A4  !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y127.B    SLICE_X0Y125.B6  !
 ! Ring[6].Ring/c<1>                 SLICE_X0Y126.C    SLICE_X0Y125.C5  !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y127.D    SLICE_X0Y125.D4  !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y79.C     SLICE_X0Y79.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y79.A     SLICE_X0Y79.B3   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y81.C     SLICE_X0Y79.C3   !
 ! Ring[3].Ring/c<1>                 SLICE_X3Y80.A     SLICE_X0Y79.D1   !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y80.C     SLICE_X0Y80.A3   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y81.C     SLICE_X0Y80.B1   !
 ! Ring[6].Ring/c<1>                 SLICE_X2Y80.A     SLICE_X0Y80.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y81.D     SLICE_X0Y80.D4   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y64.D     SLICE_X1Y65.A6   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y64.B     SLICE_X1Y65.B4   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y64.A     SLICE_X1Y65.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y64.C     SLICE_X1Y65.D5   !
 ! Ring[8].Ring/c<1>                 SLICE_X3Y64.D     SLICE_X2Y66.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X3Y66.C     SLICE_X2Y66.B6   !
 ! Ring[10].Ring/c<1>                SLICE_X3Y66.D     SLICE_X2Y66.C3   !
 ! Ring[11].Ring/c<1>                SLICE_X3Y66.B     SLICE_X2Y66.D3   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.868ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_6 (SLICE_X63Y50.C6), 273 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.670ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (1.216 - 1.332)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 to E2M/EC/tx_header_buffer_src_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y85.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5
    SLICE_X70Y75.B2      net (fanout=38)       1.736   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<5>
    SLICE_X70Y75.B       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq003321
    SLICE_X70Y75.A1      net (fanout=6)        1.063   E2M/EC/rx_state_and0001
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X73Y71.B6      net (fanout=2)        0.573   E2M/EC/tx_state_cmp_eq0033
    SLICE_X73Y71.B       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X73Y71.A5      net (fanout=5)        0.232   E2M/EC/N291
    SLICE_X73Y71.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y53.A6      net (fanout=3)        1.284   E2M/EC/N296
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y50.C6      net (fanout=25)       0.709   E2M/EC/N01
    SLICE_X63Y50.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<6>1
                                                       E2M/EC/tx_header_buffer_src_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (1.043ns logic, 6.627ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.563ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (1.216 - 1.252)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_src_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.DQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X75Y78.B1      net (fanout=131)      1.741   E2M/EC/rx_state<2>
    SLICE_X75Y78.B       Tilo                  0.094   E2M/EC/rx_error_status_mux0000<4>7
                                                       E2M/EC/tx_header_counter_mux0000<3>28
    SLICE_X73Y71.A1      net (fanout=30)       1.923   E2M/EC/rx_state_cmp_eq0018
    SLICE_X73Y71.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y53.A6      net (fanout=3)        1.284   E2M/EC/N296
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y50.C6      net (fanout=25)       0.709   E2M/EC/N01
    SLICE_X63Y50.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<6>1
                                                       E2M/EC/tx_header_buffer_src_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.563ns (0.876ns logic, 6.687ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_6 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.472ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (1.216 - 1.332)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7 to E2M/EC/tx_header_buffer_src_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y85.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7
    SLICE_X70Y75.B3      net (fanout=36)       1.538   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
    SLICE_X70Y75.B       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq003321
    SLICE_X70Y75.A1      net (fanout=6)        1.063   E2M/EC/rx_state_and0001
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X73Y71.B6      net (fanout=2)        0.573   E2M/EC/tx_state_cmp_eq0033
    SLICE_X73Y71.B       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X73Y71.A5      net (fanout=5)        0.232   E2M/EC/N291
    SLICE_X73Y71.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y53.A6      net (fanout=3)        1.284   E2M/EC/N296
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y50.C6      net (fanout=25)       0.709   E2M/EC/N01
    SLICE_X63Y50.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<6>1
                                                       E2M/EC/tx_header_buffer_src_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (1.043ns logic, 6.429ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_14 (SLICE_X63Y49.D6), 273 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_14 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.658ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (1.216 - 1.332)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 to E2M/EC/tx_header_buffer_src_add_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y85.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5
    SLICE_X70Y75.B2      net (fanout=38)       1.736   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<5>
    SLICE_X70Y75.B       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq003321
    SLICE_X70Y75.A1      net (fanout=6)        1.063   E2M/EC/rx_state_and0001
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X73Y71.B6      net (fanout=2)        0.573   E2M/EC/tx_state_cmp_eq0033
    SLICE_X73Y71.B       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X73Y71.A5      net (fanout=5)        0.232   E2M/EC/N291
    SLICE_X73Y71.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y53.A6      net (fanout=3)        1.284   E2M/EC/N296
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y49.D6      net (fanout=25)       0.698   E2M/EC/N01
    SLICE_X63Y49.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<14>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_src_add_14
    -------------------------------------------------  ---------------------------
    Total                                      7.658ns (1.042ns logic, 6.616ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_14 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.551ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (1.216 - 1.252)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_header_buffer_src_add_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.DQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X75Y78.B1      net (fanout=131)      1.741   E2M/EC/rx_state<2>
    SLICE_X75Y78.B       Tilo                  0.094   E2M/EC/rx_error_status_mux0000<4>7
                                                       E2M/EC/tx_header_counter_mux0000<3>28
    SLICE_X73Y71.A1      net (fanout=30)       1.923   E2M/EC/rx_state_cmp_eq0018
    SLICE_X73Y71.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y53.A6      net (fanout=3)        1.284   E2M/EC/N296
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y49.D6      net (fanout=25)       0.698   E2M/EC/N01
    SLICE_X63Y49.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<14>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_src_add_14
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (0.875ns logic, 6.676ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_14 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.460ns (Levels of Logic = 7)
  Clock Path Skew:      -0.116ns (1.216 - 1.332)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7 to E2M/EC/tx_header_buffer_src_add_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y85.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_7
    SLICE_X70Y75.B3      net (fanout=36)       1.538   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
    SLICE_X70Y75.B       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq003321
    SLICE_X70Y75.A1      net (fanout=6)        1.063   E2M/EC/rx_state_and0001
    SLICE_X70Y75.A       Tilo                  0.094   E2M/EC/rx_state_and0001
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X73Y71.B6      net (fanout=2)        0.573   E2M/EC/tx_state_cmp_eq0033
    SLICE_X73Y71.B       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X73Y71.A5      net (fanout=5)        0.232   E2M/EC/N291
    SLICE_X73Y71.A       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X75Y53.A6      net (fanout=3)        1.284   E2M/EC/N296
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y49.D6      net (fanout=25)       0.698   E2M/EC/N01
    SLICE_X63Y49.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_src_add<14>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_src_add_14
    -------------------------------------------------  ---------------------------
    Total                                      7.460ns (1.042ns logic, 6.418ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_curr_mem_address_28 (SLICE_X55Y78.B4), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_3 (FF)
  Destination:          E2M/EC/tx_curr_mem_address_28 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.649ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (1.132 - 1.252)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_3 to E2M/EC/tx_curr_mem_address_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.AQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_3
    SLICE_X74Y74.A2      net (fanout=128)      1.973   E2M/EC/rx_state<3>
    SLICE_X74Y74.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/tx_header_counter_mux0000<4>422
    SLICE_X59Y70.B3      net (fanout=12)       1.844   E2M/EC/N367
    SLICE_X59Y70.B       Tilo                  0.094   N462
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>31
    SLICE_X57Y87.A4      net (fanout=32)       2.164   E2M/EC/N298
    SLICE_X57Y87.A       Tilo                  0.094   N654
                                                       E2M/EC/tx_curr_mem_address_mux0000<28>_SW0_SW0
    SLICE_X55Y78.B4      net (fanout=1)        0.888   N654
    SLICE_X55Y78.CLK     Tas                   0.027   E2M/EC/tx_curr_mem_address<30>
                                                       E2M/EC/tx_curr_mem_address_mux0000<28>
                                                       E2M/EC/tx_curr_mem_address_28
    -------------------------------------------------  ---------------------------
    Total                                      7.649ns (0.780ns logic, 6.869ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_2 (FF)
  Destination:          E2M/EC/tx_curr_mem_address_28 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.132 - 1.252)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_2 to E2M/EC/tx_curr_mem_address_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y83.DQ      Tcko                  0.471   E2M/EC/rx_state<2>
                                                       E2M/EC/rx_state_2
    SLICE_X59Y70.B2      net (fanout=131)      3.426   E2M/EC/rx_state<2>
    SLICE_X59Y70.B       Tilo                  0.094   N462
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>31
    SLICE_X57Y87.A4      net (fanout=32)       2.164   E2M/EC/N298
    SLICE_X57Y87.A       Tilo                  0.094   N654
                                                       E2M/EC/tx_curr_mem_address_mux0000<28>_SW0_SW0
    SLICE_X55Y78.B4      net (fanout=1)        0.888   N654
    SLICE_X55Y78.CLK     Tas                   0.027   E2M/EC/tx_curr_mem_address<30>
                                                       E2M/EC/tx_curr_mem_address_mux0000<28>
                                                       E2M/EC/tx_curr_mem_address_28
    -------------------------------------------------  ---------------------------
    Total                                      7.164ns (0.686ns logic, 6.478ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_4 (FF)
  Destination:          E2M/EC/tx_curr_mem_address_28 (FF)
  Requirement:          7.900ns
  Data Path Delay:      6.908ns (Levels of Logic = 4)
  Clock Path Skew:      -0.124ns (1.132 - 1.256)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_4 to E2M/EC/tx_curr_mem_address_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y81.AQ      Tcko                  0.450   E2M/EC/rx_state<4>
                                                       E2M/EC/rx_state_4
    SLICE_X74Y74.A6      net (fanout=125)      1.253   E2M/EC/rx_state<4>
    SLICE_X74Y74.A       Tilo                  0.094   E2M/EC/N22
                                                       E2M/EC/tx_header_counter_mux0000<4>422
    SLICE_X59Y70.B3      net (fanout=12)       1.844   E2M/EC/N367
    SLICE_X59Y70.B       Tilo                  0.094   N462
                                                       E2M/EC/tx_curr_mem_address_mux0000<0>31
    SLICE_X57Y87.A4      net (fanout=32)       2.164   E2M/EC/N298
    SLICE_X57Y87.A       Tilo                  0.094   N654
                                                       E2M/EC/tx_curr_mem_address_mux0000<28>_SW0_SW0
    SLICE_X55Y78.B4      net (fanout=1)        0.888   N654
    SLICE_X55Y78.CLK     Tas                   0.027   E2M/EC/tx_curr_mem_address<30>
                                                       E2M/EC/tx_curr_mem_address_mux0000<28>
                                                       E2M/EC/tx_curr_mem_address_28
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (0.759ns logic, 6.149ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoAddress_6 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.765 - 0.588)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoAddress_6 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y86.AQ         Tcko                  0.414   E2M/EC/ethToFifoAddress<5>
                                                          E2M/EC/ethToFifoAddress_6
    RAMB36_X3Y17.DIBDIL6    net (fanout=2)        0.452   E2M/EC/ethToFifoAddress<6>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.580ns (0.128ns logic, 0.452ns route)
                                                          (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_2 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.617ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.765 - 0.556)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_2 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X85Y86.CQ         Tcko                  0.414   E2M/EC/ethToFifoData<3>
                                                          E2M/EC/ethToFifoData_2
    RAMB36_X3Y17.DIADIL2    net (fanout=3)        0.489   E2M/EC/ethToFifoData<2>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.617ns (0.128ns logic, 0.489ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/ethToFifoData_4 (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.765 - 0.584)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/ethToFifoData_4 to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X86Y87.AQ         Tcko                  0.414   E2M/EC/ethToFifoData<6>
                                                          E2M/EC/ethToFifoData_4
    RAMB36_X3Y17.DIADIL4    net (fanout=3)        0.465   E2M/EC/ethToFifoData<4>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.593ns (0.128ns logic, 0.465ns route)
                                                          (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y24.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X1Y24.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y22.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.AQ      Tcko                  0.471   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y66.BX      net (fanout=1)        0.310   E2M/delayCtrl0Reset<0>
    SLICE_X56Y66.CLK     Tdick                -0.018   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.453ns logic, 0.310ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X56Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y66.AQ      Tcko                  0.433   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X56Y66.BX      net (fanout=1)        0.285   E2M/delayCtrl0Reset<0>
    SLICE_X56Y66.CLK     Tckdi       (-Th)     0.242   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<11>/SR
  Logical resource: E2M/delayCtrl0Reset_8/SR
  Location pin: SLICE_X62Y67.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<11>/SR
  Logical resource: E2M/delayCtrl0Reset_8/SR
  Location pin: SLICE_X62Y67.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<11>/SR
  Logical resource: E2M/delayCtrl0Reset_9/SR
  Location pin: SLICE_X62Y67.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7232 paths analyzed, 2115 endpoints analyzed, 55 failing endpoints
 55 timing errors detected. (55 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 439.137ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_0 (SLICE_X10Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_0 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.607ns (1.906 - 146.513)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X10Y18.A6      net (fanout=2)        0.695   sh/responseReg<0>
    SLICE_X10Y18.CLK     Tas                   0.026   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<0>1
                                                       sh/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.570ns logic, 0.963ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X22Y18.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.290ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.841ns (1.878 - 146.719)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X22Y18.B6      net (fanout=2)        0.454   sh/responseReg<5>
    SLICE_X22Y18.CLK     Tas                   0.027   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<5>1
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.571ns logic, 0.719ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X10Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.328ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.613ns (1.906 - 146.519)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X10Y18.D6      net (fanout=2)        0.491   sh/responseReg<3>
    SLICE_X10Y18.CLK     Tas                   0.028   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.572ns logic, 0.756ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y16.ADDRBL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_2 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.223ns (0.788 - 0.565)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_2 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y80.CQ         Tcko                  0.414   sh/inputMemoryReadAdd<3>
                                                          sh/inputMemoryReadAdd_2
    RAMB36_X1Y16.ADDRBL2    net (fanout=67)       0.541   sh/inputMemoryReadAdd<2>
    RAMB36_X1Y16.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.661ns (0.120ns logic, 0.541ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y16.ADDRBU2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_2 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.784 - 0.565)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_2 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y80.CQ         Tcko                  0.414   sh/inputMemoryReadAdd<3>
                                                          sh/inputMemoryReadAdd_2
    RAMB36_X1Y16.ADDRBU2    net (fanout=67)       0.541   sh/inputMemoryReadAdd<2>
    RAMB36_X1Y16.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.661ns (0.120ns logic, 0.541ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAMB36_X1Y16.ADDRBL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/inputMemoryReadAdd_6 (FF)
  Destination:          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.788 - 0.564)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/inputMemoryReadAdd_6 to E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y81.CQ         Tcko                  0.414   sh/inputMemoryReadAdd<6>
                                                          sh/inputMemoryReadAdd_6
    RAMB36_X1Y16.ADDRBL6    net (fanout=67)       0.549   sh/inputMemoryReadAdd<6>
    RAMB36_X1Y16.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
                                                          E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B
    ----------------------------------------------------  ---------------------------
    Total                                         0.669ns (0.120ns logic, 0.549ns route)
                                                          (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X1Y24.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.669ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.699 - 0.639)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y91.AQ         Tcko                  0.471   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.720   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.669ns (0.949ns logic, 0.720ns route)
                                                          (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.696 - 0.639)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X93Y88.DQ             Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL       net (fanout=2)        0.685   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.REGCLKARDRCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             1.613ns (0.928ns logic, 0.685ns route)
                                                              (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.708 - 0.639)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y88.DQ         Tcko                  0.450   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL   net (fanout=2)        0.685   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.CLKARDCLKL Trcck_RDEN            0.478   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.613ns (0.928ns logic, 0.685ns route)
                                                          (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (0.699 - 0.644)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y87.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.794   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.607ns (0.813ns logic, 0.794ns route)
                                                          (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.167ns (0.762 - 0.595)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y88.DQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL   net (fanout=2)        0.630   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.649ns (0.019ns logic, 0.630ns route)
                                                          (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.649ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.748 - 0.595)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X93Y88.DQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.ENARDENL       net (fanout=2)        0.630   E2M/EC/fifoToSysACERead
    RAMB36_X3Y17.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.649ns (0.019ns logic, 0.630ns route)
                                                              (2.9% logic, 97.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_3 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.752 - 0.599)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_3 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y87.DQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_3
    RAMB36_X3Y18.DIBDIL3    net (fanout=3)        0.538   E2M/EC/sysACE_MPADD<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.666ns (0.128ns logic, 0.538ns route)
                                                          (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.752 - 0.599)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y87.BQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y18.DIBDIL1    net (fanout=3)        0.562   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.690ns (0.128ns logic, 0.562ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y17.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACE_MPADD<6>/CLK
  Logical resource: E2M/EC/sysACE_MPADD_4/CK
  Location pin: SLICE_X92Y87.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.683ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.757ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.683ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.299   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (2.384ns logic, 1.299ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.386ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.386ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.195   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (2.191ns logic, 1.195ns route)
                                                       (64.7% logic, 35.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.934ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.506ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.934ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y91.DQ      Tcko                  0.471   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.510   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.934ns (2.424ns logic, 1.510ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.616ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.616ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y91.DQ      Tcko                  0.433   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.390   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (2.226ns logic, 1.390ns route)
                                                       (61.6% logic, 38.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL13), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.740ns (requirement - data path)
  Source:               sysACE_MPDATA<13> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.420ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<13> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    T6.I                    Tiopi                 0.888   sysACE_MPDATA<13>
                                                          sysACE_MPDATA<13>
                                                          E2M/EC/sysACEIO/IOBUF_B13/IBUF
    RAMB36_X3Y18.DIADIL13   net (fanout=1)        1.190   E2M/EC/sysACE_MPDATA_Out<13>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.420ns (1.230ns logic, 1.190ns route)
                                                          (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X92Y91.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X92Y91.A3      net (fanout=2)        0.735   E2M/EC/fromSysACEFifoFull
    SLICE_X92Y91.CLK     Tah         (-Th)     0.219   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.729ns logic, 0.735ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        6.520   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.287ns (0.767ns logic, 6.520ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y19.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.774 - 0.608)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y94.CQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_2
    RAMB36_X3Y19.DIADIL2    net (fanout=2)        0.385   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<2>
    RAMB36_X3Y19.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.532ns (0.147ns logic, 0.385ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y19.DIADIL4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.163ns (0.774 - 0.611)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y95.AQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_gf_pipe_1
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_4
    RAMB36_X3Y19.DIADIL4    net (fanout=2)        0.385   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<4>
    RAMB36_X3Y19.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.532ns (0.147ns logic, 0.385ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y19.DIADIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.774 - 0.608)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y94.BQ         Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram_1
    RAMB36_X3Y19.DIADIL1    net (fanout=2)        0.389   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_data_bram<1>
    RAMB36_X3Y19.CLKARDCLKL Trckd_DIA   (-Th)     0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X3Y19.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X3Y19.CLKARDCLKU
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.698ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X79Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.698ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y55.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X79Y48.AX      net (fanout=1)        1.235   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X79Y48.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.698ns (0.463ns logic, 1.235ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X98Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y70.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y58.AX      net (fanout=2)        0.906   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y58.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.442ns logic, 0.906ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X94Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y55.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y55.DX      net (fanout=2)        0.839   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X94Y55.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.452ns logic, 0.839ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X95Y55.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y55.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X95Y55.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X95Y55.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X97Y40.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y40.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X97Y40.D4      net (fanout=2)        0.337   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X97Y40.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.219ns logic, 0.337ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X98Y70.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y70.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y70.A4      net (fanout=2)        0.349   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X98Y70.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.119ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X68Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X70Y52.C3      net (fanout=3)        1.113   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X70Y52.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X68Y54.SR      net (fanout=1)        0.602   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X68Y54.CLK     Tsrck                 0.541   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (1.404ns logic, 1.715ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X71Y52.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.703ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X71Y52.B5      net (fanout=3)        0.888   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X71Y52.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X71Y52.A5      net (fanout=1)        0.224   N18
    SLICE_X71Y52.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.703ns (0.591ns logic, 1.112ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X93Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X93Y63.DX      net (fanout=3)        1.139   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X93Y63.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.473ns logic, 1.139ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X93Y63.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.262ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X93Y63.DX      net (fanout=3)        1.048   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X93Y63.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.262ns (0.214ns logic, 1.048ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X71Y52.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X71Y52.B5      net (fanout=3)        0.817   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X71Y52.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X71Y52.A5      net (fanout=1)        0.206   N18
    SLICE_X71Y52.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.323ns logic, 1.023ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X68Y54.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.572ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y52.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X70Y52.C3      net (fanout=3)        1.024   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X70Y52.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X68Y54.SR      net (fanout=1)        0.554   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X68Y54.CLK     Tcksr       (-Th)    -0.200   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.572ns (0.994ns logic, 1.578ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.723ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X103Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y65.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y65.D2     net (fanout=2)        0.651   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y65.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y65.A5     net (fanout=2)        0.366   N4
    SLICE_X103Y65.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y71.C2     net (fanout=13)       1.107   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y71.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y65.CE     net (fanout=4)        0.638   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y65.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.961ns logic, 2.762ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X103Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y65.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y65.D2     net (fanout=2)        0.651   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y65.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y65.A5     net (fanout=2)        0.366   N4
    SLICE_X103Y65.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y71.C2     net (fanout=13)       1.107   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y71.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y65.CE     net (fanout=4)        0.638   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y65.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.961ns logic, 2.762ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X103Y65.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y65.BQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y65.D2     net (fanout=2)        0.651   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X102Y65.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X103Y65.A5     net (fanout=2)        0.366   N4
    SLICE_X103Y65.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X103Y71.C2     net (fanout=13)       1.107   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X103Y71.C      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X103Y65.CE     net (fanout=4)        0.638   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X103Y65.CLK    Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.961ns logic, 2.762ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X93Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y55.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X93Y55.CX      net (fanout=1)        0.281   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X93Y55.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.196ns logic, 0.281ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X94Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y40.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X94Y42.AX      net (fanout=1)        0.319   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X94Y42.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.185ns logic, 0.319ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X98Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.663ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y58.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X98Y52.AX      net (fanout=1)        0.478   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X98Y52.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.663ns (0.185ns logic, 0.478ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.387ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X92Y56.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y56.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X92Y56.CX      net (fanout=1)        0.812   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X92Y56.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.445ns logic, 0.812ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X92Y55.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.009ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.616 - 0.700)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y55.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X92Y55.CX      net (fanout=1)        0.564   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X92Y55.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      1.009ns (0.445ns logic, 0.564ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X92Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.619 - 0.667)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y56.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X92Y56.BX      net (fanout=1)        0.590   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X92Y56.CLK     Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.432ns logic, 0.590ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X92Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.665 - 0.621)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y56.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X92Y56.AX      net (fanout=1)        0.446   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X92Y56.CLK     Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.178ns logic, 0.446ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X92Y55.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.010ns (0.662 - 0.652)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y55.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X92Y55.BX      net (fanout=1)        0.421   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X92Y55.CLK     Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.172ns logic, 0.421ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X93Y56.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.593ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.665 - 0.654)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y56.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X93Y56.BX      net (fanout=1)        0.421   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X93Y56.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.183ns logic, 0.421ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.115ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X78Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y97.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X78Y97.DX      net (fanout=2)        0.663   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X78Y97.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.452ns logic, 0.663ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X78Y97.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y97.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X78Y97.DX      net (fanout=2)        0.610   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X78Y97.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.195ns logic, 0.610ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.147ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X83Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.069ns (Levels of Logic = 0)
  Clock Path Skew:      -0.043ns (0.135 - 0.178)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y103.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X83Y105.CX     net (fanout=1)        0.615   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X83Y105.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.454ns logic, 0.615ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X83Y106.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.077ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.551 - 0.576)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y105.CQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X83Y106.CX     net (fanout=1)        0.623   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X83Y106.CLK    Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      1.077ns (0.454ns logic, 0.623ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X78Y97.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y97.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X78Y97.AX      net (fanout=1)        0.511   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X78Y97.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.442ns logic, 0.511ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (SLICE_X80Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.009ns (0.146 - 0.137)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.BQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1
    SLICE_X80Y104.BX     net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<1>
    SLICE_X80Y104.CLK    Tckdi       (-Th)     0.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_1
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.191ns logic, 0.275ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X80Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.009ns (0.146 - 0.137)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.DQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X80Y104.DX     net (fanout=1)        0.276   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X80Y104.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.203ns logic, 0.276ns route)
                                                       (42.4% logic, 57.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (SLICE_X80Y104.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.009ns (0.146 - 0.137)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_0
    SLICE_X80Y104.AX     net (fanout=1)        0.289   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<0>
    SLICE_X80Y104.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_0
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.197ns logic, 0.289ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.814ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_3 (SLICE_X55Y60.C5), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.301   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X39Y54.B1      net (fanout=2)        1.222   E2M/EC/_sub0001<30>
    SLICE_X39Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A2      net (fanout=6)        1.546   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X55Y60.C5      net (fanout=11)       1.072   E2M/EC/N55
    SLICE_X55Y60.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<3>100
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (2.673ns logic, 5.141ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.785ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.301   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X39Y54.B3      net (fanout=2)        1.256   E2M/EC/_sub0001<28>
    SLICE_X39Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A2      net (fanout=6)        1.546   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X55Y60.C5      net (fanout=11)       1.072   E2M/EC/N55
    SLICE_X55Y60.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<3>100
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      7.785ns (2.610ns logic, 5.175ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.602ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_header_buffer_len_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y59.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X38Y52.B2      net (fanout=6)        1.136   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X38Y52.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X39Y54.B1      net (fanout=2)        1.222   E2M/EC/_sub0001<30>
    SLICE_X39Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A2      net (fanout=6)        1.546   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X55Y60.C5      net (fanout=11)       1.072   E2M/EC/N55
    SLICE_X55Y60.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<4>
                                                       E2M/EC/tx_header_buffer_len_mux0000<3>100
                                                       E2M/EC/tx_header_buffer_len_3
    -------------------------------------------------  ---------------------------
    Total                                      7.602ns (2.626ns logic, 4.976ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_10 (SLICE_X55Y59.C4), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.301   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X39Y54.B1      net (fanout=2)        1.222   E2M/EC/_sub0001<30>
    SLICE_X39Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A2      net (fanout=6)        1.546   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X55Y59.C4      net (fanout=11)       1.056   E2M/EC/N55
    SLICE_X55Y59.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (2.673ns logic, 5.125ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.769ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_2 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y60.AQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<3>
                                                       E2M/EC/tx_curr_bytes_left_2
    SLICE_X38Y51.C1      net (fanout=6)        1.301   E2M/EC/tx_curr_bytes_left<2>
    SLICE_X38Y51.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<3>
                                                       E2M/EC/Msub__sub0001_lut<2>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<3>
    SLICE_X38Y52.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X39Y54.B3      net (fanout=2)        1.256   E2M/EC/_sub0001<28>
    SLICE_X39Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A2      net (fanout=6)        1.546   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X55Y59.C4      net (fanout=11)       1.056   E2M/EC/N55
    SLICE_X55Y59.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.769ns (2.610ns logic, 5.159ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.586ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_header_buffer_len_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y59.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X38Y52.B2      net (fanout=6)        1.136   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X38Y52.COUT    Topcyb                0.501   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<5>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y53.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y54.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y55.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y56.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y57.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y58.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X39Y54.B1      net (fanout=2)        1.222   E2M/EC/_sub0001<30>
    SLICE_X39Y54.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A2      net (fanout=6)        1.546   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>
    SLICE_X49Y53.A       Tilo                  0.094   E2M/EC/tx_read_len<5>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X55Y59.C4      net (fanout=11)       1.056   E2M/EC/N55
    SLICE_X55Y59.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<11>
                                                       E2M/EC/tx_header_buffer_len_mux0000<10>
                                                       E2M/EC/tx_header_buffer_len_10
    -------------------------------------------------  ---------------------------
    Total                                      7.586ns (2.626ns logic, 4.960ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_60 (SLICE_X65Y83.A1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.761ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_1 to E2M/EC/tx_packet_payload_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y59.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<0>
                                                       E2M/EC/tx_curr_bytes_left_1
    SLICE_X51Y59.C1      net (fanout=6)        1.780   E2M/EC/tx_curr_bytes_left<1>
    SLICE_X51Y59.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X53Y59.C1      net (fanout=1)        1.020   E2M/EC/tx_state_cmp_eq002734
    SLICE_X53Y59.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X70Y61.B5      net (fanout=22)       0.872   E2M/EC/tx_state_cmp_eq0027
    SLICE_X70Y61.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y83.A6      net (fanout=91)       2.090   E2M/EC/N305
    SLICE_X73Y83.A       Tilo                  0.094   E2M/EC/tx_packet_payload_60_mux000010
                                                       E2M/EC/tx_packet_payload_60_mux000034
    SLICE_X65Y83.A1      net (fanout=1)        1.147   E2M/EC/tx_packet_payload_60_mux000034
    SLICE_X65Y83.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<62>
                                                       E2M/EC/tx_packet_payload_60_mux0000101
                                                       E2M/EC/tx_packet_payload_60
    -------------------------------------------------  ---------------------------
    Total                                      7.761ns (0.852ns logic, 6.909ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_7 (FF)
  Destination:          E2M/EC/tx_packet_payload_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_7 to E2M/EC/tx_packet_payload_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y53.BQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_7
    SLICE_X51Y59.C2      net (fanout=6)        1.619   E2M/EC/tx_curr_bytes_left<7>
    SLICE_X51Y59.C       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq002734
    SLICE_X53Y59.C1      net (fanout=1)        1.020   E2M/EC/tx_state_cmp_eq002734
    SLICE_X53Y59.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X70Y61.B5      net (fanout=22)       0.872   E2M/EC/tx_state_cmp_eq0027
    SLICE_X70Y61.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y83.A6      net (fanout=91)       2.090   E2M/EC/N305
    SLICE_X73Y83.A       Tilo                  0.094   E2M/EC/tx_packet_payload_60_mux000010
                                                       E2M/EC/tx_packet_payload_60_mux000034
    SLICE_X65Y83.A1      net (fanout=1)        1.147   E2M/EC/tx_packet_payload_60_mux000034
    SLICE_X65Y83.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<62>
                                                       E2M/EC/tx_packet_payload_60_mux0000101
                                                       E2M/EC/tx_packet_payload_60
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (0.873ns logic, 6.748ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_packet_payload_60 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.525ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_packet_payload_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y52.DQ      Tcko                  0.450   E2M/EC/tx_read_len<0>
                                                       E2M/EC/tx_read_len_0
    SLICE_X69Y61.D1      net (fanout=37)       2.649   E2M/EC/tx_read_len<0>
    SLICE_X69Y61.D       Tilo                  0.094   N368
                                                       E2M/EC/N305_SW0
    SLICE_X70Y61.B1      net (fanout=1)        0.881   N368
    SLICE_X70Y61.B       Tilo                  0.094   E2M/EC/N305
                                                       E2M/EC/N305
    SLICE_X73Y83.A6      net (fanout=91)       2.090   E2M/EC/N305
    SLICE_X73Y83.A       Tilo                  0.094   E2M/EC/tx_packet_payload_60_mux000010
                                                       E2M/EC/tx_packet_payload_60_mux000034
    SLICE_X65Y83.A1      net (fanout=1)        1.147   E2M/EC/tx_packet_payload_60_mux000034
    SLICE_X65Y83.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<62>
                                                       E2M/EC/tx_packet_payload_60_mux0000101
                                                       E2M/EC/tx_packet_payload_60
    -------------------------------------------------  ---------------------------
    Total                                      7.525ns (0.758ns logic, 6.767ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X37Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_12 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y72.AQ      Tcko                  0.414   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12
    SLICE_X37Y72.A6      net (fanout=2)        0.260   E2M/EC/tx_packet_payload<12>
    SLICE_X37Y72.CLK     Tah         (-Th)     0.197   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12_mux0000
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.217ns logic, 0.260ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_11 (SLICE_X39Y67.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_11 to E2M/EC/tx_packet_payload_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y67.DQ      Tcko                  0.414   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_11
    SLICE_X39Y67.D6      net (fanout=2)        0.263   E2M/EC/tx_packet_payload<11>
    SLICE_X39Y67.CLK     Tah         (-Th)     0.195   E2M/EC/tx_packet_payload<11>
                                                       E2M/EC/tx_packet_payload_11_mux0000
                                                       E2M/EC/tx_packet_payload_11
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.219ns logic, 0.263ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_curr_bytes_left_13 (SLICE_X41Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_curr_bytes_left_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_curr_bytes_left_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.AQ      Tcko                  0.414   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X41Y63.A6      net (fanout=6)        0.286   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X41Y63.CLK     Tah         (-Th)     0.197   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_mux0000<13>
                                                       E2M/EC/tx_curr_bytes_left_13
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.217ns logic, 0.286ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.915ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X24Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.915ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.CQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y61.D4      net (fanout=3)        0.400   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y61.D       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X24Y61.CE      net (fanout=1)        0.745   E2M/EC/userLogicReset_not0001
    SLICE_X24Y61.CLK     Tceck                 0.226   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.770ns logic, 1.145ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X31Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.CQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y61.A3      net (fanout=3)        0.634   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y61.A       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X31Y61.CE      net (fanout=1)        0.453   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X31Y61.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.773ns logic, 1.087ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X31Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.547ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.547ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.CQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y61.A3      net (fanout=3)        0.583   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y61.A       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X31Y61.CE      net (fanout=1)        0.417   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X31Y61.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.547ns logic, 1.000ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X24Y61.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.598ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y61.CQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X32Y61.D4      net (fanout=3)        0.368   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X32Y61.D       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X24Y61.CE      net (fanout=1)        0.685   E2M/EC/userLogicReset_not0001
    SLICE_X24Y61.CLK     Tckce       (-Th)    -0.044   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.598ns (0.545ns logic, 1.053ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12318 paths analyzed, 3237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.999ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_40 (SLICE_X66Y49.B6), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.999ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X50Y76.C1      net (fanout=112)      2.118   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X50Y76.C       Tilo                  0.094   N979
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X51Y76.A1      net (fanout=1)        1.003   N979
    SLICE_X51Y76.A       Tilo                  0.094   E2M/EC/N402
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y67.A6      net (fanout=23)       0.990   E2M/EC/N259
    SLICE_X66Y67.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux00002113
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X75Y53.A5      net (fanout=1)        1.194   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y49.B6      net (fanout=25)       0.717   E2M/EC/N01
    SLICE_X66Y49.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<42>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<40>1
                                                       E2M/EC/tx_header_buffer_src_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.999ns (0.947ns logic, 7.052ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.987ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X67Y66.C3      net (fanout=23)       2.355   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X67Y66.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X53Y59.D3      net (fanout=194)      1.604   E2M/tx_ll_dst_rdy_in
    SLICE_X53Y59.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X75Y53.A4      net (fanout=6)        1.407   E2M/EC/N97
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y49.B6      net (fanout=25)       0.717   E2M/EC/N01
    SLICE_X66Y49.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<42>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<40>1
                                                       E2M/EC/tx_header_buffer_src_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.987ns (0.874ns logic, 7.113ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_40 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.710ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y54.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y66.C1      net (fanout=21)       2.078   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y66.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X53Y59.D3      net (fanout=194)      1.604   E2M/tx_ll_dst_rdy_in
    SLICE_X53Y59.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X75Y53.A4      net (fanout=6)        1.407   E2M/EC/N97
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X66Y49.B6      net (fanout=25)       0.717   E2M/EC/N01
    SLICE_X66Y49.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<42>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<40>1
                                                       E2M/EC/tx_header_buffer_src_add_40
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (0.874ns logic, 6.836ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_6 (SLICE_X63Y50.C6), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X50Y76.C1      net (fanout=112)      2.118   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X50Y76.C       Tilo                  0.094   N979
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X51Y76.A1      net (fanout=1)        1.003   N979
    SLICE_X51Y76.A       Tilo                  0.094   E2M/EC/N402
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y67.A6      net (fanout=23)       0.990   E2M/EC/N259
    SLICE_X66Y67.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux00002113
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X75Y53.A5      net (fanout=1)        1.194   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y50.C6      net (fanout=25)       0.709   E2M/EC/N01
    SLICE_X63Y50.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<6>1
                                                       E2M/EC/tx_header_buffer_src_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.993ns (0.949ns logic, 7.044ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.981ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X67Y66.C3      net (fanout=23)       2.355   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X67Y66.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X53Y59.D3      net (fanout=194)      1.604   E2M/tx_ll_dst_rdy_in
    SLICE_X53Y59.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X75Y53.A4      net (fanout=6)        1.407   E2M/EC/N97
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y50.C6      net (fanout=25)       0.709   E2M/EC/N01
    SLICE_X63Y50.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<6>1
                                                       E2M/EC/tx_header_buffer_src_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.981ns (0.876ns logic, 7.105ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.704ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y54.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y66.C1      net (fanout=21)       2.078   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y66.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X53Y59.D3      net (fanout=194)      1.604   E2M/tx_ll_dst_rdy_in
    SLICE_X53Y59.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X75Y53.A4      net (fanout=6)        1.407   E2M/EC/N97
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X63Y50.C6      net (fanout=25)       0.709   E2M/EC/N01
    SLICE_X63Y50.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_src_add<7>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<6>1
                                                       E2M/EC/tx_header_buffer_src_add_6
    -------------------------------------------------  ---------------------------
    Total                                      7.704ns (0.876ns logic, 6.828ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_28 (SLICE_X67Y49.B6), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.984ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y92.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X50Y76.C1      net (fanout=112)      2.118   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n
    SLICE_X50Y76.C       Tilo                  0.094   N979
                                                       E2M/EC/rx_state_cmp_eq0032247_SW2
    SLICE_X51Y76.A1      net (fanout=1)        1.003   N979
    SLICE_X51Y76.A       Tilo                  0.094   E2M/EC/N402
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>1121
    SLICE_X66Y67.A6      net (fanout=23)       0.990   E2M/EC/N259
    SLICE_X66Y67.A       Tilo                  0.094   E2M/EC/tx_packet_payload_69_mux00002113
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X75Y53.A5      net (fanout=1)        1.194   E2M/EC/tx_header_buffer_dest_add_mux0000<0>111
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X67Y49.B6      net (fanout=25)       0.702   E2M/EC/N01
    SLICE_X67Y49.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.984ns (0.947ns logic, 7.037ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.972ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y59.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X67Y66.C3      net (fanout=23)       2.355   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X67Y66.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X53Y59.D3      net (fanout=194)      1.604   E2M/tx_ll_dst_rdy_in
    SLICE_X53Y59.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X75Y53.A4      net (fanout=6)        1.407   E2M/EC/N97
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X67Y49.B6      net (fanout=25)       0.702   E2M/EC/N01
    SLICE_X67Y49.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.972ns (0.874ns logic, 7.098ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.695ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_src_add_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y54.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y66.C1      net (fanout=21)       2.078   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X67Y66.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X53Y59.D3      net (fanout=194)      1.604   E2M/tx_ll_dst_rdy_in
    SLICE_X53Y59.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X75Y53.A4      net (fanout=6)        1.407   E2M/EC/N97
    SLICE_X75Y53.A       Tilo                  0.094   N749
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X66Y52.C4      net (fanout=97)       1.030   E2M/EC/N45
    SLICE_X66Y52.C       Tilo                  0.094   E2M/EC/tx_packet_payload<71>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<0>11
    SLICE_X67Y49.B6      net (fanout=25)       0.702   E2M/EC/N01
    SLICE_X67Y49.CLK     Tas                   0.027   E2M/EC/tx_header_buffer_src_add<30>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<28>1
                                                       E2M/EC/tx_header_buffer_src_add_28
    -------------------------------------------------  ---------------------------
    Total                                      7.695ns (0.874ns logic, 6.821ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/rx_pre_reset_0_i_1 (SLICE_X79Y95.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/rx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/rx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/rx_pre_reset_0_i_0 to E2M/emac_ll/rx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y95.AQ      Tcko                  0.414   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_0
    SLICE_X79Y95.BX      net (fanout=1)        0.282   E2M/emac_ll/rx_pre_reset_0_i<0>
    SLICE_X79Y95.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/rx_pre_reset_0_i<3>
                                                       E2M/emac_ll/rx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_5 (SLICE_X97Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_4 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_4 to E2M/emac_ll/tx_pre_reset_0_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_4
    SLICE_X97Y60.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<4>
    SLICE_X97Y60.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X99Y60.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_5 to E2M/emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y60.BQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    SLICE_X99Y60.AX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<5>
    SLICE_X99Y60.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14494 paths analyzed, 935 endpoints analyzed, 7 failing endpoints
 13 timing errors detected. (7 setup errors, 6 hold errors, 0 component switching limit errors)
 Minimum period is 352.021ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_data (SLICE_X11Y19.C6), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -80.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/testPUF/test_data (FF)
  Requirement:          62.805ns
  Data Path Delay:      1.966ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.265ns (1.882 - 143.147)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/testPUF/test_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X10Y19.A5      net (fanout=2)        0.756   sh/responseReg<5>
    SLICE_X10Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X11Y19.C6      net (fanout=1)        0.278   sh/testPUF/xor_response
    SLICE_X11Y19.CLK     Tas                   0.029   sh/testPUF/test_data
                                                       sh/testPUF/test_data_mux00001
                                                       sh/testPUF/test_data
    -------------------------------------------------  ---------------------------
    Total                                      1.966ns (0.667ns logic, 1.299ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/test_data (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.165ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.065ns (1.882 - 142.947)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/test_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X10Y19.A4      net (fanout=2)        0.955   sh/responseReg<3>
    SLICE_X10Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X11Y19.C6      net (fanout=1)        0.278   sh/testPUF/xor_response
    SLICE_X11Y19.CLK     Tas                   0.029   sh/testPUF/test_data
                                                       sh/testPUF/test_data_mux00001
                                                       sh/testPUF/test_data
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.667ns logic, 1.498ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf2/FDC1 (FF)
  Destination:          sh/testPUF/test_data (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.171ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -140.897ns (1.882 - 142.779)
  Source Clock:         sh/testPUF/puf_map/picn/puf2/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf2/FDC1 to sh/testPUF/test_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf2/puf_out
                                                       sh/testPUF/puf_map/picn/puf2/FDC1
    SLICE_X9Y19.D6       net (fanout=1)        0.327   sh/testPUF/puf_map/picn/puf2/puf_out
    SLICE_X9Y19.D        Tilo                  0.094   sh/responseReg<1>
                                                       sh/testPUF/puf_map/picn/puf2/LUT1_inst_2
    SLICE_X10Y19.A1      net (fanout=2)        0.899   sh/responseReg<1>
    SLICE_X10Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X11Y19.C6      net (fanout=1)        0.278   sh/testPUF/xor_response
    SLICE_X11Y19.CLK     Tas                   0.029   sh/testPUF/test_data
                                                       sh/testPUF/test_data_mux00001
                                                       sh/testPUF/test_data
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.667ns logic, 1.504ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf3/FDC1 (SLICE_X13Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.055ns (Levels of Logic = 130)
  Clock Path Skew:      134.322ns (136.128 - 1.806)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.AQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X24Y107.D6     net (fanout=53)       3.151   sh/calibrate
    SLICE_X24Y107.D      Tilo                  0.094   sh/testPUF/challenge_gen/C<23>
                                                       sh/testPUF/puf_challenge<2>1
    SLICE_X18Y144.C6     net (fanout=2)        2.083   sh/testPUF/puf_challenge<2>
    SLICE_X18Y144.C      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<1>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<2>_lut<0>1
    SLICE_X13Y148.D3     net (fanout=120)      1.370   sh/testPUF/puf_map/actual_challenge<1>
    SLICE_X13Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X13Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/w
    SLICE_X13Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<63>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X13Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<63>
    SLICE_X13Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X13Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/w
    SLICE_X13Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<62>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X13Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<62>
    SLICE_X13Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X13Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/w
    SLICE_X13Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<61>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X13Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<61>
    SLICE_X13Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X13Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/w
    SLICE_X13Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<60>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X13Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<60>
    SLICE_X13Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X13Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/w
    SLICE_X13Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<59>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X13Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<59>
    SLICE_X13Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X13Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/w
    SLICE_X13Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<58>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X13Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<58>
    SLICE_X13Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X13Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/w
    SLICE_X13Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<57>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X13Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<57>
    SLICE_X13Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X13Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/w
    SLICE_X13Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<56>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X13Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<56>
    SLICE_X13Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X13Y131.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/w
    SLICE_X13Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<55>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X13Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<55>
    SLICE_X13Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X13Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/w
    SLICE_X13Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<54>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X13Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<54>
    SLICE_X13Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X13Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/w
    SLICE_X13Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<53>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X13Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<53>
    SLICE_X13Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X13Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/w
    SLICE_X13Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<52>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X13Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<52>
    SLICE_X13Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X13Y123.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/w
    SLICE_X13Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<51>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X13Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<51>
    SLICE_X13Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X13Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/w
    SLICE_X13Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<50>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X13Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<50>
    SLICE_X13Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X13Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/w
    SLICE_X13Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<49>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X13Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<49>
    SLICE_X13Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X13Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/w
    SLICE_X13Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<48>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X13Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<48>
    SLICE_X13Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X13Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/w
    SLICE_X13Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<47>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X13Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<47>
    SLICE_X13Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X13Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/w
    SLICE_X13Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<46>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X13Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<46>
    SLICE_X13Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X13Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/w
    SLICE_X13Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<45>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X13Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<45>
    SLICE_X13Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X13Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/w
    SLICE_X13Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<44>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X13Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<44>
    SLICE_X13Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X13Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/w
    SLICE_X13Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<43>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X13Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<43>
    SLICE_X13Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X13Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/w
    SLICE_X13Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<42>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X13Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<42>
    SLICE_X13Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X13Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/w
    SLICE_X13Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<41>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X13Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<41>
    SLICE_X13Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X13Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/w
    SLICE_X13Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<40>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X13Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<40>
    SLICE_X13Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X13Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/w
    SLICE_X13Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<39>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X13Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<39>
    SLICE_X13Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X13Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/w
    SLICE_X13Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<38>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X13Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<38>
    SLICE_X13Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X13Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/w
    SLICE_X13Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<37>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X13Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<37>
    SLICE_X13Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X13Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/w
    SLICE_X13Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<36>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X13Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<36>
    SLICE_X13Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X13Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/w
    SLICE_X13Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<35>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X13Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<35>
    SLICE_X13Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X13Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/w
    SLICE_X13Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<34>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X13Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<34>
    SLICE_X13Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X13Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/w
    SLICE_X13Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<33>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X13Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<33>
    SLICE_X13Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X13Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/w
    SLICE_X13Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<32>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X13Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<32>
    SLICE_X13Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X13Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/w
    SLICE_X13Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<31>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X13Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<31>
    SLICE_X13Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X13Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/w
    SLICE_X13Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<30>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X13Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<30>
    SLICE_X13Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X13Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/w
    SLICE_X13Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<29>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X13Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<29>
    SLICE_X13Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X13Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/w
    SLICE_X13Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<28>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X13Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<28>
    SLICE_X13Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X13Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/w
    SLICE_X13Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<27>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X13Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<27>
    SLICE_X13Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X13Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/w
    SLICE_X13Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<26>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X13Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<26>
    SLICE_X13Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X13Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/w
    SLICE_X13Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<25>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X13Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<25>
    SLICE_X13Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X13Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/w
    SLICE_X13Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<24>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X13Y68.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<24>
    SLICE_X13Y68.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X13Y67.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/w
    SLICE_X13Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<23>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X13Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<23>
    SLICE_X13Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X13Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/w
    SLICE_X13Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<22>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X13Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<22>
    SLICE_X13Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X13Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/w
    SLICE_X13Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<21>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X13Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<21>
    SLICE_X13Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X13Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/w
    SLICE_X13Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<20>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X13Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<20>
    SLICE_X13Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X13Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/w
    SLICE_X13Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<19>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X13Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<19>
    SLICE_X13Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X13Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/w
    SLICE_X13Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<18>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X13Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<18>
    SLICE_X13Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X13Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/w
    SLICE_X13Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<17>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X13Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<17>
    SLICE_X13Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X13Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/w
    SLICE_X13Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<16>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X13Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<16>
    SLICE_X13Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X13Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/w
    SLICE_X13Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<15>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X13Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<15>
    SLICE_X13Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X13Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/w
    SLICE_X13Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<14>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X13Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<14>
    SLICE_X13Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X13Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/w
    SLICE_X13Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<13>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X13Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<13>
    SLICE_X13Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X13Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/w
    SLICE_X13Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<12>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X13Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<12>
    SLICE_X13Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X13Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/w
    SLICE_X13Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<11>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X13Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<11>
    SLICE_X13Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X13Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/w
    SLICE_X13Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<10>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X13Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<10>
    SLICE_X13Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X13Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/w
    SLICE_X13Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<9>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X13Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<9>
    SLICE_X13Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X13Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/w
    SLICE_X13Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<8>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X13Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<8>
    SLICE_X13Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X13Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/w
    SLICE_X13Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<7>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X13Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<7>
    SLICE_X13Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X13Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/w
    SLICE_X13Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<6>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X13Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<6>
    SLICE_X13Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X13Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/w
    SLICE_X13Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<5>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X13Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<5>
    SLICE_X13Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X13Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/w
    SLICE_X13Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<4>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X13Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<4>
    SLICE_X13Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X13Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/w
    SLICE_X13Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<3>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X13Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<3>
    SLICE_X13Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X13Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/w
    SLICE_X13Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<2>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X13Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<2>
    SLICE_X13Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X13Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/w
    SLICE_X13Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<1>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X13Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<1>
    SLICE_X13Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X13Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/w
    SLICE_X13Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.055ns (12.672ns logic, 132.383ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.051ns (Levels of Logic = 130)
  Clock Path Skew:      134.322ns (136.128 - 1.806)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.AQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X24Y107.D6     net (fanout=53)       3.151   sh/calibrate
    SLICE_X24Y107.D      Tilo                  0.094   sh/testPUF/challenge_gen/C<23>
                                                       sh/testPUF/puf_challenge<2>1
    SLICE_X18Y144.C6     net (fanout=2)        2.083   sh/testPUF/puf_challenge<2>
    SLICE_X18Y144.C      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<1>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<2>_lut<0>1
    SLICE_X13Y148.D2     net (fanout=120)      1.366   sh/testPUF/puf_map/actual_challenge<1>
    SLICE_X13Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X13Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/w
    SLICE_X13Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<63>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X13Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<63>
    SLICE_X13Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X13Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/w
    SLICE_X13Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<62>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X13Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<62>
    SLICE_X13Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X13Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/w
    SLICE_X13Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<61>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X13Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<61>
    SLICE_X13Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X13Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/w
    SLICE_X13Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<60>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X13Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<60>
    SLICE_X13Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X13Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/w
    SLICE_X13Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<59>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X13Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<59>
    SLICE_X13Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X13Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/w
    SLICE_X13Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<58>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X13Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<58>
    SLICE_X13Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X13Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/w
    SLICE_X13Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<57>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X13Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<57>
    SLICE_X13Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X13Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/w
    SLICE_X13Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<56>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X13Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<56>
    SLICE_X13Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X13Y131.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/w
    SLICE_X13Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<55>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X13Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<55>
    SLICE_X13Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X13Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/w
    SLICE_X13Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<54>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X13Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<54>
    SLICE_X13Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X13Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/w
    SLICE_X13Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<53>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X13Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<53>
    SLICE_X13Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X13Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/w
    SLICE_X13Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<52>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X13Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<52>
    SLICE_X13Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X13Y123.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/w
    SLICE_X13Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<51>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X13Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<51>
    SLICE_X13Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X13Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/w
    SLICE_X13Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<50>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X13Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<50>
    SLICE_X13Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X13Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/w
    SLICE_X13Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<49>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X13Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<49>
    SLICE_X13Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X13Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/w
    SLICE_X13Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<48>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X13Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<48>
    SLICE_X13Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X13Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/w
    SLICE_X13Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<47>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X13Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<47>
    SLICE_X13Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X13Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/w
    SLICE_X13Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<46>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X13Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<46>
    SLICE_X13Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X13Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/w
    SLICE_X13Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<45>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X13Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<45>
    SLICE_X13Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X13Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/w
    SLICE_X13Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<44>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X13Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<44>
    SLICE_X13Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X13Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/w
    SLICE_X13Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<43>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X13Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<43>
    SLICE_X13Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X13Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/w
    SLICE_X13Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<42>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X13Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<42>
    SLICE_X13Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X13Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/w
    SLICE_X13Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<41>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X13Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<41>
    SLICE_X13Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X13Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/w
    SLICE_X13Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<40>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X13Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<40>
    SLICE_X13Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X13Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/w
    SLICE_X13Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<39>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X13Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<39>
    SLICE_X13Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X13Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/w
    SLICE_X13Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<38>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X13Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<38>
    SLICE_X13Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X13Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/w
    SLICE_X13Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<37>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X13Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<37>
    SLICE_X13Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X13Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/w
    SLICE_X13Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<36>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X13Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<36>
    SLICE_X13Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X13Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/w
    SLICE_X13Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<35>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X13Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<35>
    SLICE_X13Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X13Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/w
    SLICE_X13Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<34>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X13Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<34>
    SLICE_X13Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X13Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/w
    SLICE_X13Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<33>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X13Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<33>
    SLICE_X13Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X13Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/w
    SLICE_X13Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<32>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X13Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<32>
    SLICE_X13Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X13Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/w
    SLICE_X13Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<31>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X13Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<31>
    SLICE_X13Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X13Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/w
    SLICE_X13Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<30>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X13Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<30>
    SLICE_X13Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X13Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/w
    SLICE_X13Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<29>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X13Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<29>
    SLICE_X13Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X13Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/w
    SLICE_X13Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<28>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X13Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<28>
    SLICE_X13Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X13Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/w
    SLICE_X13Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<27>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X13Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<27>
    SLICE_X13Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X13Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/w
    SLICE_X13Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<26>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X13Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<26>
    SLICE_X13Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X13Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/w
    SLICE_X13Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<25>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X13Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<25>
    SLICE_X13Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X13Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/w
    SLICE_X13Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<24>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X13Y68.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<24>
    SLICE_X13Y68.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X13Y67.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/w
    SLICE_X13Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<23>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X13Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<23>
    SLICE_X13Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X13Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/w
    SLICE_X13Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<22>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X13Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<22>
    SLICE_X13Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X13Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/w
    SLICE_X13Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<21>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X13Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<21>
    SLICE_X13Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X13Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/w
    SLICE_X13Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<20>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X13Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<20>
    SLICE_X13Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X13Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/w
    SLICE_X13Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<19>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X13Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<19>
    SLICE_X13Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X13Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/w
    SLICE_X13Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<18>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X13Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<18>
    SLICE_X13Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X13Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/w
    SLICE_X13Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<17>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X13Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<17>
    SLICE_X13Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X13Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/w
    SLICE_X13Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<16>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X13Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<16>
    SLICE_X13Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X13Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/w
    SLICE_X13Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<15>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X13Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<15>
    SLICE_X13Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X13Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/w
    SLICE_X13Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<14>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X13Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<14>
    SLICE_X13Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X13Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/w
    SLICE_X13Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<13>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X13Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<13>
    SLICE_X13Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X13Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/w
    SLICE_X13Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<12>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X13Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<12>
    SLICE_X13Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X13Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/w
    SLICE_X13Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<11>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X13Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<11>
    SLICE_X13Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X13Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/w
    SLICE_X13Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<10>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X13Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<10>
    SLICE_X13Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X13Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/w
    SLICE_X13Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<9>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X13Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<9>
    SLICE_X13Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X13Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/w
    SLICE_X13Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<8>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X13Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<8>
    SLICE_X13Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X13Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/w
    SLICE_X13Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<7>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X13Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<7>
    SLICE_X13Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X13Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/w
    SLICE_X13Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<6>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X13Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<6>
    SLICE_X13Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X13Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/w
    SLICE_X13Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<5>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X13Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<5>
    SLICE_X13Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X13Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/w
    SLICE_X13Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<4>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X13Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<4>
    SLICE_X13Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X13Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/w
    SLICE_X13Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<3>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X13Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<3>
    SLICE_X13Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X13Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/w
    SLICE_X13Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<2>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X13Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<2>
    SLICE_X13Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X13Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/w
    SLICE_X13Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<1>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X13Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<1>
    SLICE_X13Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X13Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/w
    SLICE_X13Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.051ns (12.672ns logic, 132.379ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      144.975ns (Levels of Logic = 130)
  Clock Path Skew:      134.322ns (136.128 - 1.806)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.AQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X24Y107.D6     net (fanout=53)       3.151   sh/calibrate
    SLICE_X24Y107.D      Tilo                  0.094   sh/testPUF/challenge_gen/C<23>
                                                       sh/testPUF/puf_challenge<2>1
    SLICE_X18Y144.C6     net (fanout=2)        2.083   sh/testPUF/puf_challenge<2>
    SLICE_X18Y144.C      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<1>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<2>_lut<0>1
    SLICE_X13Y148.D4     net (fanout=120)      1.290   sh/testPUF/puf_map/actual_challenge<1>
    SLICE_X13Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X13Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/w
    SLICE_X13Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<63>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X13Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<63>
    SLICE_X13Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X13Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/w
    SLICE_X13Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<62>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X13Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<62>
    SLICE_X13Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X13Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/w
    SLICE_X13Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<61>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X13Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<61>
    SLICE_X13Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X13Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/w
    SLICE_X13Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<60>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X13Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<60>
    SLICE_X13Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X13Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/w
    SLICE_X13Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<59>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X13Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<59>
    SLICE_X13Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X13Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/w
    SLICE_X13Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<58>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X13Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<58>
    SLICE_X13Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X13Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/w
    SLICE_X13Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<57>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X13Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<57>
    SLICE_X13Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X13Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/w
    SLICE_X13Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<56>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X13Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<56>
    SLICE_X13Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X13Y131.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/w
    SLICE_X13Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<55>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X13Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<55>
    SLICE_X13Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X13Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/w
    SLICE_X13Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<54>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X13Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<54>
    SLICE_X13Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X13Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/w
    SLICE_X13Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<53>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X13Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<53>
    SLICE_X13Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X13Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/w
    SLICE_X13Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<52>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X13Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<52>
    SLICE_X13Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X13Y123.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/w
    SLICE_X13Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<51>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X13Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<51>
    SLICE_X13Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X13Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/w
    SLICE_X13Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<50>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X13Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<50>
    SLICE_X13Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X13Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/w
    SLICE_X13Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<49>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X13Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<49>
    SLICE_X13Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X13Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/w
    SLICE_X13Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<48>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X13Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<48>
    SLICE_X13Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X13Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/w
    SLICE_X13Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<47>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X13Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<47>
    SLICE_X13Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X13Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/w
    SLICE_X13Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<46>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X13Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<46>
    SLICE_X13Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X13Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/w
    SLICE_X13Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<45>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X13Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<45>
    SLICE_X13Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X13Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/w
    SLICE_X13Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<44>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X13Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<44>
    SLICE_X13Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X13Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/w
    SLICE_X13Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<43>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X13Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<43>
    SLICE_X13Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X13Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/w
    SLICE_X13Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<42>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X13Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<42>
    SLICE_X13Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X13Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/w
    SLICE_X13Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<41>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X13Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<41>
    SLICE_X13Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X13Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/w
    SLICE_X13Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<40>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X13Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<40>
    SLICE_X13Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X13Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/w
    SLICE_X13Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<39>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X13Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<39>
    SLICE_X13Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X13Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/w
    SLICE_X13Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<38>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X13Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<38>
    SLICE_X13Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X13Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/w
    SLICE_X13Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<37>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X13Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<37>
    SLICE_X13Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X13Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/w
    SLICE_X13Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<36>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X13Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<36>
    SLICE_X13Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X13Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/w
    SLICE_X13Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<35>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X13Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<35>
    SLICE_X13Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X13Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/w
    SLICE_X13Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<34>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X13Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<34>
    SLICE_X13Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X13Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/w
    SLICE_X13Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<33>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X13Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<33>
    SLICE_X13Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X13Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/w
    SLICE_X13Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<32>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X13Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<32>
    SLICE_X13Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X13Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/w
    SLICE_X13Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<31>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X13Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<31>
    SLICE_X13Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X13Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/w
    SLICE_X13Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<30>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X13Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<30>
    SLICE_X13Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X13Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/w
    SLICE_X13Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<29>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X13Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<29>
    SLICE_X13Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X13Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/w
    SLICE_X13Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<28>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X13Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<28>
    SLICE_X13Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X13Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/w
    SLICE_X13Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<27>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X13Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<27>
    SLICE_X13Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X13Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/w
    SLICE_X13Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<26>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X13Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<26>
    SLICE_X13Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X13Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/w
    SLICE_X13Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<25>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X13Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<25>
    SLICE_X13Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X13Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/w
    SLICE_X13Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<24>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X13Y68.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<24>
    SLICE_X13Y68.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X13Y67.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/w
    SLICE_X13Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<23>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X13Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<23>
    SLICE_X13Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X13Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/w
    SLICE_X13Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<22>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X13Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<22>
    SLICE_X13Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X13Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/w
    SLICE_X13Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<21>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X13Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<21>
    SLICE_X13Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X13Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/w
    SLICE_X13Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<20>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X13Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<20>
    SLICE_X13Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X13Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/w
    SLICE_X13Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<19>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X13Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<19>
    SLICE_X13Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X13Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/w
    SLICE_X13Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<18>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X13Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<18>
    SLICE_X13Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X13Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/w
    SLICE_X13Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<17>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X13Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<17>
    SLICE_X13Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X13Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/w
    SLICE_X13Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<16>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X13Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<16>
    SLICE_X13Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X13Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/w
    SLICE_X13Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<15>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X13Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<15>
    SLICE_X13Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X13Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/w
    SLICE_X13Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<14>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X13Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<14>
    SLICE_X13Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X13Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/w
    SLICE_X13Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<13>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X13Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<13>
    SLICE_X13Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X13Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/w
    SLICE_X13Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<12>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X13Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<12>
    SLICE_X13Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X13Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/w
    SLICE_X13Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<11>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X13Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<11>
    SLICE_X13Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X13Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/w
    SLICE_X13Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<10>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X13Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<10>
    SLICE_X13Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X13Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/w
    SLICE_X13Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<9>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X13Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<9>
    SLICE_X13Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X13Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/w
    SLICE_X13Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<8>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X13Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<8>
    SLICE_X13Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X13Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/w
    SLICE_X13Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<7>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X13Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<7>
    SLICE_X13Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X13Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/w
    SLICE_X13Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<6>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X13Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<6>
    SLICE_X13Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X13Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/w
    SLICE_X13Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<5>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X13Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/i1<5>
    SLICE_X13Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X13Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/w
    SLICE_X13Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<4>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X13Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<4>
    SLICE_X13Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X13Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/w
    SLICE_X13Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<3>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X13Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<3>
    SLICE_X13Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X13Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/w
    SLICE_X13Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<2>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X13Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<2>
    SLICE_X13Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X13Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/w
    SLICE_X13Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<1>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X13Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/i1<1>
    SLICE_X13Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X13Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/w
    SLICE_X13Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    144.975ns (12.672ns logic, 132.303ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -8.989ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.099ns (Levels of Logic = 130)
  Clock Path Skew:      134.412ns (136.218 - 1.806)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.AQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X24Y109.B6     net (fanout=53)       3.305   sh/calibrate
    SLICE_X24Y109.B      Tilo                  0.094   sh/testPUF/puf_challenge<6>
                                                       sh/testPUF/puf_challenge<4>1
    SLICE_X20Y145.D4     net (fanout=2)        2.206   sh/testPUF/puf_challenge<4>
    SLICE_X20Y145.D      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<2>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<3>_lut<0>1
    SLICE_X17Y148.D2     net (fanout=120)      1.219   sh/testPUF/puf_map/actual_challenge<2>
    SLICE_X17Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X17Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
    SLICE_X17Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<63>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X17Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<63>
    SLICE_X17Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X17Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
    SLICE_X17Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<62>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X17Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<62>
    SLICE_X17Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X17Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
    SLICE_X17Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<61>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X17Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<61>
    SLICE_X17Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X17Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
    SLICE_X17Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<60>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X17Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<60>
    SLICE_X17Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X17Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
    SLICE_X17Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<59>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X17Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<59>
    SLICE_X17Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X17Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
    SLICE_X17Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<58>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X17Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<58>
    SLICE_X17Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X17Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
    SLICE_X17Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<57>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X17Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<57>
    SLICE_X17Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X17Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
    SLICE_X17Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<56>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X17Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<56>
    SLICE_X17Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X17Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
    SLICE_X17Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<55>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X17Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<55>
    SLICE_X17Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X17Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
    SLICE_X17Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<54>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X17Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<54>
    SLICE_X17Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X17Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
    SLICE_X17Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<53>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X17Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<53>
    SLICE_X17Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X17Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
    SLICE_X17Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<52>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X17Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<52>
    SLICE_X17Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X17Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
    SLICE_X17Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<51>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X17Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<51>
    SLICE_X17Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X17Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
    SLICE_X17Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<50>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X17Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<50>
    SLICE_X17Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X17Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
    SLICE_X17Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<49>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X17Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<49>
    SLICE_X17Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X17Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
    SLICE_X17Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<48>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X17Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<48>
    SLICE_X17Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X17Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
    SLICE_X17Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<47>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X17Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<47>
    SLICE_X17Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X17Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
    SLICE_X17Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<46>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X17Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<46>
    SLICE_X17Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X17Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
    SLICE_X17Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<45>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X17Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<45>
    SLICE_X17Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X17Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
    SLICE_X17Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<44>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X17Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<44>
    SLICE_X17Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X17Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
    SLICE_X17Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<43>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X17Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<43>
    SLICE_X17Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X17Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
    SLICE_X17Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<42>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X17Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<42>
    SLICE_X17Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X17Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
    SLICE_X17Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<41>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X17Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<41>
    SLICE_X17Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X17Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
    SLICE_X17Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<40>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X17Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<40>
    SLICE_X17Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X17Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
    SLICE_X17Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<39>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X17Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<39>
    SLICE_X17Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X17Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
    SLICE_X17Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<38>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X17Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<38>
    SLICE_X17Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X17Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
    SLICE_X17Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<37>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X17Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<37>
    SLICE_X17Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X17Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
    SLICE_X17Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<36>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X17Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<36>
    SLICE_X17Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X17Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
    SLICE_X17Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<35>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X17Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<35>
    SLICE_X17Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X17Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
    SLICE_X17Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<34>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X17Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<34>
    SLICE_X17Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X17Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
    SLICE_X17Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<33>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X17Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<33>
    SLICE_X17Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X17Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
    SLICE_X17Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<32>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X17Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<32>
    SLICE_X17Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X17Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
    SLICE_X17Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<31>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X17Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<31>
    SLICE_X17Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X17Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
    SLICE_X17Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<30>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X17Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<30>
    SLICE_X17Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X17Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
    SLICE_X17Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<29>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X17Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<29>
    SLICE_X17Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X17Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
    SLICE_X17Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<28>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X17Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<28>
    SLICE_X17Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X17Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
    SLICE_X17Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<27>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X17Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<27>
    SLICE_X17Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X17Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
    SLICE_X17Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<26>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X17Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<26>
    SLICE_X17Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X17Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
    SLICE_X17Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<25>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X17Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<25>
    SLICE_X17Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X17Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
    SLICE_X17Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<24>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X17Y68.C1      net (fanout=1)        0.984   sh/testPUF/puf_map/picn/puf4/i1<24>
    SLICE_X17Y68.C       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X17Y67.D1      net (fanout=1)        0.980   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
    SLICE_X17Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<23>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X17Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<23>
    SLICE_X17Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X17Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
    SLICE_X17Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<22>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X17Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<22>
    SLICE_X17Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X17Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
    SLICE_X17Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<21>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X17Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<21>
    SLICE_X17Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X17Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
    SLICE_X17Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<20>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X17Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<20>
    SLICE_X17Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X17Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
    SLICE_X17Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<19>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X17Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<19>
    SLICE_X17Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X17Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
    SLICE_X17Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<18>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X17Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<18>
    SLICE_X17Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X17Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
    SLICE_X17Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<17>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X17Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<17>
    SLICE_X17Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X17Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
    SLICE_X17Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<16>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X17Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<16>
    SLICE_X17Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X17Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
    SLICE_X17Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<15>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X17Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<15>
    SLICE_X17Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X17Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
    SLICE_X17Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<14>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X17Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<14>
    SLICE_X17Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X17Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
    SLICE_X17Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<13>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X17Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<13>
    SLICE_X17Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X17Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
    SLICE_X17Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<12>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X17Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<12>
    SLICE_X17Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X17Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
    SLICE_X17Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<11>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X17Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<11>
    SLICE_X17Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X17Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
    SLICE_X17Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<10>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X17Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<10>
    SLICE_X17Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X17Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
    SLICE_X17Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<9>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X17Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<9>
    SLICE_X17Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X17Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
    SLICE_X17Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<8>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X17Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<8>
    SLICE_X17Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X17Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
    SLICE_X17Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<7>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X17Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<7>
    SLICE_X17Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X17Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
    SLICE_X17Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<6>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X17Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<6>
    SLICE_X17Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X17Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
    SLICE_X17Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<5>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X17Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<5>
    SLICE_X17Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X17Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
    SLICE_X17Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<4>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X17Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<4>
    SLICE_X17Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X17Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
    SLICE_X17Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<3>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X17Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<3>
    SLICE_X17Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X17Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
    SLICE_X17Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<2>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X17Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<2>
    SLICE_X17Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X17Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
    SLICE_X17Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<1>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X17Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<1>
    SLICE_X17Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X17Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
    SLICE_X17Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.099ns (12.672ns logic, 132.427ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.014ns (Levels of Logic = 130)
  Clock Path Skew:      134.412ns (136.218 - 1.806)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.AQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X24Y109.B6     net (fanout=53)       3.305   sh/calibrate
    SLICE_X24Y109.B      Tilo                  0.094   sh/testPUF/puf_challenge<6>
                                                       sh/testPUF/puf_challenge<4>1
    SLICE_X20Y145.D4     net (fanout=2)        2.206   sh/testPUF/puf_challenge<4>
    SLICE_X20Y145.D      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<2>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<3>_lut<0>1
    SLICE_X17Y148.D4     net (fanout=120)      1.134   sh/testPUF/puf_map/actual_challenge<2>
    SLICE_X17Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X17Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
    SLICE_X17Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<63>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X17Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<63>
    SLICE_X17Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X17Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
    SLICE_X17Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<62>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X17Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<62>
    SLICE_X17Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X17Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
    SLICE_X17Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<61>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X17Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<61>
    SLICE_X17Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X17Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
    SLICE_X17Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<60>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X17Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<60>
    SLICE_X17Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X17Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
    SLICE_X17Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<59>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X17Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<59>
    SLICE_X17Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X17Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
    SLICE_X17Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<58>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X17Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<58>
    SLICE_X17Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X17Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
    SLICE_X17Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<57>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X17Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<57>
    SLICE_X17Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X17Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
    SLICE_X17Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<56>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X17Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<56>
    SLICE_X17Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X17Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
    SLICE_X17Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<55>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X17Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<55>
    SLICE_X17Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X17Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
    SLICE_X17Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<54>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X17Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<54>
    SLICE_X17Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X17Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
    SLICE_X17Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<53>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X17Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<53>
    SLICE_X17Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X17Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
    SLICE_X17Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<52>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X17Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<52>
    SLICE_X17Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X17Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
    SLICE_X17Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<51>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X17Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<51>
    SLICE_X17Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X17Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
    SLICE_X17Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<50>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X17Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<50>
    SLICE_X17Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X17Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
    SLICE_X17Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<49>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X17Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<49>
    SLICE_X17Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X17Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
    SLICE_X17Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<48>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X17Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<48>
    SLICE_X17Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X17Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
    SLICE_X17Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<47>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X17Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<47>
    SLICE_X17Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X17Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
    SLICE_X17Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<46>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X17Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<46>
    SLICE_X17Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X17Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
    SLICE_X17Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<45>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X17Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<45>
    SLICE_X17Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X17Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
    SLICE_X17Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<44>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X17Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<44>
    SLICE_X17Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X17Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
    SLICE_X17Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<43>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X17Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<43>
    SLICE_X17Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X17Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
    SLICE_X17Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<42>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X17Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<42>
    SLICE_X17Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X17Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
    SLICE_X17Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<41>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X17Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<41>
    SLICE_X17Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X17Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
    SLICE_X17Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<40>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X17Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<40>
    SLICE_X17Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X17Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
    SLICE_X17Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<39>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X17Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<39>
    SLICE_X17Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X17Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
    SLICE_X17Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<38>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X17Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<38>
    SLICE_X17Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X17Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
    SLICE_X17Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<37>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X17Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<37>
    SLICE_X17Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X17Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
    SLICE_X17Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<36>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X17Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<36>
    SLICE_X17Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X17Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
    SLICE_X17Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<35>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X17Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<35>
    SLICE_X17Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X17Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
    SLICE_X17Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<34>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X17Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<34>
    SLICE_X17Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X17Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
    SLICE_X17Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<33>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X17Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<33>
    SLICE_X17Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X17Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
    SLICE_X17Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<32>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X17Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<32>
    SLICE_X17Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X17Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
    SLICE_X17Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<31>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X17Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<31>
    SLICE_X17Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X17Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
    SLICE_X17Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<30>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X17Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<30>
    SLICE_X17Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X17Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
    SLICE_X17Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<29>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X17Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<29>
    SLICE_X17Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X17Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
    SLICE_X17Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<28>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X17Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<28>
    SLICE_X17Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X17Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
    SLICE_X17Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<27>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X17Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<27>
    SLICE_X17Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X17Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
    SLICE_X17Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<26>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X17Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<26>
    SLICE_X17Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X17Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
    SLICE_X17Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<25>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X17Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<25>
    SLICE_X17Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X17Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
    SLICE_X17Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<24>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X17Y68.C1      net (fanout=1)        0.984   sh/testPUF/puf_map/picn/puf4/i1<24>
    SLICE_X17Y68.C       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X17Y67.D1      net (fanout=1)        0.980   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
    SLICE_X17Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<23>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X17Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<23>
    SLICE_X17Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X17Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
    SLICE_X17Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<22>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X17Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<22>
    SLICE_X17Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X17Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
    SLICE_X17Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<21>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X17Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<21>
    SLICE_X17Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X17Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
    SLICE_X17Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<20>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X17Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<20>
    SLICE_X17Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X17Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
    SLICE_X17Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<19>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X17Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<19>
    SLICE_X17Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X17Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
    SLICE_X17Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<18>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X17Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<18>
    SLICE_X17Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X17Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
    SLICE_X17Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<17>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X17Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<17>
    SLICE_X17Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X17Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
    SLICE_X17Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<16>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X17Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<16>
    SLICE_X17Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X17Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
    SLICE_X17Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<15>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X17Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<15>
    SLICE_X17Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X17Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
    SLICE_X17Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<14>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X17Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<14>
    SLICE_X17Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X17Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
    SLICE_X17Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<13>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X17Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<13>
    SLICE_X17Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X17Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
    SLICE_X17Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<12>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X17Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<12>
    SLICE_X17Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X17Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
    SLICE_X17Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<11>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X17Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<11>
    SLICE_X17Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X17Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
    SLICE_X17Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<10>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X17Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<10>
    SLICE_X17Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X17Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
    SLICE_X17Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<9>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X17Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<9>
    SLICE_X17Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X17Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
    SLICE_X17Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<8>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X17Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<8>
    SLICE_X17Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X17Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
    SLICE_X17Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<7>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X17Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<7>
    SLICE_X17Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X17Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
    SLICE_X17Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<6>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X17Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<6>
    SLICE_X17Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X17Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
    SLICE_X17Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<5>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X17Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<5>
    SLICE_X17Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X17Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
    SLICE_X17Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<4>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X17Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<4>
    SLICE_X17Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X17Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
    SLICE_X17Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<3>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X17Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<3>
    SLICE_X17Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X17Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
    SLICE_X17Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<2>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X17Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<2>
    SLICE_X17Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X17Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
    SLICE_X17Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<1>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X17Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<1>
    SLICE_X17Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X17Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
    SLICE_X17Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.014ns (12.672ns logic, 132.342ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -8.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      144.945ns (Levels of Logic = 130)
  Clock Path Skew:      134.412ns (136.218 - 1.806)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y55.AQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X24Y109.C6     net (fanout=53)       3.647   sh/calibrate
    SLICE_X24Y109.C      Tilo                  0.094   sh/testPUF/puf_challenge<6>
                                                       sh/testPUF/puf_challenge<5>1
    SLICE_X20Y145.D6     net (fanout=2)        1.710   sh/testPUF/puf_challenge<5>
    SLICE_X20Y145.D      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<2>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<3>_lut<0>1
    SLICE_X17Y148.D2     net (fanout=120)      1.219   sh/testPUF/puf_map/actual_challenge<2>
    SLICE_X17Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X17Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
    SLICE_X17Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<63>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X17Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<63>
    SLICE_X17Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X17Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
    SLICE_X17Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<62>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X17Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<62>
    SLICE_X17Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X17Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
    SLICE_X17Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<61>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X17Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<61>
    SLICE_X17Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X17Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
    SLICE_X17Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<60>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X17Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<60>
    SLICE_X17Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X17Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
    SLICE_X17Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<59>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X17Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<59>
    SLICE_X17Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X17Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
    SLICE_X17Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<58>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X17Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<58>
    SLICE_X17Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X17Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
    SLICE_X17Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<57>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X17Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<57>
    SLICE_X17Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X17Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
    SLICE_X17Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<56>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X17Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<56>
    SLICE_X17Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X17Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
    SLICE_X17Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<55>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X17Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<55>
    SLICE_X17Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X17Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
    SLICE_X17Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<54>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X17Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<54>
    SLICE_X17Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X17Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
    SLICE_X17Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<53>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X17Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<53>
    SLICE_X17Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X17Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
    SLICE_X17Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<52>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X17Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<52>
    SLICE_X17Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X17Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
    SLICE_X17Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<51>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X17Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<51>
    SLICE_X17Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X17Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
    SLICE_X17Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<50>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X17Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<50>
    SLICE_X17Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X17Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
    SLICE_X17Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<49>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X17Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<49>
    SLICE_X17Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X17Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
    SLICE_X17Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<48>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X17Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<48>
    SLICE_X17Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X17Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
    SLICE_X17Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<47>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X17Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<47>
    SLICE_X17Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X17Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
    SLICE_X17Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<46>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X17Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<46>
    SLICE_X17Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X17Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
    SLICE_X17Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<45>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X17Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<45>
    SLICE_X17Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X17Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
    SLICE_X17Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<44>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X17Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<44>
    SLICE_X17Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X17Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
    SLICE_X17Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<43>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X17Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<43>
    SLICE_X17Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X17Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
    SLICE_X17Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<42>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X17Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<42>
    SLICE_X17Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X17Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
    SLICE_X17Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<41>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X17Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<41>
    SLICE_X17Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X17Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
    SLICE_X17Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<40>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X17Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<40>
    SLICE_X17Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X17Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
    SLICE_X17Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<39>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X17Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<39>
    SLICE_X17Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X17Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
    SLICE_X17Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<38>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X17Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<38>
    SLICE_X17Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X17Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
    SLICE_X17Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<37>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X17Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<37>
    SLICE_X17Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X17Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
    SLICE_X17Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<36>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X17Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<36>
    SLICE_X17Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X17Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
    SLICE_X17Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<35>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X17Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<35>
    SLICE_X17Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X17Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
    SLICE_X17Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<34>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X17Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<34>
    SLICE_X17Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X17Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
    SLICE_X17Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<33>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X17Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<33>
    SLICE_X17Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X17Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
    SLICE_X17Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<32>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X17Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<32>
    SLICE_X17Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X17Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
    SLICE_X17Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<31>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X17Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<31>
    SLICE_X17Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X17Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
    SLICE_X17Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<30>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X17Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<30>
    SLICE_X17Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X17Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
    SLICE_X17Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<29>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X17Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<29>
    SLICE_X17Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X17Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
    SLICE_X17Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<28>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X17Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<28>
    SLICE_X17Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X17Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
    SLICE_X17Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<27>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X17Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<27>
    SLICE_X17Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X17Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
    SLICE_X17Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<26>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X17Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<26>
    SLICE_X17Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X17Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
    SLICE_X17Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<25>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X17Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<25>
    SLICE_X17Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X17Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
    SLICE_X17Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<24>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X17Y68.C1      net (fanout=1)        0.984   sh/testPUF/puf_map/picn/puf4/i1<24>
    SLICE_X17Y68.C       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X17Y67.D1      net (fanout=1)        0.980   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
    SLICE_X17Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<23>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X17Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<23>
    SLICE_X17Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X17Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
    SLICE_X17Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<22>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X17Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<22>
    SLICE_X17Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X17Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
    SLICE_X17Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<21>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X17Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<21>
    SLICE_X17Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X17Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
    SLICE_X17Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<20>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X17Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<20>
    SLICE_X17Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X17Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
    SLICE_X17Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<19>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X17Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<19>
    SLICE_X17Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X17Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
    SLICE_X17Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<18>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X17Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<18>
    SLICE_X17Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X17Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
    SLICE_X17Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<17>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X17Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<17>
    SLICE_X17Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X17Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
    SLICE_X17Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<16>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X17Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<16>
    SLICE_X17Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X17Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
    SLICE_X17Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<15>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X17Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<15>
    SLICE_X17Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X17Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
    SLICE_X17Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<14>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X17Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<14>
    SLICE_X17Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X17Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
    SLICE_X17Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<13>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X17Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<13>
    SLICE_X17Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X17Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
    SLICE_X17Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<12>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X17Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<12>
    SLICE_X17Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X17Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
    SLICE_X17Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<11>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X17Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<11>
    SLICE_X17Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X17Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
    SLICE_X17Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<10>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X17Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<10>
    SLICE_X17Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X17Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
    SLICE_X17Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<9>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X17Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<9>
    SLICE_X17Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X17Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
    SLICE_X17Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<8>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X17Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<8>
    SLICE_X17Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X17Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
    SLICE_X17Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<7>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X17Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<7>
    SLICE_X17Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X17Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
    SLICE_X17Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<6>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X17Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<6>
    SLICE_X17Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X17Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
    SLICE_X17Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<5>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X17Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<5>
    SLICE_X17Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X17Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
    SLICE_X17Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<4>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X17Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<4>
    SLICE_X17Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X17Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
    SLICE_X17Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<3>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X17Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<3>
    SLICE_X17Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X17Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
    SLICE_X17Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<2>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X17Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<2>
    SLICE_X17Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X17Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
    SLICE_X17Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<1>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X17Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<1>
    SLICE_X17Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X17Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
    SLICE_X17Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    144.945ns (12.672ns logic, 132.273ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.616ns (Levels of Logic = 1)
  Clock Path Skew:      144.762ns (146.519 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D6      net (fanout=60)       1.049   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.616ns (0.282ns logic, 1.334ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.834ns (Levels of Logic = 1)
  Clock Path Skew:      144.762ns (146.519 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D4      net (fanout=60)       1.267   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.282ns logic, 1.552ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.870ns (Levels of Logic = 1)
  Clock Path Skew:      144.762ns (146.519 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D5      net (fanout=60)       1.303   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.282ns logic, 1.588ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf6/FDC1 (SLICE_X25Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.934ns (Levels of Logic = 1)
  Clock Path Skew:      144.962ns (146.719 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D6      net (fanout=60)       1.367   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.934ns (0.282ns logic, 1.652ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.274ns (Levels of Logic = 1)
  Clock Path Skew:      144.962ns (146.719 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D4      net (fanout=60)       1.707   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.282ns logic, 1.992ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Clock Path Skew:      144.962ns (146.719 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf6/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf6/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X25Y21.D5      net (fanout=60)       1.742   sh/challenge_0_0
    SLICE_X25Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf6/i1<0>
                                                       sh/testPUF/puf_map/picn/puf6/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X25Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf6/i1<0>
    SLICE_X25Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.282ns logic, 2.027ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf3/FDC1 (SLICE_X13Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.161ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.841ns (Levels of Logic = 1)
  Clock Path Skew:      144.664ns (146.421 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D5      net (fanout=60)       1.274   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (0.282ns logic, 1.559ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.925ns (Levels of Logic = 1)
  Clock Path Skew:      144.664ns (146.421 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D6      net (fanout=60)       1.358   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.925ns (0.282ns logic, 1.643ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -138.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.131ns (Levels of Logic = 1)
  Clock Path Skew:      144.664ns (146.421 - 1.757)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y43.AQ      Tcko                  0.414   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D4      net (fanout=60)       1.564   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.282ns logic, 1.849ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51242 paths analyzed, 1893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.160ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_3 (SLICE_X27Y6.CX), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.726ns (Levels of Logic = 2)
  Clock Path Skew:      0.824ns (2.848 - 2.024)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X27Y7.D2       net (fanout=36)       2.429   sh/testPUF/test_data
    SLICE_X27Y7.D        Tilo                  0.094   sh/testPUF/test_data_inv
                                                       sh/testPUF/test_data_inv2_INV_0
    SLICE_X26Y6.AX       net (fanout=1)        0.515   sh/testPUF/test_data_inv
    SLICE_X26Y6.DMUX     Taxd                  0.706   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X27Y6.CX       net (fanout=1)        0.528   sh/testPUF/Result<3>7
    SLICE_X27Y6.CLK      Tdick                 0.004   sh/testPUF/NIST/test13/cum_sum<3>
                                                       sh/testPUF/NIST/test13/cum_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (1.254ns logic, 3.472ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.824ns (2.848 - 2.024)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X26Y6.A3       net (fanout=36)       2.439   sh/testPUF/test_data
    SLICE_X26Y6.DMUX     Topad                 0.743   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X27Y6.CX       net (fanout=1)        0.528   sh/testPUF/Result<3>7
    SLICE_X27Y6.CLK      Tdick                 0.004   sh/testPUF/NIST/test13/cum_sum<3>
                                                       sh/testPUF/NIST/test13/cum_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.197ns logic, 2.967ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     59.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_3 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.824ns (2.848 - 2.024)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X26Y6.C1       net (fanout=36)       2.534   sh/testPUF/test_data
    SLICE_X26Y6.DMUX     Topcd                 0.523   sh/testPUF/NIST/test13/cum_sum<0>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_lut<2>
                                                       sh/testPUF/NIST/test13/Mcount_cum_sum_cy<3>
    SLICE_X27Y6.CX       net (fanout=1)        0.528   sh/testPUF/Result<3>7
    SLICE_X27Y6.CLK      Tdick                 0.004   sh/testPUF/NIST/test13/cum_sum<3>
                                                       sh/testPUF/NIST/test13/cum_sum_3
    -------------------------------------------------  ---------------------------
    Total                                      4.039ns (0.977ns logic, 3.062ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X44Y35.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.440ns (Levels of Logic = 2)
  Clock Path Skew:      0.654ns (2.678 - 2.024)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X44Y30.B1      net (fanout=36)       2.384   sh/testPUF/test_data
    SLICE_X44Y30.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X44Y30.A5      net (fanout=2)        0.257   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X44Y30.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.SR      net (fanout=1)        0.617   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.CLK     Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      4.440ns (1.182ns logic, 3.258ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.489 - 0.512)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X44Y29.C1      net (fanout=5)        1.040   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X44Y29.C       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X44Y30.A3      net (fanout=1)        0.598   N87
    SLICE_X44Y30.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.SR      net (fanout=1)        0.617   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.CLK     Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.182ns logic, 2.255ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.352ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.489 - 0.512)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.AQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X44Y29.C2      net (fanout=5)        0.955   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X44Y29.C       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X44Y30.A3      net (fanout=1)        0.598   N87
    SLICE_X44Y30.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.SR      net (fanout=1)        0.617   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.CLK     Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.352ns (1.182ns logic, 2.170ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X44Y35.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.437ns (Levels of Logic = 2)
  Clock Path Skew:      0.654ns (2.678 - 2.024)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X44Y30.B1      net (fanout=36)       2.384   sh/testPUF/test_data
    SLICE_X44Y30.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X44Y30.A5      net (fanout=2)        0.257   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X44Y30.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.SR      net (fanout=1)        0.617   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      4.437ns (1.179ns logic, 3.258ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_7 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.434ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.489 - 0.512)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_7 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.DQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_7
    SLICE_X44Y29.C1      net (fanout=5)        1.040   sh/testPUF/NIST/test4/count_bits0<7>
    SLICE_X44Y29.C       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X44Y30.A3      net (fanout=1)        0.598   N87
    SLICE_X44Y30.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.SR      net (fanout=1)        0.617   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (1.179ns logic, 2.255ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.349ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.489 - 0.512)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.AQ      Tcko                  0.450   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X44Y29.C2      net (fanout=5)        0.955   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X44Y29.C       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X44Y30.A3      net (fanout=1)        0.598   N87
    SLICE_X44Y30.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.SR      net (fanout=1)        0.617   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X44Y35.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.349ns (1.179ns logic, 2.170ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test1/count_ones_0 (SLICE_X3Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test1/count_ones_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 1)
  Clock Path Skew:      1.187ns (3.069 - 1.882)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test1/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X3Y26.A6       net (fanout=36)       1.231   sh/testPUF/test_data
    SLICE_X3Y26.CLK      Tah         (-Th)     0.197   sh/testPUF/NIST/test1/count_ones<3>
                                                       sh/testPUF/NIST/test1/Mcount_count_ones_eqn_01
                                                       sh/testPUF/NIST/test1/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (0.217ns logic, 1.231ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_ones_0 (SLICE_X11Y9.CE), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Clock Path Skew:      1.201ns (3.083 - 1.882)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X9Y10.C6       net (fanout=36)       0.813   sh/testPUF/test_data
    SLICE_X9Y10.C        Tilo                  0.087   sh/testPUF/NIST/test3/count_ones_not0001
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X11Y9.CE       net (fanout=4)        0.285   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X11Y9.CLK      Tckce       (-Th)    -0.046   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.547ns logic, 1.098ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_10 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.641 - 1.495)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_10 to sh/testPUF/NIST/test3/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.CQ      Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<11>
                                                       sh/testPUF/NIST/test3/count_bits1_10
    SLICE_X15Y11.A5      net (fanout=1)        0.867   sh/testPUF/NIST/test3/count_bits1<10>
    SLICE_X15Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X9Y10.C4       net (fanout=33)       0.699   sh/testPUF/NIST/test3/en
    SLICE_X9Y10.C        Tilo                  0.087   sh/testPUF/NIST/test3/count_ones_not0001
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X11Y9.CE       net (fanout=4)        0.285   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X11Y9.CLK      Tckce       (-Th)    -0.046   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.634ns logic, 1.851ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_0 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_0 to sh/testPUF/NIST/test3/count_ones_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.AQ      Tcko                  0.433   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_0
    SLICE_X15Y11.A4      net (fanout=1)        0.810   sh/testPUF/NIST/test3/count_bits1<0>
    SLICE_X15Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X9Y10.C4       net (fanout=33)       0.699   sh/testPUF/NIST/test3/en
    SLICE_X9Y10.C        Tilo                  0.087   sh/testPUF/NIST/test3/count_ones_not0001
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X11Y9.CE       net (fanout=4)        0.285   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X11Y9.CLK      Tckce       (-Th)    -0.046   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/count_ones_0
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.653ns logic, 1.794ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_ones_1 (SLICE_X11Y9.CE), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 1)
  Clock Path Skew:      1.201ns (3.083 - 1.882)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_ones_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y19.CQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X9Y10.C6       net (fanout=36)       0.813   sh/testPUF/test_data
    SLICE_X9Y10.C        Tilo                  0.087   sh/testPUF/NIST/test3/count_ones_not0001
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X11Y9.CE       net (fanout=4)        0.285   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X11Y9.CLK      Tckce       (-Th)    -0.046   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/count_ones_1
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (0.547ns logic, 1.098ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_10 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.485ns (Levels of Logic = 2)
  Clock Path Skew:      0.146ns (1.641 - 1.495)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_10 to sh/testPUF/NIST/test3/count_ones_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y23.CQ      Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<11>
                                                       sh/testPUF/NIST/test3/count_bits1_10
    SLICE_X15Y11.A5      net (fanout=1)        0.867   sh/testPUF/NIST/test3/count_bits1<10>
    SLICE_X15Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X9Y10.C4       net (fanout=33)       0.699   sh/testPUF/NIST/test3/en
    SLICE_X9Y10.C        Tilo                  0.087   sh/testPUF/NIST/test3/count_ones_not0001
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X11Y9.CE       net (fanout=4)        0.285   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X11Y9.CLK      Tckce       (-Th)    -0.046   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/count_ones_1
    -------------------------------------------------  ---------------------------
    Total                                      2.485ns (0.634ns logic, 1.851ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_0 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.663 - 0.628)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_0 to sh/testPUF/NIST/test3/count_ones_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.AQ      Tcko                  0.433   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_0
    SLICE_X15Y11.A4      net (fanout=1)        0.810   sh/testPUF/NIST/test3/count_bits1<0>
    SLICE_X15Y11.A       Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X9Y10.C4       net (fanout=33)       0.699   sh/testPUF/NIST/test3/en
    SLICE_X9Y10.C        Tilo                  0.087   sh/testPUF/NIST/test3/count_ones_not0001
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X11Y9.CE       net (fanout=4)        0.285   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X11Y9.CLK      Tckce       (-Th)    -0.046   sh/testPUF/NIST/test3/count_ones<3>
                                                       sh/testPUF/NIST/test3/count_ones_1
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (0.653ns logic, 1.794ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.700ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (SLICE_X8Y82.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.511ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (1.333 - 1.444)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/Sample
    SLICE_X2Y72.B1       net (fanout=1)        0.891   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<13>
    SLICE_X2Y72.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X2Y72.A5       net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X2Y72.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X8Y82.A2       net (fanout=1)        1.730   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X8Y82.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.645ns logic, 2.866ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.241ns (Levels of Logic = 2)
  Clock Path Skew:      -0.127ns (1.333 - 1.460)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y70.CQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[10].Ring/Sample
    SLICE_X2Y72.A2       net (fanout=1)        0.960   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<10>
    SLICE_X2Y72.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X8Y82.A2       net (fanout=1)        1.730   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X8Y82.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.241ns (0.551ns logic, 2.690ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.111ns (1.333 - 1.444)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.CQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[14].Ring/Sample
    SLICE_X2Y72.B2       net (fanout=1)        0.622   sh/testPUF/challenge_gen/TRNG[1].TRNG/R<14>
    SLICE_X2Y72.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X2Y72.A5       net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<2><3>
    SLICE_X2Y72.A        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[1].TRNG/Ring[13].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X8Y82.A2       net (fanout=1)        1.730   sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/X<1><1>
    SLICE_X8Y82.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<1>
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[1].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.645ns logic, 2.597ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (SLICE_X44Y117.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (1.269 - 1.332)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y116.CQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[14].Ring/Sample
    SLICE_X54Y115.B1     net (fanout=1)        0.867   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<14>
    SLICE_X54Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y115.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X44Y117.A1     net (fanout=1)        1.516   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X44Y117.CLK    Tas                   0.007   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (0.645ns logic, 2.628ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.989ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (1.269 - 1.332)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y116.AQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[12].Ring/Sample
    SLICE_X54Y115.B3     net (fanout=1)        0.583   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<12>
    SLICE_X54Y115.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X54Y115.A5     net (fanout=1)        0.245   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
    SLICE_X54Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X44Y117.A1     net (fanout=1)        1.516   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X44Y117.CLK    Tas                   0.007   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.645ns logic, 2.344ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[9].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.964ns (Levels of Logic = 2)
  Clock Path Skew:      -0.058ns (1.269 - 1.327)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[9].Ring/Sample to sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y114.BQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Ring[9].Ring/Sample
    SLICE_X54Y115.A1     net (fanout=1)        0.897   sh/testPUF/challenge_gen/TRNG[5].TRNG/R<9>
    SLICE_X54Y115.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X44Y117.A1     net (fanout=1)        1.516   sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/X<1><1>
    SLICE_X44Y117.CLK    Tas                   0.007   sh/testPUF/challenge_gen/RAND<5>
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[5].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.964ns (0.551ns logic, 2.413ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (SLICE_X54Y130.A1), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      3.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.437 - 0.530)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.BQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[13].Ring/Sample
    SLICE_X70Y131.D2     net (fanout=1)        0.779   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<13>
    SLICE_X70Y131.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X70Y131.C6     net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
    SLICE_X70Y131.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X54Y130.A1     net (fanout=1)        1.417   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<1><1>
    SLICE_X54Y130.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.664ns logic, 2.349ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[10].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.437 - 0.519)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[10].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y130.CQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[10].Ring/Sample
    SLICE_X70Y131.C1     net (fanout=1)        0.873   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<10>
    SLICE_X70Y131.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X54Y130.A1     net (fanout=1)        1.417   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<1><1>
    SLICE_X54Y130.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.570ns logic, 2.290ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.843ns (Levels of Logic = 3)
  Clock Path Skew:      -0.093ns (0.437 - 0.530)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y132.DQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[15].Ring/Sample
    SLICE_X70Y131.D3     net (fanout=1)        0.609   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<15>
    SLICE_X70Y131.D      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X70Y131.C6     net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
    SLICE_X70Y131.C      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X54Y130.A1     net (fanout=1)        1.417   sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/X<1><1>
    SLICE_X54Y130.CLK    Tas                   0.026   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.664ns logic, 2.179ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X1Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[2].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.106ns (1.471 - 1.365)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[2].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y79.CQ       Tcko                  0.433   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[2].Ring/Sample
    SLICE_X1Y80.A6       net (fanout=1)        0.301   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<2>
    SLICE_X1Y80.CLK      Tah         (-Th)     0.197   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.236ns logic, 0.301ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (SLICE_X54Y130.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[1].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.470 - 0.419)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[1].Ring/Sample to sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y130.BQ     Tcko                  0.433   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Ring[1].Ring/Sample
    SLICE_X54Y130.A6     net (fanout=1)        0.270   sh/testPUF/challenge_gen/TRNG[4].TRNG/R<1>
    SLICE_X54Y130.CLK    Tah         (-Th)     0.197   sh/testPUF/challenge_gen/RAND<4>
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[4].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.236ns logic, 0.270ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_5 (SLICE_X22Y106.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_13 (FF)
  Destination:          sh/testPUF/challenge_gen/C_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.166 - 0.157)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_13 to sh/testPUF/challenge_gen/C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y105.BQ     Tcko                  0.414   sh/testPUF/challenge_gen/C<15>
                                                       sh/testPUF/challenge_gen/C_13
    SLICE_X22Y106.BX     net (fanout=2)        0.304   sh/testPUF/challenge_gen/C<13>
    SLICE_X22Y106.CLK    Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_5
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.183ns logic, 0.304ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X12Y93.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X12Y93.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<30>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_30/CLK
  Location pin: SLICE_X12Y122.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|    439.137ns|     33.002ns|           55|           13|         7232|        65896|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|    352.021ns|          N/A|           13|            0|        14494|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     10.160ns|          N/A|            0|            0|        51242|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.700ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.900(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.931(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.962(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.888(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.083(R)|    3.832(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.894(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.827(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.875(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.819(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.734(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.070(R)|    3.822(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.811(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.843(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.983(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.302(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.095(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |  146.404|         |    4.746|         |
GMII_RX_CLK_0  |    1.115|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.075|         |         |         |
GMII_RX_CLK_0  |    7.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    5.153|         |         |         |
sysACE_CLK     |    5.100|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 68  Score: 2060110  (Setup/Max: 1224881, Hold: 835229)

Constraints cover 264614 paths, 0 nets, and 29571 connections

Design statistics:
   Minimum period: 439.137ns{1}   (Maximum frequency:   2.277MHz)
   Maximum path delay from/to any node:   7.999ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 17 23:35:48 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 571 MB



