xst -intstyle ise -ifn "C:/DAVIDE/ASE/Esercizi/ISE/latch_flip-flop/d_latch/d_latch_clocked.xst" -ofn "C:/DAVIDE/ASE/Esercizi/ISE/latch_flip-flop/d_latch/d_latch_clocked.syr" 
netgen -intstyle ise -ar Structure -tm d_latch_clocked -w -dir netgen/synthesis -ofmt vhdl -sim d_latch_clocked.ngc d_latch_clocked_synthesis.vhd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-tq144-5 d_latch_clocked.ngc d_latch_clocked.ngd  
map -intstyle ise -p xc3s100e-tq144-5 -cm area -ir off -pr off -c 100 -o d_latch_clocked_map.ncd d_latch_clocked.ngd d_latch_clocked.pcf 
par -w -intstyle ise -ol high -t 1 d_latch_clocked_map.ncd d_latch_clocked.ncd d_latch_clocked.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml d_latch_clocked.twx d_latch_clocked.ncd -o d_latch_clocked.twr d_latch_clocked.pcf 
netgen -intstyle ise -rpw 100 -tpw 0 -ar Structure -tm d_latch_clocked -w -dir netgen/translate -ofmt vhdl -sim d_latch_clocked.ngd d_latch_clocked_translate.vhd 
netgen -intstyle ise -s 5  -pcf d_latch_clocked.pcf -rpw 100 -tpw 0 -ar Structure -tm d_latch_clocked -w -dir netgen/map -ofmt vhdl -sim d_latch_clocked_map.ncd d_latch_clocked_map.vhd 
netgen -intstyle ise -s 5  -pcf d_latch_clocked.pcf -rpw 100 -tpw 0 -ar Structure -tm d_latch_clocked -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim d_latch_clocked.ncd d_latch_clocked_timesim.vhd 
