WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1530086 cumulative IPC: 3.268 (Simulation time: 00 hr 01 min 08 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1530086 cumulative IPC: 3.268 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 10709243 heartbeat IPC: 0.9338 cumulative IPC: 0.5447 (Simulation time: 00 hr 04 min 00 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 9179158 cumulative IPC: 0.5447 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 9179158 cumulative IPC: 0.5447 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/milc_409B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5447 instructions: 5000001 cycles: 9179158
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     111874 HIT:      34786 MISS:      77088
LLC LOAD         ACCESS:      77054 HIT:          0 MISS:      77054
LLC RFO          ACCESS:          0 HIT:          0 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      34786 HIT:      34786 MISS:          0
LLC TRANSLATION  ACCESS:         34 HIT:          0 MISS:         34
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 482.7 cycles
cpu0_DTLB TOTAL        ACCESS:    1137215 HIT:    1091513 MISS:      45702
cpu0_DTLB LOAD         ACCESS:    1137215 HIT:    1091513 MISS:      45702
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.39 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1485201 HIT:    1305989 MISS:     179212
cpu0_L1D LOAD         ACCESS:     311843 HIT:     142934 MISS:     168909
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1164379 HIT:    1154509 MISS:       9870
cpu0_L1D TRANSLATION  ACCESS:       8979 HIT:       8546 MISS:        433
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 173 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     114392 HIT:      37304 MISS:      77088
cpu0_L2C LOAD         ACCESS:      77054 HIT:          0 MISS:      77054
cpu0_L2C RFO          ACCESS:       1325 HIT:       1325 MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      35580 HIT:      35580 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        433 HIT:        399 MISS:         34
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 503.7 cycles
cpu0_STLB TOTAL        ACCESS:       8962 HIT:          0 MISS:       8962
cpu0_STLB LOAD         ACCESS:       8962 HIT:          0 MISS:       8962
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 208.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      43280
  ROW_BUFFER_MISS:      33807
 AVG DBUS CONGESTED CYCLE: 3.756
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      17979
  FULL:      26537
