NDSummary.OnToolTipsLoaded("SystemVerilogModule:inst_axixclk",{49:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype49\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/6/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/6/2\">axixclk #(</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C_S_AXI_ID_WIDTH(<span class=\"SHNumber\">4</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">C_S_AXI_DATA_WIDTH(<span class=\"SHNumber\">32</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">C_S_AXI_ADDR_WIDTH(<span class=\"SHNumber\">32</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">XCLOCK_FFS(<span class=\"SHNumber\">2</span>),</div><div class=\"PSymbols InFirstParameterColumn\" data-WideGridArea=\"5/2/6/3\" data-NarrowGridArea=\"6/1/7/2\" style=\"grid-area:5/2/6/3\">.</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\">LGFIFO(<span class=\"SHNumber\">5</span>)</div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"7/1/8/4\" style=\"grid-area:5/4/6/5\">) inst_axixclk ( .S_AXI_ACLK(axi_cpu_clk), .S_AXI_ARESETN(sys_rstgen_peripheral_aresetn), .S_AXI_AWID(s_axi_dma_sdio_awid), .S_AXI_AWADDR(s_axi_dma_sdio_awaddr), .S_AXI_AWLEN(s_axi_dma_sdio_awlen), .S_AXI_AWSIZE(s_axi_dma_sdio_awsize), .S_AXI_AWBURST(s_axi_dma_sdio_awburst), .S_AXI_AWLOCK(s_axi_dma_sdio_awlock), .S_AXI_AWCACHE(s_axi_dma_sdio_awcache), .S_AXI_AWPROT(s_axi_dma_sdio_awprot), .S_AXI_AWQOS(s_axi_dma_sdio_awqos), .S_AXI_AWVALID(s_axi_dma_sdio_awvalid), .S_AXI_AWREADY(s_axi_dma_sdio_awready), .S_AXI_WDATA(s_axi_dma_sdio_wdata), .S_AXI_WSTRB(s_axi_dma_sdio_wstrb), .S_AXI_WLAST(s_axi_dma_sdio_wlast), .S_AXI_WVALID(s_axi_dma_sdio_wvalid), .S_AXI_WREADY(s_axi_dma_sdio_wready), .S_AXI_BID(s_axi_dma_sdio_bid), .S_AXI_BRESP(s_axi_dma_sdio_bresp), .S_AXI_BVALID(s_axi_dma_sdio_bvalid), .S_AXI_BREADY(s_axi_dma_sdio_bready), .S_AXI_ARID(s_axi_dma_sdio_arid), .S_AXI_ARADDR(s_axi_dma_sdio_araddr), .S_AXI_ARLEN(s_axi_dma_sdio_arlen), .S_AXI_ARSIZE(s_axi_dma_sdio_arsize), .S_AXI_ARBURST(s_axi_dma_sdio_arburst), .S_AXI_ARLOCK(s_axi_dma_sdio_arlock), .S_AXI_ARCACHE(s_axi_dma_sdio_arcache), .S_AXI_ARPROT(s_axi_dma_sdio_arprot), .S_AXI_ARQOS(s_axi_dma_sdio_arqos), .S_AXI_ARVALID(s_axi_dma_sdio_arvalid), .S_AXI_ARREADY(s_axi_dma_sdio_arready), .S_AXI_RID(s_axi_dma_sdio_rid), .S_AXI_RDATA(s_axi_dma_sdio_rdata), .S_AXI_RRESP(s_axi_dma_sdio_rresp), .S_AXI_RLAST(s_axi_dma_sdio_rlast), .S_AXI_RVALID(s_axi_dma_sdio_rvalid), .S_AXI_RREADY(s_axi_dma_sdio_rready), .M_AXI_ACLK(axi_ddr_ctrl_ui_clk), .M_AXI_ARESETN(s_axi_dma_axixclk_aresetn), .M_AXI_AWID(s_axi_dma_axixclk_awid), .M_AXI_AWADDR(s_axi_dma_axixclk_awaddr), .M_AXI_AWLEN(s_axi_dma_axixclk_awlen), .M_AXI_AWSIZE(s_axi_dma_axixclk_awsize), .M_AXI_AWBURST(s_axi_dma_axixclk_awburst), .M_AXI_AWLOCK(s_axi_dma_axixclk_awlock), .M_AXI_AWCACHE(s_axi_dma_axixclk_awcache), .M_AXI_AWPROT(s_axi_dma_axixclk_awprot), .M_AXI_AWQOS(s_axi_dma_axixclk_awqos), .M_AXI_AWVALID(s_axi_dma_axixclk_awvalid), .M_AXI_AWREADY(s_axi_dma_axixclk_awready), .M_AXI_WDATA(s_axi_dma_axixclk_wdata), .M_AXI_WSTRB(s_axi_dma_axixclk_wstrb), .M_AXI_WLAST(s_axi_dma_axixclk_wlast), .M_AXI_WVALID(s_axi_dma_axixclk_wvalid), .M_AXI_WREADY(s_axi_dma_axixclk_wready), .M_AXI_BID(s_axi_dma_axixclk_bid), .M_AXI_BRESP(s_axi_dma_axixclk_bresp), .M_AXI_BVALID(s_axi_dma_axixclk_bvalid), .M_AXI_BREADY(s_axi_dma_axixclk_bready), .M_AXI_ARID(s_axi_dma_axixclk_arid), .M_AXI_ARADDR(s_axi_dma_axixclk_araddr), .M_AXI_ARLEN(s_axi_dma_axixclk_arlen), .M_AXI_ARSIZE(s_axi_dma_axixclk_arsize), .M_AXI_ARBURST(s_axi_dma_axixclk_arburst), .M_AXI_ARLOCK(s_axi_dma_axixclk_arlock), .M_AXI_ARCACHE(s_axi_dma_axixclk_arcache), .M_AXI_ARPROT(s_axi_dma_axixclk_arprot), .M_AXI_ARQOS(s_axi_dma_axixclk_arqos), .M_AXI_ARVALID(s_axi_dma_axixclk_arvalid), .M_AXI_ARREADY(s_axi_dma_axixclk_arready), .M_AXI_RID(s_axi_dma_axixclk_rid), .M_AXI_RDATA(s_axi_dma_axixclk_rdata), .M_AXI_RRESP(s_axi_dma_axixclk_rresp), .M_AXI_RLAST(s_axi_dma_axixclk_rlast), .M_AXI_RVALID(s_axi_dma_axixclk_rvalid), .M_AXI_RREADY(s_axi_dma_axixclk_rready) )</div></div></div></div><div class=\"TTSummary\">AXI Cross clock for DMA to DDR Memory</div></div>"});