;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 0
	DJN -1, @-20
	SUB @121, 106
	JMZ 272, #200
	SUB @121, 103
	ADD 210, @140
	ADD 210, @140
	SUB @121, 106
	JMP @612, #200
	SUB #72, @200
	SUB -610, @2
	SUB @121, 103
	JMZ 272, #200
	SUB @121, 103
	SUB 12, @10
	SUB 12, @10
	JMN -1, @-20
	JMN -1, @-20
	SUB @782, @770
	SUB 12, @10
	SUB @-127, 140
	SUB @-127, 140
	SUB -610, @2
	SUB <-12, <-60
	SUB @121, 106
	SUB 12, @10
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	MOV -61, <-20
	MOV -61, <-20
	SUB @782, @770
	DJN -1, @-20
	SUB @-127, 100
	SUB #42, @0
	SUB -207, <-120
	CMP -297, <-120
	CMP -297, <-120
	DJN -1, @-520
	DJN -1, @-520
	SUB -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
