// Seed: 1875244158
module module_0 (
    input tri0 id_0
    , id_7,
    input tri id_1,
    input tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    output tri id_5
);
  assign id_5 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    input wand id_10,
    input wand id_11,
    output wire id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    input wire id_16,
    output uwire id_17,
    output tri id_18
);
  assign id_18 = 1 == 1;
  xor (id_12, id_11, id_1, id_14, id_9, id_16, id_13);
  module_0(
      id_2, id_10, id_6, id_9, id_1, id_12
  );
endmodule
