$date
	Wed May 28 00:36:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module cpu_fetch_tb $end
$var wire 32 ! pc_out [31:0] $end
$var wire 32 " instr [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 32 % pc_out [31:0] $end
$var wire 32 & next_pc [31:0] $end
$var wire 32 ' instr [31:0] $end
$scope module imem $end
$var wire 32 ( instr [31:0] $end
$var wire 32 ) addr [31:0] $end
$upscope $end
$scope module pc_inst $end
$var wire 1 # clk $end
$var wire 32 * next_pc [31:0] $end
$var wire 1 $ reset $end
$var reg 32 + pc_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b100 *
b0 )
b10011 (
b10011 '
b100 &
b0 %
1$
0#
b10011 "
b0 !
$end
#5000
1#
#10000
0#
0$
#15000
b100000000000010010011 "
b100000000000010010011 '
b100000000000010010011 (
b1000 &
b1000 *
b100 !
b100 %
b100 )
b100 +
1#
#20000
0#
#25000
b1000001000000100010011 "
b1000001000000100010011 '
b1000001000000100010011 (
b1100 &
b1100 *
b1000 !
b1000 %
b1000 )
b1000 +
1#
#30000
0#
#35000
b1100010000000110010011 "
b1100010000000110010011 '
b1100010000000110010011 (
b10000 &
b10000 *
b1100 !
b1100 %
b1100 )
b1100 +
1#
#40000
0#
#45000
b1101111 "
b1101111 '
b1101111 (
b10100 &
b10100 *
b10000 !
b10000 %
b10000 )
b10000 +
1#
#50000
0#
#55000
bx "
bx '
bx (
b11000 &
b11000 *
b10100 !
b10100 %
b10100 )
b10100 +
1#
#60000
0#
#65000
b11100 &
b11100 *
b11000 !
b11000 %
b11000 )
b11000 +
1#
#70000
0#
#75000
b100000 &
b100000 *
b11100 !
b11100 %
b11100 )
b11100 +
1#
#80000
0#
#85000
b100100 &
b100100 *
b100000 !
b100000 %
b100000 )
b100000 +
1#
#90000
0#
#95000
b101000 &
b101000 *
b100100 !
b100100 %
b100100 )
b100100 +
1#
#100000
0#
#105000
b101100 &
b101100 *
b101000 !
b101000 %
b101000 )
b101000 +
1#
#110000
0#
