{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 800 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 820 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -y 1290 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -y 990 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -y 2280 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 3 -y 1260 -defaultsOSRD
preplace inst axis_to_bram_Bias_0 -pg 1 -lvl 5 -y 1800 -defaultsOSRD
preplace inst axi_dma_2 -pg 1 -lvl 3 -y 1480 -defaultsOSRD
preplace inst axi_cdma_0 -pg 1 -lvl 3 -y 2250 -defaultsOSRD
preplace inst axi_dma_3 -pg 1 -lvl 3 -y 1860 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 1200 -defaultsOSRD
preplace inst PL_CLASSIFIER_w_VOTI_0 -pg 1 -lvl 6 -y 1450 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -y 1770 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 1370 -defaultsOSRD
preplace inst axis_to_bram_Kernel_0 -pg 1 -lvl 5 -y 1600 -defaultsOSRD
preplace inst axis_to_bram_PCV_0 -pg 1 -lvl 5 -y 1380 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 2260 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 820 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 870J
preplace netloc processing_system7_0_DDR 1 1 7 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 NJ 770 3180
preplace netloc axis_to_bram_PCV_0_s_axis_tready 1 3 4 N 1260 1740 1910 N 1910 N
preplace netloc axi_dma_1_m_axis_mm2s_tdata 1 3 4 N 1240 1750 1940 2340 1870 N
preplace netloc axis_to_bram_PCV_0_en_ram 1 5 1 2160
preplace netloc axi_cdma_0_M_AXI 1 1 3 460 780 NJ 780 1380
preplace netloc axis_to_bram_Kernel_0_s_axis_tready 1 3 2 N 1480 1730
preplace netloc axi_dma_1_m_axis_mm2s_tvalid 1 3 4 N 1280 1780 1490 2160 1890 N
preplace netloc axis_to_bram_PCV_0_addr_ram 1 5 2 2270 1720 2980
preplace netloc PL_CLASSIFIER_w_VOTI_0_m_axis_tvalid 1 2 5 900 1990 N 1990 NJ 1990 NJ 1990 2950
preplace netloc axi_dma_3_m_axis_mm2s_tvalid 1 3 2 1420 1790 N
preplace netloc axis_to_bram_Bias_0_s_axis_tready 1 3 2 1430 1810 N
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_Bias 1 4 3 1800J 1950 NJ 1950 2890
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1770J
preplace netloc axi_dma_1_M_AXI_MM2S 1 1 3 490 800 NJ 800 1350
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 440J
preplace netloc axi_dma_0_m_axis_mm2s_tdata 1 3 4 1430 1090 NJ 1090 2310J 1780 2990
preplace netloc ps7_0_axi_periph_M07_AXI 1 2 1 820
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 -40J 940 420J
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 870J
preplace netloc PL_CLASSIFIER_w_VOTI_0_s_axis_tready 1 3 4 1420 1100 NJ 1100 2250J 1800 2910
preplace netloc axi_dma_0_m_axis_mm2s_tvalid 1 3 4 1400 1110 NJ 1110 2240J 1790 2920
preplace netloc axis_to_bram_Bias_0_data_out 1 5 1 2200
preplace netloc axis_to_bram_Kernel_0_en_ram 1 5 1 2180
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 810
preplace netloc axi_dma_0_s_axis_s2mm_tready 1 2 5 880 2000 NJ 2000 NJ 2000 2350J 1770 2940
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_Kernel_Scale 1 4 3 1810J 1920 NJ 1920 2900
preplace netloc axis_to_bram_Kernel_0_we_ram 1 5 1 2210
preplace netloc rst_ps7_0_50M_interconnect_aresetn 1 1 1 420
preplace netloc axi_dma_0_M_AXI_MM2S 1 1 3 470 760 N 760 1370
preplace netloc PL_CLASSIFIER_w_VOTI_0_m_axis_tdata 1 2 5 890 1980 1420 1970 NJ 1970 2330J 1760 2960
preplace netloc axis_to_bram_Bias_0_en_ram 1 5 1 2300
preplace netloc axi_gpio_0_gpio_io_o 1 5 2 2280 1740 2970
preplace netloc ps7_0_axi_periph_M06_AXI 1 2 2 830 1740 1400J
preplace netloc axi_dma_3_M_AXI_MM2S 1 1 3 510 820 NJ 820 1330
preplace netloc processing_system7_0_FIXED_IO 1 1 7 450J 830 NJ 830 NJ 830 NJ 830 NJ 830 NJ 830 3180
preplace netloc axi_dma_2_m_axis_mm2s_tvalid 1 3 2 N 1500 1720
preplace netloc axis_to_bram_PCV_0_we_ram 1 5 1 2260
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 4 450 930 860 840 1410 1220 N
preplace netloc axi_dma_0_M_AXI_S2MM 1 1 3 480 790 N 790 1360
preplace netloc axis_to_bram_Bias_0_addr_ram 1 5 1 2230
preplace netloc axis_to_bram_Kernel_0_data_out 1 5 2 2170 1730 N
preplace netloc axis_to_bram_Kernel_0_addr_ram 1 5 2 2190 1710 N
preplace netloc ps7_0_axi_periph_M05_AXI 1 0 3 -60J 1810 NJ 1810 810
preplace netloc axi_dma_2_M_AXI_MM2S 1 1 3 500 810 NJ 810 1340
preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 840J
preplace netloc axi_dma_2_m_axis_mm2s_tdata 1 3 2 N 1460 1770
preplace netloc PL_CLASSIFIER_w_VOTI_0_trig_axis_to_BRAM_PCV 1 4 3 1790J 1930 NJ 1930 2930
preplace netloc axi_gpio_0_gpio2_io_o 1 5 2 2330 1690 2920
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 -50 930 430 920 850 2010 1430 1960 1760J 1960 2220J 1750 2910
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 820J 1140 NJ 1140 1730J
preplace netloc axi_dma_3_m_axis_mm2s_tdata 1 3 2 1390 1770 N
preplace netloc axis_to_bram_Bias_0_we_ram 1 5 1 2320
preplace netloc axis_to_bram_PCV_0_data_out 1 5 2 2290 1700 2990
levelinfo -pg 1 -80 190 660 1120 1580 1990 2630 3090 3200 -top 0 -bot 2540
"
}
{
   """""""""""""""""""da_axi4_cnt""""""""""""""""""":"10",
   """""""""""""""""""da_board_cnt""""""""""""""""""":"5",
   """""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""":"9",
   """""""""""""""""""da_clkrst_cnt""""""""""""""""""":"9",
   """""""""""""""""""da_ps7_cnt""""""""""""""""""":"3",
   """"""""""""""""""da_axi4_cnt"""""""""""""""""":"9",
   """""""""""""""""da_axi4_cnt""""""""""""""""":"1",
   """""""""""""""""da_board_cnt""""""""""""""""":"1",
   """"""""""""""""da_axi4_cnt"""""""""""""""":"21",
   """""""""""""da_clkrst_cnt""""""""""""":"18",
   """"""""""""da_axi4_cnt"""""""""""":"3",
   """""""""da_axi4_cnt""""""""":"3",
   """""""""da_board_cnt""""""""":"3",
   """""""""da_clkrst_cnt""""""""":"2",
   """""""""da_ps7_cnt""""""""":"1",
   """"""""da_axi4_cnt"""""""":"5",
   """"""""da_board_cnt"""""""":"4",
   """"""""da_bram_cntlr_cnt"""""""":"2",
   """"""""da_clkrst_cnt"""""""":"3",
   """"""""da_ps7_cnt"""""""":"1",
   """""""da_bram_cntlr_cnt""""""":"1",
   """da_axi4_cnt""":"9",
   """da_clkrst_cnt""":"4",
   "da_axi4_cnt":"3",
   "da_bram_cntlr_cnt":"1"
}
