// Seed: 3013938239
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input wand id_7,
    input tri1 id_8,
    input wor id_9,
    input wor id_10,
    input wire id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri id_14,
    input tri0 id_15,
    input wor id_16,
    output tri id_17,
    output tri1 id_18,
    input supply0 id_19
);
  wire id_21;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri0 id_3
);
  assign id_0 = 1;
  module_0(
      id_2,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_3,
      id_2,
      id_1,
      id_2,
      id_2,
      id_0,
      id_3,
      id_1
  );
endmodule
