###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc02)
#  Generated on:      Wed Apr 24 21:21:18 2019
#  Design:            router
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Setup Check with Pin inSouth/outputPortSelect_reg[0]/CK 
Endpoint:   inSouth/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         1.423
+ Phase Shift                   0.000
= Required Time                 5.912
- Arrival Time                  5.003
= Slack Time                    0.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                 |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                             |   v   | reset           |             |       |   0.050 |    0.959 | 
     | FE_PHC267_reset/A                 |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    0.959 | 
     | FE_PHC267_reset/Y                 |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    1.486 | 
     | FE_PHC256_reset/A                 |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    1.486 | 
     | FE_PHC256_reset/Y                 |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    1.776 | 
     | FE_PHC231_reset/A                 |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    1.776 | 
     | FE_PHC231_reset/Y                 |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.355 |    2.263 | 
     | inSouth/U9/B0                     |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.061 |   1.415 |    2.324 | 
     | inSouth/U9/Y                      |   ^   | inSouth/n7      | AOI2BB1XLTS | 0.630 |   2.045 |    2.954 | 
     | inSouth/U19/A                     |   ^   | inSouth/n7      | INVX2TS     | 0.000 |   2.045 |    2.954 | 
     | inSouth/U19/Y                     |   v   | inSouth/n14     | INVX2TS     | 0.263 |   2.308 |    3.217 | 
     | inSouth/U20/B                     |   v   | inSouth/n14     | NOR2XLTS    | 0.000 |   2.308 |    3.217 | 
     | inSouth/U20/Y                     |   ^   | inSouth/n24     | NOR2XLTS    | 2.689 |   4.997 |    5.906 | 
     | inSouth/outputPortSelect_reg[0]/D |   ^   | inSouth/n24     | DFFHQX1TS   | 0.006 |   5.003 |    5.912 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |    5.091 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    5.100 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    5.424 | 
     | inSouth/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    6.426 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin inSouth/outputPortSelect_reg[3]/CK 
Endpoint:   inSouth/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         1.233
+ Phase Shift                   0.000
= Required Time                 6.102
- Arrival Time                  4.919
= Slack Time                    1.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                 |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                             |   v   | reset           |             |       |   0.050 |    1.233 | 
     | FE_PHC267_reset/A                 |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    1.233 | 
     | FE_PHC267_reset/Y                 |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    1.760 | 
     | FE_PHC256_reset/A                 |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    1.760 | 
     | FE_PHC256_reset/Y                 |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    2.050 | 
     | FE_PHC231_reset/A                 |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    2.050 | 
     | FE_PHC231_reset/Y                 |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.354 |    2.537 | 
     | inSouth/U9/B0                     |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.061 |   1.415 |    2.598 | 
     | inSouth/U9/Y                      |   ^   | inSouth/n7      | AOI2BB1XLTS | 0.630 |   2.045 |    3.228 | 
     | inSouth/U19/A                     |   ^   | inSouth/n7      | INVX2TS     | 0.000 |   2.045 |    3.228 | 
     | inSouth/U19/Y                     |   v   | inSouth/n14     | INVX2TS     | 0.263 |   2.308 |    3.491 | 
     | inSouth/U25/B                     |   v   | inSouth/n14     | NOR3BXLTS   | 0.000 |   2.308 |    3.491 | 
     | inSouth/U25/Y                     |   ^   | inSouth/n19     | NOR3BXLTS   | 2.608 |   4.916 |    6.099 | 
     | inSouth/outputPortSelect_reg[3]/D |   ^   | inSouth/n19     | DFFHQX1TS   | 0.003 |   4.919 |    6.102 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |    4.817 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    4.826 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    5.150 | 
     | inSouth/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    6.152 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin inEast/outputPortSelect_reg[3]/CK 
Endpoint:   inEast/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         1.104
+ Phase Shift                   0.000
= Required Time                 6.230
- Arrival Time                  4.898
= Slack Time                    1.333
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                 |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset           |             |       |   0.050 |    1.383 | 
     | FE_PHC267_reset/A                |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    1.383 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    1.910 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    1.910 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    2.200 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    2.200 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.354 |    2.687 | 
     | inEast/U10/B0                    |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.138 |   1.492 |    2.825 | 
     | inEast/U10/Y                     |   ^   | inEast/n7       | AOI2BB1XLTS | 0.659 |   2.151 |    3.484 | 
     | inEast/U20/A                     |   ^   | inEast/n7       | INVX2TS     | 0.000 |   2.151 |    3.484 | 
     | inEast/U20/Y                     |   v   | inEast/n14      | INVX2TS     | 0.275 |   2.427 |    3.760 | 
     | inEast/U26/B                     |   v   | inEast/n14      | NOR3BXLTS   | 0.000 |   2.427 |    3.760 | 
     | inEast/U26/Y                     |   ^   | inEast/n20      | NOR3BXLTS   | 2.468 |   4.894 |    6.227 | 
     | inEast/outputPortSelect_reg[3]/D |   ^   | inEast/n20      | DFFHQX1TS   | 0.003 |   4.898 |    6.230 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |    4.667 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    4.676 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    5.000 | 
     | inEast/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    6.002 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin inWest/outputPortSelect_reg[0]/CK 
Endpoint:   inWest/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         1.327
+ Phase Shift                   0.000
= Required Time                 6.008
- Arrival Time                  4.647
= Slack Time                    1.360
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                 |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset           |             |       |   0.050 |    1.410 | 
     | FE_PHC267_reset/A                |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    1.411 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    1.938 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    1.938 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    2.227 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    2.227 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.355 |    2.715 | 
     | inWest/U8/B0                     |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.016 |   1.371 |    2.731 | 
     | inWest/U8/Y                      |   ^   | inWest/n14      | AOI2BB1XLTS | 0.605 |   1.976 |    3.337 | 
     | inWest/U9/A                      |   ^   | inWest/n14      | INVX2TS     | 0.000 |   1.976 |    3.337 | 
     | inWest/U9/Y                      |   v   | inWest/n11      | INVX2TS     | 0.253 |   2.230 |    3.590 | 
     | inWest/U10/B                     |   v   | inWest/n11      | NOR2XLTS    | 0.000 |   2.230 |    3.590 | 
     | inWest/U10/Y                     |   ^   | inWest/n26      | NOR2XLTS    | 2.412 |   4.642 |    6.002 | 
     | inWest/outputPortSelect_reg[0]/D |   ^   | inWest/n26      | DFFQX1TS    | 0.006 |   4.647 |    6.008 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |    4.640 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    4.648 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    4.972 | 
     | inWest/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    5.974 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin inWest/outputPortSelect_reg[3]/CK 
Endpoint:   inWest/outputPortSelect_reg[3]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.916
+ Phase Shift                   0.000
= Required Time                 6.419
- Arrival Time                  4.218
= Slack Time                    2.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                 |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset           |             |       |   0.050 |    2.251 | 
     | FE_PHC267_reset/A                |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    2.251 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    2.778 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    2.778 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    3.068 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    3.068 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.355 |    3.555 | 
     | inWest/U8/B0                     |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.016 |   1.371 |    3.571 | 
     | inWest/U8/Y                      |   ^   | inWest/n14      | AOI2BB1XLTS | 0.605 |   1.976 |    4.177 | 
     | inWest/U9/A                      |   ^   | inWest/n14      | INVX2TS     | 0.000 |   1.976 |    4.177 | 
     | inWest/U9/Y                      |   v   | inWest/n11      | INVX2TS     | 0.253 |   2.230 |    4.430 | 
     | inWest/U24/B                     |   v   | inWest/n11      | NOR3BXLTS   | 0.000 |   2.230 |    4.431 | 
     | inWest/U24/Y                     |   ^   | inWest/n20      | NOR3BXLTS   | 1.985 |   4.215 |    6.416 | 
     | inWest/outputPortSelect_reg[3]/D |   ^   | inWest/n20      | DFFQX1TS    | 0.003 |   4.218 |    6.419 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |    3.799 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    3.808 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    4.132 | 
     | inWest/outputPortSelect_reg[3]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    5.134 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[6]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[6]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.297
+ Phase Shift                  12.000
= Required Time                13.092
- Arrival Time                 10.669
= Slack Time                    2.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.473 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.473 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.000 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.000 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.290 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.290 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.777 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    3.925 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.710 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.710 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.248 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.248 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |    9.863 | 
     | cacheController/U983/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |    9.869 | 
     | cacheController/U983/Y                    |   v   | cacheController/n729  | AOI22X1TS   | 2.471 |   9.917 |   12.340 | 
     | cacheController/U78/B                     |   v   | cacheController/n729  | NAND3XLTS   | 0.000 |   9.917 |   12.340 | 
     | cacheController/U78/Y                     |   ^   | cacheController/n1179 | NAND3XLTS   | 0.752 |  10.669 |   13.092 | 
     | cacheController/cacheAddressIn_A_reg[6]/D |   ^   | cacheController/n1179 | DFFNSRX1TS  | 0.000 |  10.669 |   13.092 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.423 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.414 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.037 | 
     | cacheController/cacheAddressIn_A_reg[6]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.034 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[7]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[7]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.292
+ Phase Shift                  12.000
= Required Time                13.097
- Arrival Time                 10.625
= Slack Time                    2.471
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.521 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.522 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.049 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.049 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.338 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.338 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.826 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    3.974 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.758 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.759 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.296 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.296 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |    9.912 | 
     | cacheController/U980/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |    9.918 | 
     | cacheController/U980/Y                    |   v   | cacheController/n724  | AOI22X1TS   | 2.496 |   9.942 |   12.413 | 
     | cacheController/U79/B                     |   v   | cacheController/n724  | NAND3XLTS   | 0.000 |   9.942 |   12.413 | 
     | cacheController/U79/Y                     |   ^   | cacheController/n1180 | NAND3XLTS   | 0.683 |  10.625 |   13.097 | 
     | cacheController/cacheAddressIn_A_reg[7]/D |   ^   | cacheController/n1180 | DFFNSRX1TS  | 0.000 |  10.625 |   13.097 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.471 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.462 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.085 | 
     | cacheController/cacheAddressIn_A_reg[7]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.083 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[5]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[5]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.290
+ Phase Shift                  12.000
= Required Time                13.098
- Arrival Time                 10.578
= Slack Time                    2.520
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.570 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.571 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.098 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.098 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.387 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.387 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.875 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.023 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.807 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.808 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.345 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.345 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |    9.961 | 
     | cacheController/U986/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |    9.967 | 
     | cacheController/U986/Y                    |   v   | cacheController/n735  | AOI22X1TS   | 2.440 |   9.886 |   12.406 | 
     | cacheController/U77/B                     |   v   | cacheController/n735  | NAND3XLTS   | 0.000 |   9.886 |   12.406 | 
     | cacheController/U77/Y                     |   ^   | cacheController/n1178 | NAND3XLTS   | 0.692 |  10.578 |   13.098 | 
     | cacheController/cacheAddressIn_A_reg[5]/D |   ^   | cacheController/n1178 | DFFNSRX1TS  | 0.000 |  10.578 |   13.098 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.520 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.511 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.134 | 
     | cacheController/cacheAddressIn_A_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.132 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin cacheController/cacheDataIn_A_reg[5]/CKN 
Endpoint:   cacheController/cacheDataIn_A_reg[5]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.280
+ Phase Shift                  12.000
= Required Time                13.109
- Arrival Time                 10.503
= Slack Time                    2.606
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                 |             |       |   0.050 |    2.656 | 
     | FE_PHC267_reset/A                      |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.656 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.183 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.183 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.473 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.473 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.961 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.109 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.893 | 
     | cacheController/U759/B                 |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.893 | 
     | cacheController/U759/Y                 |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.431 | 
     | cacheController/U46/C                  |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.431 | 
     | cacheController/U46/Y                  |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.046 | 
     | cacheController/U973/B1                |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |   10.052 | 
     | cacheController/U973/Y                 |   v   | cacheController/n715  | AOI22X1TS   | 2.462 |   9.908 |   12.514 | 
     | cacheController/U85/B                  |   v   | cacheController/n715  | NAND3XLTS   | 0.000 |   9.908 |   12.514 | 
     | cacheController/U85/Y                  |   ^   | cacheController/n1196 | NAND3XLTS   | 0.595 |  10.503 |   13.109 | 
     | cacheController/cacheDataIn_A_reg[5]/D |   ^   | cacheController/n1196 | DFFNSRX1TS  | 0.000 |  10.503 |   13.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -2.606 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.597 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.220 | 
     | cacheController/cacheDataIn_A_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.218 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin cacheController/cacheDataIn_A_reg[4]/CKN 
Endpoint:   cacheController/cacheDataIn_A_reg[4]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.273
+ Phase Shift                  12.000
= Required Time                13.116
- Arrival Time                 10.508
= Slack Time                    2.608
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                 |             |       |   0.050 |    2.658 | 
     | FE_PHC267_reset/A                      |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.658 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.185 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.185 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.475 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.475 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.962 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.110 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.894 | 
     | cacheController/U759/B                 |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.895 | 
     | cacheController/U759/Y                 |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.432 | 
     | cacheController/U46/C                  |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.432 | 
     | cacheController/U46/Y                  |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.048 | 
     | cacheController/U969/B1                |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |   10.054 | 
     | cacheController/U969/Y                 |   v   | cacheController/n709  | AOI22X1TS   | 2.502 |   9.948 |   12.556 | 
     | cacheController/U84/B                  |   v   | cacheController/n709  | NAND3XLTS   | 0.000 |   9.948 |   12.556 | 
     | cacheController/U84/Y                  |   ^   | cacheController/n1197 | NAND3XLTS   | 0.560 |  10.508 |   13.116 | 
     | cacheController/cacheDataIn_A_reg[4]/D |   ^   | cacheController/n1197 | DFFNSRX1TS  | 0.000 |  10.508 |   13.116 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -2.608 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.599 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.221 | 
     | cacheController/cacheDataIn_A_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.219 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin cacheController/cacheDataIn_A_reg[3]/CKN 
Endpoint:   cacheController/cacheDataIn_A_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.280
+ Phase Shift                  12.000
= Required Time                13.109
- Arrival Time                 10.482
= Slack Time                    2.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                 |             |       |   0.050 |    2.677 | 
     | FE_PHC267_reset/A                      |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.677 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.204 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.204 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.494 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.494 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.981 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.129 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.913 | 
     | cacheController/U759/B                 |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.914 | 
     | cacheController/U759/Y                 |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.451 | 
     | cacheController/U46/C                  |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.451 | 
     | cacheController/U46/Y                  |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.067 | 
     | cacheController/U963/B1                |   ^   | cacheController/n524  | AOI22X1TS   | 0.005 |   7.446 |   10.072 | 
     | cacheController/U963/Y                 |   v   | cacheController/n704  | AOI22X1TS   | 2.436 |   9.882 |   12.508 | 
     | cacheController/U83/B                  |   v   | cacheController/n704  | NAND3XLTS   | 0.000 |   9.882 |   12.509 | 
     | cacheController/U83/Y                  |   ^   | cacheController/n1198 | NAND3XLTS   | 0.600 |  10.482 |   13.109 | 
     | cacheController/cacheDataIn_A_reg[3]/D |   ^   | cacheController/n1198 | DFFNSRX1TS  | 0.000 |  10.482 |   13.109 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -2.627 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.618 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.240 | 
     | cacheController/cacheDataIn_A_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.238 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[2]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.282
+ Phase Shift                  12.000
= Required Time                13.107
- Arrival Time                 10.471
= Slack Time                    2.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.686 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.687 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.214 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.214 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.503 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.503 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    3.991 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.139 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.923 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.924 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.461 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.461 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.077 | 
     | cacheController/U995/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.004 |   7.445 |   10.081 | 
     | cacheController/U995/Y                    |   v   | cacheController/n757  | AOI22X1TS   | 2.411 |   9.855 |   12.492 | 
     | cacheController/U74/B                     |   v   | cacheController/n757  | NAND3XLTS   | 0.000 |   9.855 |   12.492 | 
     | cacheController/U74/Y                     |   ^   | cacheController/n1175 | NAND3XLTS   | 0.615 |  10.470 |   13.107 | 
     | cacheController/cacheAddressIn_A_reg[2]/D |   ^   | cacheController/n1175 | DFFNSRX1TS  | 0.000 |  10.471 |   13.107 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.636 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.627 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.250 | 
     | cacheController/cacheAddressIn_A_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.248 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[1]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.270
+ Phase Shift                  12.000
= Required Time                13.118
- Arrival Time                 10.430
= Slack Time                    2.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.738 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.738 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.265 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.265 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.555 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.555 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.043 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.191 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    4.975 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    4.975 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.513 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.513 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.128 | 
     | cacheController/U998/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.005 |   7.445 |   10.133 | 
     | cacheController/U998/Y                    |   v   | cacheController/n765  | AOI22X1TS   | 2.434 |   9.879 |   12.567 | 
     | cacheController/U73/B                     |   v   | cacheController/n765  | NAND3XLTS   | 0.000 |   9.879 |   12.567 | 
     | cacheController/U73/Y                     |   ^   | cacheController/n1174 | NAND3XLTS   | 0.551 |  10.430 |   13.118 | 
     | cacheController/cacheAddressIn_A_reg[1]/D |   ^   | cacheController/n1174 | DFFNSRX1TS  | 0.000 |  10.430 |   13.118 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.688 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.679 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.302 | 
     | cacheController/cacheAddressIn_A_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.300 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin cacheController/cacheDataIn_A_reg[2]/CKN 
Endpoint:   cacheController/cacheDataIn_A_reg[2]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.275
+ Phase Shift                  12.000
= Required Time                13.114
- Arrival Time                 10.397
= Slack Time                    2.716
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                 |             |       |   0.050 |    2.766 | 
     | FE_PHC267_reset/A                      |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.767 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.293 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.293 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.583 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.583 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.071 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.219 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.003 | 
     | cacheController/U759/B                 |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.004 | 
     | cacheController/U759/Y                 |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.541 | 
     | cacheController/U46/C                  |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.541 | 
     | cacheController/U46/Y                  |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.157 | 
     | cacheController/U959/B1                |   ^   | cacheController/n524  | AOI22X1TS   | 0.004 |   7.444 |   10.160 | 
     | cacheController/U959/Y                 |   v   | cacheController/n697  | AOI22X1TS   | 2.366 |   9.810 |   12.527 | 
     | cacheController/U82/B                  |   v   | cacheController/n697  | NAND3XLTS   | 0.000 |   9.811 |   12.527 | 
     | cacheController/U82/Y                  |   ^   | cacheController/n1199 | NAND3XLTS   | 0.587 |  10.397 |   13.114 | 
     | cacheController/cacheDataIn_A_reg[2]/D |   ^   | cacheController/n1199 | DFFNSRX1TS  | 0.000 |  10.397 |   13.114 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -2.716 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.707 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.330 | 
     | cacheController/cacheDataIn_A_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.328 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[3]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.278
+ Phase Shift                  12.000
= Required Time                13.110
- Arrival Time                 10.382
= Slack Time                    2.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.779 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.779 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.306 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.306 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.596 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.596 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.083 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.231 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.016 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.016 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.554 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.554 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.169 | 
     | cacheController/U992/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.003 |   7.444 |   10.172 | 
     | cacheController/U992/Y                    |   v   | cacheController/n749  | AOI22X1TS   | 2.345 |   9.788 |   12.517 | 
     | cacheController/U75/B                     |   v   | cacheController/n749  | NAND3XLTS   | 0.000 |   9.788 |   12.517 | 
     | cacheController/U75/Y                     |   ^   | cacheController/n1176 | NAND3XLTS   | 0.593 |  10.382 |   13.110 | 
     | cacheController/cacheAddressIn_A_reg[3]/D |   ^   | cacheController/n1176 | DFFNSRX1TS  | 0.000 |  10.382 |   13.110 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.729 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.720 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.343 | 
     | cacheController/cacheAddressIn_A_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.340 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin cacheController/cacheDataIn_A_reg[1]/CKN 
Endpoint:   cacheController/cacheDataIn_A_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.281
+ Phase Shift                  12.000
= Required Time                13.108
- Arrival Time                 10.371
= Slack Time                    2.737
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                 |             |       |   0.050 |    2.787 | 
     | FE_PHC267_reset/A                      |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.787 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.314 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.314 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.604 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.604 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.091 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.240 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.024 | 
     | cacheController/U759/B                 |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.024 | 
     | cacheController/U759/Y                 |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.562 | 
     | cacheController/U46/C                  |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.562 | 
     | cacheController/U46/Y                  |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.177 | 
     | cacheController/U955/B1                |   ^   | cacheController/n524  | AOI22X1TS   | 0.004 |   7.444 |   10.181 | 
     | cacheController/U955/Y                 |   v   | cacheController/n693  | AOI22X1TS   | 2.363 |   9.807 |   12.544 | 
     | cacheController/U81/B                  |   v   | cacheController/n693  | NAND3XLTS   | 0.000 |   9.807 |   12.544 | 
     | cacheController/U81/Y                  |   ^   | cacheController/n1200 | NAND3XLTS   | 0.563 |  10.371 |   13.108 | 
     | cacheController/cacheDataIn_A_reg[1]/D |   ^   | cacheController/n1200 | DFFNSRX1TS  | 0.000 |  10.371 |   13.108 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -2.737 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.728 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.351 | 
     | cacheController/cacheDataIn_A_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.348 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[4]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[4]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.271
+ Phase Shift                  12.000
= Required Time                13.117
- Arrival Time                 10.377
= Slack Time                    2.740
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.790 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.790 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.317 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.317 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.607 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.607 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.095 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.243 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.027 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.027 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.565 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.565 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.180 | 
     | cacheController/U989/B1                   |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |   10.186 | 
     | cacheController/U989/Y                    |   v   | cacheController/n741  | AOI22X1TS   | 2.370 |   9.816 |   12.556 | 
     | cacheController/U76/B                     |   v   | cacheController/n741  | NAND3XLTS   | 0.000 |   9.816 |   12.556 | 
     | cacheController/U76/Y                     |   ^   | cacheController/n1177 | NAND3XLTS   | 0.561 |  10.377 |   13.117 | 
     | cacheController/cacheAddressIn_A_reg[4]/D |   ^   | cacheController/n1177 | DFFNSRX1TS  | 0.000 |  10.377 |   13.117 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.740 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.731 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.354 | 
     | cacheController/cacheAddressIn_A_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.351 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin cacheController/prevRequesterAddress_A_reg[1]/
CKN 
Endpoint:   cacheController/prevRequesterAddress_A_reg[1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.282
+ Phase Shift                  12.000
= Required Time                13.106
- Arrival Time                 10.356
= Slack Time                    2.750
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |             |       |   0.050 |    2.800 | 
     | FE_PHC267_reset/A                               |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.800 | 
     | FE_PHC267_reset/Y                               |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.327 | 
     | FE_PHC256_reset/A                               |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.327 | 
     | FE_PHC256_reset/Y                               |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.617 | 
     | FE_PHC231_reset/A                               |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.617 | 
     | FE_PHC231_reset/Y                               |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.104 | 
     | cacheController/U53/B                           |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.252 | 
     | cacheController/U53/Y                           |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.037 | 
     | cacheController/U759/B                          |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.037 | 
     | cacheController/U759/Y                          |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.575 | 
     | cacheController/U46/C                           |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.575 | 
     | cacheController/U46/Y                           |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.190 | 
     | cacheController/U927/A1                         |   ^   | cacheController/n524  | AOI22X1TS   | 0.002 |   7.442 |   10.192 | 
     | cacheController/U927/Y                          |   v   | cacheController/n659  | AOI22X1TS   | 2.275 |   9.717 |   12.467 | 
     | cacheController/U92/B                           |   v   | cacheController/n659  | NAND3XLTS   | 0.000 |   9.717 |   12.467 | 
     | cacheController/U92/Y                           |   ^   | cacheController/n1207 | NAND3XLTS   | 0.639 |  10.356 |   13.106 | 
     | cacheController/prevRequesterAddress_A_reg[1]/D |   ^   | cacheController/n1207 | DFFNSRX1TS  | 0.000 |  10.356 |   13.106 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   -2.750 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.741 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.364 | 
     | cacheController/prevRequesterAddress_A_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.361 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin inNorth/memRead_reg/CK 
Endpoint:   inNorth/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: localRouterAddress[2] (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.330
+ Phase Shift                   0.000
= Required Time                 7.005
- Arrival Time                  4.241
= Slack Time                    2.764
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                       |       |                       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------------+------------+-------+---------+----------| 
     | localRouterAddress[2] |   ^   | localRouterAddress[2] |            |       |   0.050 |    2.814 | 
     | inNorth/U11/AN        |   ^   | localRouterAddress[2] | NAND2BXLTS | 0.006 |   0.056 |    2.821 | 
     | inNorth/U11/Y         |   ^   | inNorth/n4            | NAND2BXLTS | 0.262 |   0.318 |    3.082 | 
     | inNorth/U16/BN        |   ^   | inNorth/n4            | NOR4BBXLTS | 0.000 |   0.318 |    3.082 | 
     | inNorth/U16/Y         |   ^   | inNorth/n15           | NOR4BBXLTS | 0.775 |   1.093 |    3.857 | 
     | inNorth/U19/B         |   ^   | inNorth/n15           | NAND4XLTS  | 0.000 |   1.093 |    3.857 | 
     | inNorth/U19/Y         |   v   | inNorth/n13           | NAND4XLTS  | 0.922 |   2.016 |    4.780 | 
     | inNorth/U20/B         |   v   | inNorth/n13           | NOR2XLTS   | 0.000 |   2.016 |    4.780 | 
     | inNorth/U20/Y         |   ^   | inNorth/n17           | NOR2XLTS   | 1.547 |   3.563 |    6.327 | 
     | inNorth/U22/A1        |   ^   | inNorth/n17           | AO22XLTS   | 0.002 |   3.564 |    6.328 | 
     | inNorth/U22/Y         |   ^   | inNorth/n27           | AO22XLTS   | 0.676 |   4.240 |    7.005 | 
     | inNorth/memRead_reg/D |   ^   | inNorth/n27           | DFFHQX1TS  | 0.000 |   4.241 |    7.005 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |    3.236 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    3.245 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    3.568 | 
     | inNorth/memRead_reg/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    4.571 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin cacheController/cacheAddressIn_A_reg[0]/CKN 
Endpoint:   cacheController/cacheAddressIn_A_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.273
+ Phase Shift                  12.000
= Required Time                13.115
- Arrival Time                 10.335
= Slack Time                    2.781
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                 |             |       |   0.050 |    2.831 | 
     | FE_PHC267_reset/A                         |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.831 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.358 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.358 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.648 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.648 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.135 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.283 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.067 | 
     | cacheController/U759/B                    |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.068 | 
     | cacheController/U759/Y                    |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.605 | 
     | cacheController/U46/C                     |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.605 | 
     | cacheController/U46/Y                     |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.221 | 
     | cacheController/U1001/B1                  |   ^   | cacheController/n524  | AOI22X1TS   | 0.006 |   7.446 |   10.226 | 
     | cacheController/U1001/Y                   |   v   | cacheController/n773  | AOI22X1TS   | 2.326 |   9.772 |   12.552 | 
     | cacheController/U72/B                     |   v   | cacheController/n773  | NAND3XLTS   | 0.000 |   9.772 |   12.552 | 
     | cacheController/U72/Y                     |   ^   | cacheController/n1173 | NAND3XLTS   | 0.563 |  10.334 |   13.115 | 
     | cacheController/cacheAddressIn_A_reg[0]/D |   ^   | cacheController/n1173 | DFFNSRX1TS  | 0.000 |  10.335 |   13.115 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -2.781 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.772 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.394 | 
     | cacheController/cacheAddressIn_A_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.392 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin inEast/outputPortSelect_reg[0]/CK 
Endpoint:   inEast/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.783
+ Phase Shift                   0.000
= Required Time                 6.552
- Arrival Time                  3.764
= Slack Time                    2.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                  |       |                 |             |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                            |   v   | reset           |             |       |   0.050 |    2.837 | 
     | FE_PHC267_reset/A                |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    2.838 | 
     | FE_PHC267_reset/Y                |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    3.365 | 
     | FE_PHC256_reset/A                |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    3.365 | 
     | FE_PHC256_reset/Y                |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    3.654 | 
     | FE_PHC231_reset/A                |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    3.654 | 
     | FE_PHC231_reset/Y                |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.354 |    4.142 | 
     | inEast/U10/B0                    |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.138 |   1.492 |    4.280 | 
     | inEast/U10/Y                     |   ^   | inEast/n7       | AOI2BB1XLTS | 0.659 |   2.151 |    4.939 | 
     | inEast/U20/A                     |   ^   | inEast/n7       | INVX2TS     | 0.000 |   2.151 |    4.939 | 
     | inEast/U20/Y                     |   v   | inEast/n14      | INVX2TS     | 0.275 |   2.427 |    5.214 | 
     | inEast/U21/B                     |   v   | inEast/n14      | NOR2XLTS    | 0.000 |   2.427 |    5.214 | 
     | inEast/U21/Y                     |   ^   | inEast/n26      | NOR2XLTS    | 1.336 |   3.763 |    6.550 | 
     | inEast/outputPortSelect_reg[0]/D |   ^   | inEast/n26      | DFFQX4TS    | 0.002 |   3.764 |    6.552 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |    3.213 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    3.222 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    3.545 | 
     | inEast/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFQX4TS    | 1.002 |   7.335 |    4.547 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin cacheController/prevRequesterAddress_A_reg[0]/
CKN 
Endpoint:   cacheController/prevRequesterAddress_A_reg[0]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.282
+ Phase Shift                  12.000
= Required Time                13.106
- Arrival Time                 10.312
= Slack Time                    2.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |             |       |   0.050 |    2.845 | 
     | FE_PHC267_reset/A                               |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.845 | 
     | FE_PHC267_reset/Y                               |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.372 | 
     | FE_PHC256_reset/A                               |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.372 | 
     | FE_PHC256_reset/Y                               |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.662 | 
     | FE_PHC231_reset/A                               |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.662 | 
     | FE_PHC231_reset/Y                               |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.149 | 
     | cacheController/U53/B                           |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.297 | 
     | cacheController/U53/Y                           |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.081 | 
     | cacheController/U759/B                          |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.082 | 
     | cacheController/U759/Y                          |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.619 | 
     | cacheController/U46/C                           |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.619 | 
     | cacheController/U46/Y                           |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.235 | 
     | cacheController/U920/A1                         |   ^   | cacheController/n524  | AOI22X1TS   | 0.002 |   7.442 |   10.237 | 
     | cacheController/U920/Y                          |   v   | cacheController/n656  | AOI22X1TS   | 2.251 |   9.694 |   12.488 | 
     | cacheController/U91/B                           |   v   | cacheController/n656  | NAND3XLTS   | 0.000 |   9.694 |   12.488 | 
     | cacheController/U91/Y                           |   ^   | cacheController/n1208 | NAND3XLTS   | 0.618 |  10.311 |   13.106 | 
     | cacheController/prevRequesterAddress_A_reg[0]/D |   ^   | cacheController/n1208 | DFFNSRX1TS  | 0.000 |  10.312 |   13.106 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   -2.795 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.786 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.408 | 
     | cacheController/prevRequesterAddress_A_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.406 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin inNorth/memWrite_reg/CK 
Endpoint:   inNorth/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: localRouterAddress[2]  (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.310
+ Phase Shift                   0.000
= Required Time                 7.025
- Arrival Time                  4.227
= Slack Time                    2.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | localRouterAddress[2]  |   ^   | localRouterAddress[2] |            |       |   0.050 |    2.848 | 
     | inNorth/U11/AN         |   ^   | localRouterAddress[2] | NAND2BXLTS | 0.006 |   0.056 |    2.854 | 
     | inNorth/U11/Y          |   ^   | inNorth/n4            | NAND2BXLTS | 0.262 |   0.318 |    3.116 | 
     | inNorth/U16/BN         |   ^   | inNorth/n4            | NOR4BBXLTS | 0.000 |   0.318 |    3.116 | 
     | inNorth/U16/Y          |   ^   | inNorth/n15           | NOR4BBXLTS | 0.775 |   1.093 |    3.891 | 
     | inNorth/U19/B          |   ^   | inNorth/n15           | NAND4XLTS  | 0.000 |   1.093 |    3.891 | 
     | inNorth/U19/Y          |   v   | inNorth/n13           | NAND4XLTS  | 0.922 |   2.016 |    4.814 | 
     | inNorth/U20/B          |   v   | inNorth/n13           | NOR2XLTS   | 0.000 |   2.016 |    4.814 | 
     | inNorth/U20/Y          |   ^   | inNorth/n17           | NOR2XLTS   | 1.547 |   3.563 |    6.361 | 
     | inNorth/U3/A0          |   ^   | inNorth/n17           | AO22XLTS   | 0.002 |   3.564 |    6.362 | 
     | inNorth/U3/Y           |   ^   | inNorth/n22           | AO22XLTS   | 0.662 |   4.227 |    7.025 | 
     | inNorth/memWrite_reg/D |   ^   | inNorth/n22           | DFFHQX1TS  | 0.000 |   4.227 |    7.025 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |   6.000 |    3.202 | 
     | clk__L1_I0/A            |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    3.211 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    3.535 | 
     | inNorth/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    4.537 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin inSouth/memRead_reg/CK 
Endpoint:   inSouth/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: localRouterAddress[3] (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.319
+ Phase Shift                   0.000
= Required Time                 7.016
- Arrival Time                  4.207
= Slack Time                    2.809
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                       |       |                       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-----------------------+------------+-------+---------+----------| 
     | localRouterAddress[3] |   ^   | localRouterAddress[3] |            |       |   0.050 |    2.859 | 
     | inSouth/U4/AN         |   ^   | localRouterAddress[3] | NAND2BXLTS | 0.002 |   0.052 |    2.861 | 
     | inSouth/U4/Y          |   ^   | inSouth/n9            | NAND2BXLTS | 0.323 |   0.375 |    3.184 | 
     | inSouth/U8/AN         |   ^   | inSouth/n9            | NOR4BBXLTS | 0.000 |   0.375 |    3.184 | 
     | inSouth/U8/Y          |   ^   | inSouth/n15           | NOR4BBXLTS | 0.771 |   1.146 |    3.955 | 
     | inSouth/U15/B         |   ^   | inSouth/n15           | NAND4XLTS  | 0.000 |   1.146 |    3.955 | 
     | inSouth/U15/Y         |   v   | inSouth/n12           | NAND4XLTS  | 1.091 |   2.237 |    5.046 | 
     | inSouth/U22/B         |   v   | inSouth/n12           | NOR2XLTS   | 0.002 |   2.239 |    5.048 | 
     | inSouth/U22/Y         |   ^   | inSouth/n17           | NOR2XLTS   | 1.337 |   3.576 |    6.385 | 
     | inSouth/U24/A1        |   ^   | inSouth/n17           | AO22XLTS   | 0.001 |   3.577 |    6.385 | 
     | inSouth/U24/Y         |   ^   | inSouth/n18           | AO22XLTS   | 0.630 |   4.207 |    7.015 | 
     | inSouth/memRead_reg/D |   ^   | inSouth/n18           | DFFQX1TS   | 0.000 |   4.207 |    7.016 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |    3.191 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    3.200 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    3.524 | 
     | inSouth/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    4.526 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin cacheController/prevRequesterAddress_A_reg[2]/
CKN 
Endpoint:   cacheController/prevRequesterAddress_A_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.297
+ Phase Shift                  12.000
= Required Time                13.091
- Arrival Time                 10.260
= Slack Time                    2.831
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |             |       |   0.050 |    2.881 | 
     | FE_PHC267_reset/A                               |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.881 | 
     | FE_PHC267_reset/Y                               |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.408 | 
     | FE_PHC256_reset/A                               |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.408 | 
     | FE_PHC256_reset/Y                               |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.698 | 
     | FE_PHC231_reset/A                               |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.698 | 
     | FE_PHC231_reset/Y                               |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.186 | 
     | cacheController/U53/B                           |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.334 | 
     | cacheController/U53/Y                           |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.118 | 
     | cacheController/U759/B                          |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.118 | 
     | cacheController/U759/Y                          |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.656 | 
     | cacheController/U46/C                           |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.656 | 
     | cacheController/U46/Y                           |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.271 | 
     | cacheController/U933/A1                         |   ^   | cacheController/n524  | AOI22X1TS   | 0.002 |   7.442 |   10.273 | 
     | cacheController/U933/Y                          |   v   | cacheController/n663  | AOI22X1TS   | 2.142 |   9.585 |   12.416 | 
     | cacheController/U93/B                           |   v   | cacheController/n663  | NAND3XLTS   | 0.000 |   9.585 |   12.416 | 
     | cacheController/U93/Y                           |   ^   | cacheController/n1206 | NAND3XLTS   | 0.675 |  10.260 |   13.091 | 
     | cacheController/prevRequesterAddress_A_reg[2]/D |   ^   | cacheController/n1206 | DFFNSRX1TS  | 0.000 |  10.260 |   13.091 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   -2.831 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.822 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.445 | 
     | cacheController/prevRequesterAddress_A_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.443 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin inSouth/memWrite_reg/CK 
Endpoint:   inSouth/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: localRouterAddress[3]  (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.304
+ Phase Shift                   0.000
= Required Time                 7.031
- Arrival Time                  4.174
= Slack Time                    2.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | localRouterAddress[3]  |   ^   | localRouterAddress[3] |            |       |   0.050 |    2.906 | 
     | inSouth/U4/AN          |   ^   | localRouterAddress[3] | NAND2BXLTS | 0.002 |   0.052 |    2.908 | 
     | inSouth/U4/Y           |   ^   | inSouth/n9            | NAND2BXLTS | 0.323 |   0.375 |    3.231 | 
     | inSouth/U8/AN          |   ^   | inSouth/n9            | NOR4BBXLTS | 0.000 |   0.375 |    3.231 | 
     | inSouth/U8/Y           |   ^   | inSouth/n15           | NOR4BBXLTS | 0.771 |   1.146 |    4.002 | 
     | inSouth/U15/B          |   ^   | inSouth/n15           | NAND4XLTS  | 0.000 |   1.146 |    4.002 | 
     | inSouth/U15/Y          |   v   | inSouth/n12           | NAND4XLTS  | 1.091 |   2.237 |    5.093 | 
     | inSouth/U22/B          |   v   | inSouth/n12           | NOR2XLTS   | 0.002 |   2.239 |    5.095 | 
     | inSouth/U22/Y          |   ^   | inSouth/n17           | NOR2XLTS   | 1.337 |   3.576 |    6.432 | 
     | inSouth/U3/A0          |   ^   | inSouth/n17           | AO22XLTS   | 0.001 |   3.577 |    6.433 | 
     | inSouth/U3/Y           |   ^   | inSouth/n25           | AO22XLTS   | 0.598 |   4.174 |    7.031 | 
     | inSouth/memWrite_reg/D |   ^   | inSouth/n25           | DFFQX1TS   | 0.000 |   4.174 |    7.031 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |   6.000 |    3.144 | 
     | clk__L1_I0/A            |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    3.153 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    3.476 | 
     | inSouth/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    4.479 | 
     +-----------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin cacheController/cacheDataIn_A_reg[0]/CKN 
Endpoint:   cacheController/cacheDataIn_A_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.258
+ Phase Shift                  12.000
= Required Time                13.131
- Arrival Time                 10.273
= Slack Time                    2.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                       |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                 |             |       |   0.050 |    2.907 | 
     | FE_PHC267_reset/A                      |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    2.908 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.434 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.434 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.724 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.724 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.212 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.360 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.144 | 
     | cacheController/U759/B                 |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.145 | 
     | cacheController/U759/Y                 |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.682 | 
     | cacheController/U46/C                  |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.682 | 
     | cacheController/U46/Y                  |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.298 | 
     | cacheController/U951/B1                |   ^   | cacheController/n524  | AOI22X1TS   | 0.003 |   7.443 |   10.300 | 
     | cacheController/U951/Y                 |   v   | cacheController/n688  | AOI22X1TS   | 2.346 |   9.789 |   12.646 | 
     | cacheController/U80/B                  |   v   | cacheController/n688  | NAND3XLTS   | 0.000 |   9.789 |   12.646 | 
     | cacheController/U80/Y                  |   ^   | cacheController/n1201 | NAND3XLTS   | 0.484 |  10.273 |   13.131 | 
     | cacheController/cacheDataIn_A_reg[0]/D |   ^   | cacheController/n1201 | DFFNSRX1TS  | 0.000 |  10.273 |   13.131 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -2.857 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.848 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.471 | 
     | cacheController/cacheDataIn_A_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.469 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin cacheController/prevRequesterAddress_A_reg[3]/
CKN 
Endpoint:   cacheController/prevRequesterAddress_A_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: reset                                           (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.293
+ Phase Shift                  12.000
= Required Time                13.095
- Arrival Time                 10.129
= Slack Time                    2.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                       |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                           |   v   | reset                 |             |       |   0.050 |    3.016 | 
     | FE_PHC267_reset/A                               |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.017 | 
     | FE_PHC267_reset/Y                               |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.543 | 
     | FE_PHC256_reset/A                               |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.543 | 
     | FE_PHC256_reset/Y                               |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.833 | 
     | FE_PHC231_reset/A                               |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.833 | 
     | FE_PHC231_reset/Y                               |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.321 | 
     | cacheController/U53/B                           |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.469 | 
     | cacheController/U53/Y                           |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.253 | 
     | cacheController/U759/B                          |   v   | cacheController/n254  | OR2X1TS     | 0.000 |   2.287 |    5.254 | 
     | cacheController/U759/Y                          |   v   | cacheController/n677  | OR2X1TS     | 0.538 |   2.825 |    5.791 | 
     | cacheController/U46/C                           |   v   | cacheController/n677  | NOR3BXLTS   | 0.000 |   2.825 |    5.791 | 
     | cacheController/U46/Y                           |   ^   | cacheController/n524  | NOR3BXLTS   | 4.615 |   7.440 |   10.407 | 
     | cacheController/U939/A1                         |   ^   | cacheController/n524  | AOI22X1TS   | 0.002 |   7.442 |   10.409 | 
     | cacheController/U939/Y                          |   v   | cacheController/n669  | AOI22X1TS   | 2.014 |   9.457 |   12.423 | 
     | cacheController/U94/B                           |   v   | cacheController/n669  | NAND3XLTS   | 0.000 |   9.457 |   12.423 | 
     | cacheController/U94/Y                           |   ^   | cacheController/n1205 | NAND3XLTS   | 0.672 |  10.129 |   13.095 | 
     | cacheController/prevRequesterAddress_A_reg[3]/D |   ^   | cacheController/n1205 | DFFNSRX1TS  | 0.000 |  10.129 |   13.095 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                   |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                               |   ^   | clk        |             |       |   0.000 |   -2.966 | 
     | clk__L1_I0/A                                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -2.957 | 
     | clk__L1_I0/Y                                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.580 | 
     | cacheController/prevRequesterAddress_A_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin inWest/outputPortSelect_reg[2]/CK 
Endpoint:   inWest/outputPortSelect_reg[2]/D (v) checked with trailing edge of 
'clk'
Beginpoint: localRouterAddress[3]            (^) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.596
+ Phase Shift                   0.000
= Required Time                 6.739
- Arrival Time                  3.697
= Slack Time                    3.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                                  |       |                       |            |       |  Time   |   Time   | 
     |----------------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | localRouterAddress[3]            |   ^   | localRouterAddress[3] |            |       |   0.050 |    3.092 | 
     | inWest/U4/AN                     |   ^   | localRouterAddress[3] | NAND2BXLTS | 0.001 |   0.051 |    3.093 | 
     | inWest/U4/Y                      |   ^   | inWest/n5             | NAND2BXLTS | 0.317 |   0.368 |    3.410 | 
     | inWest/U16/AN                    |   ^   | inWest/n5             | NOR4BBXLTS | 0.000 |   0.368 |    3.410 | 
     | inWest/U16/Y                     |   ^   | inWest/n15            | NOR4BBXLTS | 0.698 |   1.066 |    4.108 | 
     | inWest/U19/B                     |   ^   | inWest/n15            | NAND4XLTS  | 0.000 |   1.066 |    4.108 | 
     | inWest/U19/Y                     |   v   | inWest/n13            | NAND4XLTS  | 1.176 |   2.242 |    5.284 | 
     | inWest/U25/C                     |   v   | inWest/n13            | AND4X1TS   | 0.001 |   2.243 |    5.285 | 
     | inWest/U25/Y                     |   v   | inWest/n21            | AND4X1TS   | 1.443 |   3.686 |    6.728 | 
     | inWest/outputPortSelect_reg[2]/D |   v   | inWest/n21            | DFFQX1TS   | 0.011 |   3.697 |    6.739 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   v   | clk        |             |       |   6.000 |    2.958 | 
     | clk__L1_I0/A                      |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    2.967 | 
     | clk__L1_I0/Y                      |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    3.291 | 
     | inWest/outputPortSelect_reg[2]/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    4.293 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][2]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][2]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.543
+ Phase Shift                  12.000
= Required Time                12.845
- Arrival Time                  9.780
= Slack Time                    3.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.115 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.115 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.642 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.642 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.932 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.932 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.419 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.567 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.352 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.352 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.224 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.226 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.894 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.894 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   11.999 | 
     | cacheController/U783/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.003 |   8.937 |   12.002 | 
     | cacheController/U783/Y                           |   ^   | cacheController/n478  | AOI22X1TS   | 0.471 |   9.408 |   12.473 | 
     | cacheController/U122/B0                          |   ^   | cacheController/n478  | OAI211XLTS  | 0.000 |   9.408 |   12.473 | 
     | cacheController/U122/Y                           |   v   | cacheController/n1336 | OAI211XLTS  | 0.373 |   9.780 |   12.845 | 
     | cacheController/addressToWriteBuffer_reg[1][2]/D |   v   | cacheController/n1336 | DFFNSRX1TS  | 0.000 |   9.780 |   12.845 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.065 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.056 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.679 | 
     | cacheController/addressToWriteBuffer_reg[1][2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.676 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][1]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][1]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.544
+ Phase Shift                  12.000
= Required Time                12.845
- Arrival Time                  9.770
= Slack Time                    3.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.125 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.125 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.652 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.652 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.942 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.942 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.429 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.577 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.362 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.362 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.234 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.236 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.904 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.904 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.009 | 
     | cacheController/U781/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.003 |   8.937 |   12.012 | 
     | cacheController/U781/Y                           |   ^   | cacheController/n471  | AOI22X1TS   | 0.462 |   9.399 |   12.473 | 
     | cacheController/U121/B0                          |   ^   | cacheController/n471  | OAI211XLTS  | 0.000 |   9.399 |   12.474 | 
     | cacheController/U121/Y                           |   v   | cacheController/n1337 | OAI211XLTS  | 0.371 |   9.770 |   12.845 | 
     | cacheController/addressToWriteBuffer_reg[1][1]/D |   v   | cacheController/n1337 | DFFNSRX1TS  | 0.000 |   9.770 |   12.845 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.075 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.066 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.689 | 
     | cacheController/addressToWriteBuffer_reg[1][1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.686 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][5]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][5]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.546
+ Phase Shift                  12.000
= Required Time                12.843
- Arrival Time                  9.757
= Slack Time                    3.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.136 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.136 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.663 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.663 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.953 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.953 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.440 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.588 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.372 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.373 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.245 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.247 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.915 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.915 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.019 | 
     | cacheController/U774/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.004 |   8.938 |   12.023 | 
     | cacheController/U774/Y                           |   ^   | cacheController/n460  | AOI22X1TS   | 0.437 |   9.374 |   12.460 | 
     | cacheController/U123/B0                          |   ^   | cacheController/n460  | OAI211XLTS  | 0.000 |   9.374 |   12.460 | 
     | cacheController/U123/Y                           |   v   | cacheController/n1333 | OAI211XLTS  | 0.383 |   9.757 |   12.843 | 
     | cacheController/addressToWriteBuffer_reg[1][5]/D |   v   | cacheController/n1333 | DFFNSRX1TS  | 0.000 |   9.757 |   12.843 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.086 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.077 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.700 | 
     | cacheController/addressToWriteBuffer_reg[1][5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.697 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][6]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][6]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.545
+ Phase Shift                  12.000
= Required Time                12.843
- Arrival Time                  9.757
= Slack Time                    3.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.137 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.137 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.664 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.664 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.954 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.954 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.441 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.589 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.374 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.374 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.246 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.248 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.916 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.916 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.021 | 
     | cacheController/U777/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.004 |   8.938 |   12.024 | 
     | cacheController/U777/Y                           |   ^   | cacheController/n464  | AOI22X1TS   | 0.437 |   9.375 |   12.462 | 
     | cacheController/U124/B0                          |   ^   | cacheController/n464  | OAI211XLTS  | 0.000 |   9.375 |   12.462 | 
     | cacheController/U124/Y                           |   v   | cacheController/n1332 | OAI211XLTS  | 0.382 |   9.756 |   12.843 | 
     | cacheController/addressToWriteBuffer_reg[1][6]/D |   v   | cacheController/n1332 | DFFNSRX1TS  | 0.000 |   9.757 |   12.843 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.087 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.078 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.701 | 
     | cacheController/addressToWriteBuffer_reg[1][6]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.698 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin inNorth/outputPortSelect_reg[0]/CK 
Endpoint:   inNorth/outputPortSelect_reg[0]/D (^) checked with trailing edge of 
'clk'
Beginpoint: reset                             (v) triggered by  leading edge of 
'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          7.335
- Setup                         0.649
+ Phase Shift                   0.000
= Required Time                 6.686
- Arrival Time                  3.593
= Slack Time                    3.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |       Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                 |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+-----------------+-------------+-------+---------+----------| 
     | reset                             |   v   | reset           |             |       |   0.050 |    3.143 | 
     | FE_PHC267_reset/A                 |   v   | reset           | DLY2X1TS    | 0.000 |   0.050 |    3.144 | 
     | FE_PHC267_reset/Y                 |   v   | FE_PHN267_reset | DLY2X1TS    | 0.527 |   0.577 |    3.671 | 
     | FE_PHC256_reset/A                 |   v   | FE_PHN267_reset | CLKBUFX2TS  | 0.000 |   0.577 |    3.671 | 
     | FE_PHC256_reset/Y                 |   v   | FE_PHN256_reset | CLKBUFX2TS  | 0.290 |   0.867 |    3.960 | 
     | FE_PHC231_reset/A                 |   v   | FE_PHN256_reset | CLKBUFX16TS | 0.000 |   0.867 |    3.960 | 
     | FE_PHC231_reset/Y                 |   v   | FE_PHN231_reset | CLKBUFX16TS | 0.488 |   1.355 |    4.448 | 
     | inNorth/U8/B0                     |   v   | FE_PHN231_reset | AOI2BB1XLTS | 0.227 |   1.581 |    4.675 | 
     | inNorth/U8/Y                      |   ^   | inNorth/n14     | AOI2BB1XLTS | 0.701 |   2.282 |    5.375 | 
     | inNorth/U9/A                      |   ^   | inNorth/n14     | INVX2TS     | 0.000 |   2.282 |    5.375 | 
     | inNorth/U9/Y                      |   v   | inNorth/n11     | INVX2TS     | 0.297 |   2.579 |    5.672 | 
     | inNorth/U10/B                     |   v   | inNorth/n11     | NOR2XLTS    | 0.000 |   2.579 |    5.672 | 
     | inNorth/U10/Y                     |   ^   | inNorth/n23     | NOR2XLTS    | 1.013 |   3.592 |    6.685 | 
     | inNorth/outputPortSelect_reg[0]/D |   ^   | inNorth/n23     | DFFHQX1TS   | 0.001 |   3.593 |    6.686 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   v   | clk        |             |       |   6.000 |    2.907 | 
     | clk__L1_I0/A                       |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    2.916 | 
     | clk__L1_I0/Y                       |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    3.239 | 
     | inNorth/outputPortSelect_reg[0]/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    4.242 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][4]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][4]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.539
+ Phase Shift                  12.000
= Required Time                12.850
- Arrival Time                  9.741
= Slack Time                    3.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.159 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.159 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.686 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.686 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.976 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.976 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.463 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.611 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.396 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.396 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.268 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.270 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.938 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.830 |   10.938 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.042 | 
     | cacheController/U268/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.003 |   8.937 |   12.046 | 
     | cacheController/U268/Y                           |   ^   | cacheController/n61   | AOI22X1TS   | 0.447 |   9.385 |   12.493 | 
     | cacheController/U279/B0                          |   ^   | cacheController/n61   | OAI211XLTS  | 0.000 |   9.385 |   12.494 | 
     | cacheController/U279/Y                           |   v   | cacheController/n1334 | OAI211XLTS  | 0.356 |   9.741 |   12.850 | 
     | cacheController/addressToWriteBuffer_reg[1][4]/D |   v   | cacheController/n1334 | DFFNSRX1TS  | 0.000 |   9.741 |   12.850 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.109 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.100 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.723 | 
     | cacheController/addressToWriteBuffer_reg[1][4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.720 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][3]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][3]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.542
+ Phase Shift                  12.000
= Required Time                12.846
- Arrival Time                  9.735
= Slack Time                    3.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.161 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.161 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.688 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.688 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.978 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.978 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.465 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.614 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.398 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.398 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.270 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.272 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.940 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.940 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.045 | 
     | cacheController/U300/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.003 |   8.937 |   12.048 | 
     | cacheController/U300/Y                           |   ^   | cacheController/n70   | AOI22X1TS   | 0.429 |   9.366 |   12.477 | 
     | cacheController/U303/B0                          |   ^   | cacheController/n70   | OAI211XLTS  | 0.000 |   9.366 |   12.477 | 
     | cacheController/U303/Y                           |   v   | cacheController/n1335 | OAI211XLTS  | 0.369 |   9.735 |   12.846 | 
     | cacheController/addressToWriteBuffer_reg[1][3]/D |   v   | cacheController/n1335 | DFFNSRX1TS  | 0.000 |   9.735 |   12.846 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.111 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.102 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.725 | 
     | cacheController/addressToWriteBuffer_reg[1][3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.722 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][7]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][7]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.538
+ Phase Shift                  12.000
= Required Time                12.850
- Arrival Time                  9.739
= Slack Time                    3.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.161 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.162 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.689 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.689 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.978 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.978 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.466 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.614 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.398 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.398 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.271 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.272 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.941 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.941 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.045 | 
     | cacheController/U291/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.004 |   8.938 |   12.049 | 
     | cacheController/U291/Y                           |   ^   | cacheController/n66   | AOI22X1TS   | 0.447 |   9.384 |   12.496 | 
     | cacheController/U294/B0                          |   ^   | cacheController/n66   | OAI211XLTS  | 0.000 |   9.384 |   12.496 | 
     | cacheController/U294/Y                           |   v   | cacheController/n1331 | OAI211XLTS  | 0.355 |   9.739 |   12.850 | 
     | cacheController/addressToWriteBuffer_reg[1][7]/D |   v   | cacheController/n1331 | DFFNSRX1TS  | 0.000 |   9.739 |   12.850 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.111 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.102 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.725 | 
     | cacheController/addressToWriteBuffer_reg[1][7]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.723 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin cacheController/dataToWriteBuffer_reg[1][3]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[1][3]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.538
+ Phase Shift                  12.000
= Required Time                12.851
- Arrival Time                  9.738
= Slack Time                    3.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                               |       |                       |             |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                         |   v   | reset                 |             |       |   0.050 |    3.162 | 
     | FE_PHC267_reset/A                             |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.163 | 
     | FE_PHC267_reset/Y                             |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.690 | 
     | FE_PHC256_reset/A                             |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.690 | 
     | FE_PHC256_reset/Y                             |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.979 | 
     | FE_PHC231_reset/A                             |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.979 | 
     | FE_PHC231_reset/Y                             |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.467 | 
     | cacheController/U53/B                         |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.615 | 
     | cacheController/U53/Y                         |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.399 | 
     | cacheController/U52/C                         |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.400 | 
     | cacheController/U52/Y                         |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.272 | 
     | cacheController/U259/B                        |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.274 | 
     | cacheController/U259/Y                        |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.942 | 
     | cacheController/U137/AN                       |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.942 | 
     | cacheController/U137/Y                        |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.046 | 
     | cacheController/U284/A1                       |   v   | cacheController/n56   | AOI22X1TS   | 0.002 |   8.936 |   12.049 | 
     | cacheController/U284/Y                        |   ^   | cacheController/n64   | AOI22X1TS   | 0.452 |   9.388 |   12.500 | 
     | cacheController/U287/B0                       |   ^   | cacheController/n64   | OAI211XLTS  | 0.000 |   9.388 |   12.501 | 
     | cacheController/U287/Y                        |   v   | cacheController/n1258 | OAI211XLTS  | 0.350 |   9.738 |   12.851 | 
     | cacheController/dataToWriteBuffer_reg[1][3]/D |   v   | cacheController/n1258 | DFFNSRX1TS  | 0.000 |   9.738 |   12.851 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |   -3.113 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.104 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.726 | 
     | cacheController/dataToWriteBuffer_reg[1][3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.724 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin cacheController/dataToWriteBuffer_reg[1][0]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[1][0]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.534
+ Phase Shift                  12.000
= Required Time                12.855
- Arrival Time                  9.730
= Slack Time                    3.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                               |       |                       |             |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                         |   v   | reset                 |             |       |   0.050 |    3.174 | 
     | FE_PHC267_reset/A                             |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.175 | 
     | FE_PHC267_reset/Y                             |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.702 | 
     | FE_PHC256_reset/A                             |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.702 | 
     | FE_PHC256_reset/Y                             |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.991 | 
     | FE_PHC231_reset/A                             |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.991 | 
     | FE_PHC231_reset/Y                             |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.479 | 
     | cacheController/U53/B                         |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.627 | 
     | cacheController/U53/Y                         |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.411 | 
     | cacheController/U52/C                         |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.411 | 
     | cacheController/U52/Y                         |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.284 | 
     | cacheController/U259/B                        |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.285 | 
     | cacheController/U259/Y                        |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.954 | 
     | cacheController/U137/AN                       |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.954 | 
     | cacheController/U137/Y                        |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.058 | 
     | cacheController/U779/A1                       |   v   | cacheController/n56   | AOI22X1TS   | 0.002 |   8.936 |   12.060 | 
     | cacheController/U779/Y                        |   ^   | cacheController/n467  | AOI22X1TS   | 0.462 |   9.398 |   12.522 | 
     | cacheController/U125/B0                       |   ^   | cacheController/n467  | OAI211XLTS  | 0.000 |   9.398 |   12.522 | 
     | cacheController/U125/Y                        |   v   | cacheController/n1261 | OAI211XLTS  | 0.332 |   9.730 |   12.854 | 
     | cacheController/dataToWriteBuffer_reg[1][0]/D |   v   | cacheController/n1261 | DFFNSRX1TS  | 0.000 |   9.730 |   12.855 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |   -3.124 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.115 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.738 | 
     | cacheController/dataToWriteBuffer_reg[1][0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.736 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin cacheController/dataToWriteBuffer_reg[1][2]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[1][2]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.542
+ Phase Shift                  12.000
= Required Time                12.846
- Arrival Time                  9.721
= Slack Time                    3.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                               |       |                       |             |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                         |   v   | reset                 |             |       |   0.050 |    3.175 | 
     | FE_PHC267_reset/A                             |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.175 | 
     | FE_PHC267_reset/Y                             |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.702 | 
     | FE_PHC256_reset/A                             |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.702 | 
     | FE_PHC256_reset/Y                             |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    3.992 | 
     | FE_PHC231_reset/A                             |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    3.992 | 
     | FE_PHC231_reset/Y                             |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.479 | 
     | cacheController/U53/B                         |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.627 | 
     | cacheController/U53/Y                         |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.411 | 
     | cacheController/U52/C                         |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.412 | 
     | cacheController/U52/Y                         |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.284 | 
     | cacheController/U259/B                        |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.286 | 
     | cacheController/U259/Y                        |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.954 | 
     | cacheController/U137/AN                       |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.954 | 
     | cacheController/U137/Y                        |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.058 | 
     | cacheController/U771/A1                       |   v   | cacheController/n56   | AOI22X1TS   | 0.002 |   8.936 |   12.061 | 
     | cacheController/U771/Y                        |   ^   | cacheController/n454  | AOI22X1TS   | 0.431 |   9.367 |   12.492 | 
     | cacheController/U126/B0                       |   ^   | cacheController/n454  | OAI211XLTS  | 0.000 |   9.367 |   12.492 | 
     | cacheController/U126/Y                        |   v   | cacheController/n1259 | OAI211XLTS  | 0.354 |   9.721 |   12.846 | 
     | cacheController/dataToWriteBuffer_reg[1][2]/D |   v   | cacheController/n1259 | DFFNSRX1TS  | 0.000 |   9.721 |   12.846 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |   -3.125 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.116 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.739 | 
     | cacheController/dataToWriteBuffer_reg[1][2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.736 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin cacheController/dataToWriteBuffer_reg[1][4]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[1][4]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.533
+ Phase Shift                  12.000
= Required Time                12.855
- Arrival Time                  9.707
= Slack Time                    3.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                               |       |                       |             |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                         |   v   | reset                 |             |       |   0.050 |    3.198 | 
     | FE_PHC267_reset/A                             |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.198 | 
     | FE_PHC267_reset/Y                             |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.725 | 
     | FE_PHC256_reset/A                             |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.725 | 
     | FE_PHC256_reset/Y                             |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    4.015 | 
     | FE_PHC231_reset/A                             |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    4.015 | 
     | FE_PHC231_reset/Y                             |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.503 | 
     | cacheController/U53/B                         |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.651 | 
     | cacheController/U53/Y                         |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.435 | 
     | cacheController/U52/C                         |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.435 | 
     | cacheController/U52/Y                         |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.308 | 
     | cacheController/U259/B                        |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.309 | 
     | cacheController/U259/Y                        |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.978 | 
     | cacheController/U137/AN                       |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.830 |   10.978 | 
     | cacheController/U137/Y                        |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.082 | 
     | cacheController/U785/A1                       |   v   | cacheController/n56   | AOI22X1TS   | 0.002 |   8.936 |   12.084 | 
     | cacheController/U785/Y                        |   ^   | cacheController/n486  | AOI22X1TS   | 0.438 |   9.374 |   12.522 | 
     | cacheController/U127/B0                       |   ^   | cacheController/n486  | OAI211XLTS  | 0.000 |   9.374 |   12.522 | 
     | cacheController/U127/Y                        |   v   | cacheController/n1257 | OAI211XLTS  | 0.333 |   9.707 |   12.855 | 
     | cacheController/dataToWriteBuffer_reg[1][4]/D |   v   | cacheController/n1257 | DFFNSRX1TS  | 0.000 |   9.707 |   12.855 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |   -3.148 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.139 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.762 | 
     | cacheController/dataToWriteBuffer_reg[1][4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.760 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin cacheController/addressToWriteBuffer_
reg[1][0]/CKN 
Endpoint:   cacheController/addressToWriteBuffer_reg[1][0]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.534
+ Phase Shift                  12.000
= Required Time                12.855
- Arrival Time                  9.705
= Slack Time                    3.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                        |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                                  |       |                       |             |       |  Time   |   Time   | 
     |--------------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                            |   v   | reset                 |             |       |   0.050 |    3.199 | 
     | FE_PHC267_reset/A                                |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.200 | 
     | FE_PHC267_reset/Y                                |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.727 | 
     | FE_PHC256_reset/A                                |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.727 | 
     | FE_PHC256_reset/Y                                |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    4.016 | 
     | FE_PHC231_reset/A                                |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    4.016 | 
     | FE_PHC231_reset/Y                                |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.504 | 
     | cacheController/U53/B                            |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.652 | 
     | cacheController/U53/Y                            |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.436 | 
     | cacheController/U52/C                            |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.436 | 
     | cacheController/U52/Y                            |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.309 | 
     | cacheController/U259/B                           |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.310 | 
     | cacheController/U259/Y                           |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.979 | 
     | cacheController/U137/AN                          |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.979 | 
     | cacheController/U137/Y                           |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.083 | 
     | cacheController/U315/A1                          |   v   | cacheController/n56   | AOI22X1TS   | 0.004 |   8.938 |   12.087 | 
     | cacheController/U315/Y                           |   ^   | cacheController/n75   | AOI22X1TS   | 0.434 |   9.371 |   12.521 | 
     | cacheController/U317/B0                          |   ^   | cacheController/n75   | OAI211XLTS  | 0.000 |   9.372 |   12.521 | 
     | cacheController/U317/Y                           |   v   | cacheController/n1338 | OAI211XLTS  | 0.334 |   9.705 |   12.855 | 
     | cacheController/addressToWriteBuffer_reg[1][0]/D |   v   | cacheController/n1338 | DFFNSRX1TS  | 0.000 |   9.705 |   12.855 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |   -3.149 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.140 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.763 | 
     | cacheController/addressToWriteBuffer_reg[1][0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.761 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin cacheController/dataToWriteBuffer_reg[1][1]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[1][1]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.533
+ Phase Shift                  12.000
= Required Time                12.855
- Arrival Time                  9.691
= Slack Time                    3.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                               |       |                       |             |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                         |   v   | reset                 |             |       |   0.050 |    3.214 | 
     | FE_PHC267_reset/A                             |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.215 | 
     | FE_PHC267_reset/Y                             |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.741 | 
     | FE_PHC256_reset/A                             |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.741 | 
     | FE_PHC256_reset/Y                             |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    4.031 | 
     | FE_PHC231_reset/A                             |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    4.031 | 
     | FE_PHC231_reset/Y                             |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.354 |    4.519 | 
     | cacheController/U53/B                         |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.667 | 
     | cacheController/U53/Y                         |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.451 | 
     | cacheController/U52/C                         |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.451 | 
     | cacheController/U52/Y                         |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.324 | 
     | cacheController/U259/B                        |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.325 | 
     | cacheController/U259/Y                        |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   10.994 | 
     | cacheController/U137/AN                       |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.829 |   10.994 | 
     | cacheController/U137/Y                        |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.098 | 
     | cacheController/U308/A1                       |   v   | cacheController/n56   | AOI22X1TS   | 0.002 |   8.936 |   12.101 | 
     | cacheController/U308/Y                        |   ^   | cacheController/n73   | AOI22X1TS   | 0.427 |   9.363 |   12.527 | 
     | cacheController/U311/B0                       |   ^   | cacheController/n73   | OAI211XLTS  | 0.000 |   9.363 |   12.527 | 
     | cacheController/U311/Y                        |   v   | cacheController/n1260 | OAI211XLTS  | 0.328 |   9.691 |   12.855 | 
     | cacheController/dataToWriteBuffer_reg[1][1]/D |   v   | cacheController/n1260 | DFFNSRX1TS  | 0.000 |   9.691 |   12.855 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |   -3.164 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.155 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.778 | 
     | cacheController/dataToWriteBuffer_reg[1][1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.776 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin cacheController/dataToWriteBuffer_reg[1][5]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[1][5]/D (v) checked with  
leading edge of 'clk'
Beginpoint: reset                                         (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.531
+ Phase Shift                  12.000
= Required Time                12.857
- Arrival Time                  9.686
= Slack Time                    3.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                      |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                               |       |                       |             |       |  Time   |   Time   | 
     |-----------------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | reset                                         |   v   | reset                 |             |       |   0.050 |    3.221 | 
     | FE_PHC267_reset/A                             |   v   | reset                 | DLY2X1TS    | 0.000 |   0.050 |    3.221 | 
     | FE_PHC267_reset/Y                             |   v   | FE_PHN267_reset       | DLY2X1TS    | 0.527 |   0.577 |    3.748 | 
     | FE_PHC256_reset/A                             |   v   | FE_PHN267_reset       | CLKBUFX2TS  | 0.000 |   0.577 |    3.748 | 
     | FE_PHC256_reset/Y                             |   v   | FE_PHN256_reset       | CLKBUFX2TS  | 0.290 |   0.867 |    4.038 | 
     | FE_PHC231_reset/A                             |   v   | FE_PHN256_reset       | CLKBUFX16TS | 0.000 |   0.867 |    4.038 | 
     | FE_PHC231_reset/Y                             |   v   | FE_PHN231_reset       | CLKBUFX16TS | 0.488 |   1.355 |    4.526 | 
     | cacheController/U53/B                         |   v   | FE_PHN231_reset       | OR2X1TS     | 0.148 |   1.503 |    4.674 | 
     | cacheController/U53/Y                         |   v   | cacheController/n254  | OR2X1TS     | 0.784 |   2.287 |    5.458 | 
     | cacheController/U52/C                         |   v   | cacheController/n254  | NOR3BXLTS   | 0.000 |   2.287 |    5.458 | 
     | cacheController/U52/Y                         |   ^   | cacheController/n53   | NOR3BXLTS   | 3.872 |   6.159 |    9.330 | 
     | cacheController/U259/B                        |   ^   | cacheController/n53   | NOR2XLTS    | 0.002 |   6.161 |    9.332 | 
     | cacheController/U259/Y                        |   v   | cacheController/n55   | NOR2XLTS    | 1.668 |   7.829 |   11.000 | 
     | cacheController/U137/AN                       |   v   | cacheController/n55   | NOR2BX1TS   | 0.000 |   7.830 |   11.001 | 
     | cacheController/U137/Y                        |   v   | cacheController/n56   | NOR2BX1TS   | 1.104 |   8.934 |   12.105 | 
     | cacheController/U787/A1                       |   v   | cacheController/n56   | AOI22X1TS   | 0.002 |   8.936 |   12.107 | 
     | cacheController/U787/Y                        |   ^   | cacheController/n493  | AOI22X1TS   | 0.427 |   9.363 |   12.534 | 
     | cacheController/U128/B0                       |   ^   | cacheController/n493  | OAI211XLTS  | 0.000 |   9.363 |   12.534 | 
     | cacheController/U128/Y                        |   v   | cacheController/n1256 | OAI211XLTS  | 0.323 |   9.686 |   12.857 | 
     | cacheController/dataToWriteBuffer_reg[1][5]/D |   v   | cacheController/n1256 | DFFNSRX1TS  | 0.000 |   9.686 |   12.857 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |   -3.171 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.162 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.785 | 
     | cacheController/dataToWriteBuffer_reg[1][5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.783 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin cacheController/cacheAddressIn_B_reg[4]/CKN 
Endpoint:   cacheController/cacheAddressIn_B_reg[4]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.312
+ Phase Shift                  12.000
= Required Time                13.076
- Arrival Time                  9.719
= Slack Time                    3.358
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |               Net               |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                                 |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                           |             |       |   0.050 |    3.408 | 
     | FE_PHC267_reset/A                         |   v   | reset                           | DLY2X1TS    | 0.000 |   0.050 |    3.408 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset                 | DLY2X1TS    | 0.527 |   0.577 |    3.935 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset                 | CLKBUFX2TS  | 0.000 |   0.577 |    3.935 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset                 | CLKBUFX2TS  | 0.290 |   0.867 |    4.225 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset                 | CLKBUFX16TS | 0.000 |   0.867 |    4.225 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset                 | CLKBUFX16TS | 0.488 |   1.355 |    4.712 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset                 | OR2X1TS     | 0.148 |   1.503 |    4.860 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254            | OR2X1TS     | 0.784 |   2.287 |    5.644 | 
     | cacheController/FE_DBTC173_n254/A         |   v   | cacheController/n254            | INVX2TS     | 0.001 |   2.288 |    5.645 | 
     | cacheController/FE_DBTC173_n254/Y         |   ^   | cacheController/FE_DBTN173_n254 | INVX2TS     | 1.321 |   3.609 |    6.966 | 
     | cacheController/U65/A                     |   ^   | cacheController/FE_DBTN173_n254 | NAND3XLTS   | 0.016 |   3.624 |    6.982 | 
     | cacheController/U65/Y                     |   v   | cacheController/n137            | NAND3XLTS   | 0.761 |   4.386 |    7.743 | 
     | cacheController/U6/B                      |   v   | cacheController/n137            | NOR2XLTS    | 0.000 |   4.386 |    7.743 | 
     | cacheController/U6/Y                      |   ^   | cacheController/n138            | NOR2XLTS    | 3.201 |   7.586 |   10.944 | 
     | cacheController/U465/A1                   |   ^   | cacheController/n138            | AOI22X1TS   | 0.005 |   7.591 |   10.949 | 
     | cacheController/U465/Y                    |   v   | cacheController/n158            | AOI22X1TS   | 1.451 |   9.042 |   12.400 | 
     | cacheController/U466/C0                   |   v   | cacheController/n158            | OAI211XLTS  | 0.000 |   9.042 |   12.400 | 
     | cacheController/U466/Y                    |   ^   | cacheController/n1192           | OAI211XLTS  | 0.677 |   9.719 |   13.076 | 
     | cacheController/cacheAddressIn_B_reg[4]/D |   ^   | cacheController/n1192           | DFFNSRX1TS  | 0.000 |   9.719 |   13.076 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -3.358 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.349 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.972 | 
     | cacheController/cacheAddressIn_B_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.969 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin cacheController/cacheDataIn_B_reg[0]/CKN 
Endpoint:   cacheController/cacheDataIn_B_reg[0]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.323
+ Phase Shift                  12.000
= Required Time                13.066
- Arrival Time                  9.704
= Slack Time                    3.362
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                                 |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                           |             |       |   0.050 |    3.412 | 
     | FE_PHC267_reset/A                      |   v   | reset                           | DLY2X1TS    | 0.000 |   0.050 |    3.412 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset                 | DLY2X1TS    | 0.527 |   0.577 |    3.939 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset                 | CLKBUFX2TS  | 0.000 |   0.577 |    3.939 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset                 | CLKBUFX2TS  | 0.290 |   0.867 |    4.229 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset                 | CLKBUFX16TS | 0.000 |   0.867 |    4.229 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset                 | CLKBUFX16TS | 0.488 |   1.355 |    4.716 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset                 | OR2X1TS     | 0.148 |   1.503 |    4.864 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254            | OR2X1TS     | 0.784 |   2.287 |    5.649 | 
     | cacheController/FE_DBTC173_n254/A      |   v   | cacheController/n254            | INVX2TS     | 0.001 |   2.288 |    5.649 | 
     | cacheController/FE_DBTC173_n254/Y      |   ^   | cacheController/FE_DBTN173_n254 | INVX2TS     | 1.321 |   3.609 |    6.970 | 
     | cacheController/U65/A                  |   ^   | cacheController/FE_DBTN173_n254 | NAND3XLTS   | 0.016 |   3.624 |    6.986 | 
     | cacheController/U65/Y                  |   v   | cacheController/n137            | NAND3XLTS   | 0.761 |   4.386 |    7.747 | 
     | cacheController/U6/B                   |   v   | cacheController/n137            | NOR2XLTS    | 0.000 |   4.386 |    7.747 | 
     | cacheController/U6/Y                   |   ^   | cacheController/n138            | NOR2XLTS    | 3.201 |   7.586 |   10.948 | 
     | cacheController/U474/A1                |   ^   | cacheController/n138            | AOI22X1TS   | 0.001 |   7.588 |   10.949 | 
     | cacheController/U474/Y                 |   v   | cacheController/n167            | AOI22X1TS   | 1.508 |   9.096 |   12.458 | 
     | cacheController/U475/C0                |   v   | cacheController/n167            | OAI211XLTS  | 0.000 |   9.096 |   12.458 | 
     | cacheController/U475/Y                 |   ^   | cacheController/n1182           | OAI211XLTS  | 0.608 |   9.704 |   13.066 | 
     | cacheController/cacheDataIn_B_reg[0]/D |   ^   | cacheController/n1182           | DFFNSRX1TS  | 0.000 |   9.704 |   13.066 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -3.362 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.353 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.976 | 
     | cacheController/cacheDataIn_B_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.973 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin cacheController/cacheAddressIn_B_reg[3]/CKN 
Endpoint:   cacheController/cacheAddressIn_B_reg[3]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.298
+ Phase Shift                  12.000
= Required Time                13.091
- Arrival Time                  9.726
= Slack Time                    3.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |               Net               |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                                 |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                           |             |       |   0.050 |    3.415 | 
     | FE_PHC267_reset/A                         |   v   | reset                           | DLY2X1TS    | 0.000 |   0.050 |    3.415 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset                 | DLY2X1TS    | 0.527 |   0.577 |    3.942 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset                 | CLKBUFX2TS  | 0.000 |   0.577 |    3.942 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset                 | CLKBUFX2TS  | 0.290 |   0.867 |    4.232 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset                 | CLKBUFX16TS | 0.000 |   0.867 |    4.232 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset                 | CLKBUFX16TS | 0.488 |   1.355 |    4.719 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset                 | OR2X1TS     | 0.148 |   1.503 |    4.867 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254            | OR2X1TS     | 0.784 |   2.287 |    5.651 | 
     | cacheController/FE_DBTC173_n254/A         |   v   | cacheController/n254            | INVX2TS     | 0.001 |   2.288 |    5.652 | 
     | cacheController/FE_DBTC173_n254/Y         |   ^   | cacheController/FE_DBTN173_n254 | INVX2TS     | 1.321 |   3.609 |    6.973 | 
     | cacheController/U65/A                     |   ^   | cacheController/FE_DBTN173_n254 | NAND3XLTS   | 0.016 |   3.624 |    6.989 | 
     | cacheController/U65/Y                     |   v   | cacheController/n137            | NAND3XLTS   | 0.761 |   4.386 |    7.750 | 
     | cacheController/U6/B                      |   v   | cacheController/n137            | NOR2XLTS    | 0.000 |   4.386 |    7.750 | 
     | cacheController/U6/Y                      |   ^   | cacheController/n138            | NOR2XLTS    | 3.201 |   7.586 |   10.951 | 
     | cacheController/U427/A1                   |   ^   | cacheController/n138            | AOI22X1TS   | 0.005 |   7.591 |   10.956 | 
     | cacheController/U427/Y                    |   v   | cacheController/n141            | AOI22X1TS   | 1.527 |   9.118 |   12.483 | 
     | cacheController/U428/C0                   |   v   | cacheController/n141            | OAI211XLTS  | 0.000 |   9.118 |   12.483 | 
     | cacheController/U428/Y                    |   ^   | cacheController/n1191           | OAI211XLTS  | 0.608 |   9.726 |   13.091 | 
     | cacheController/cacheAddressIn_B_reg[3]/D |   ^   | cacheController/n1191           | DFFNSRX1TS  | 0.000 |   9.726 |   13.091 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -3.365 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.356 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -2.979 | 
     | cacheController/cacheAddressIn_B_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -1.976 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin cacheController/cacheAddressIn_B_reg[5]/CKN 
Endpoint:   cacheController/cacheAddressIn_B_reg[5]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.309
+ Phase Shift                  12.000
= Required Time                13.080
- Arrival Time                  9.657
= Slack Time                    3.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |               Net               |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                                 |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                           |             |       |   0.050 |    3.473 | 
     | FE_PHC267_reset/A                         |   v   | reset                           | DLY2X1TS    | 0.000 |   0.050 |    3.473 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset                 | DLY2X1TS    | 0.527 |   0.577 |    4.000 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset                 | CLKBUFX2TS  | 0.000 |   0.577 |    4.000 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset                 | CLKBUFX2TS  | 0.290 |   0.867 |    4.290 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset                 | CLKBUFX16TS | 0.000 |   0.867 |    4.290 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset                 | CLKBUFX16TS | 0.488 |   1.355 |    4.777 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset                 | OR2X1TS     | 0.148 |   1.503 |    4.926 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254            | OR2X1TS     | 0.784 |   2.287 |    5.710 | 
     | cacheController/FE_DBTC173_n254/A         |   v   | cacheController/n254            | INVX2TS     | 0.001 |   2.288 |    5.710 | 
     | cacheController/FE_DBTC173_n254/Y         |   ^   | cacheController/FE_DBTN173_n254 | INVX2TS     | 1.321 |   3.609 |    7.032 | 
     | cacheController/U65/A                     |   ^   | cacheController/FE_DBTN173_n254 | NAND3XLTS   | 0.016 |   3.624 |    7.047 | 
     | cacheController/U65/Y                     |   v   | cacheController/n137            | NAND3XLTS   | 0.761 |   4.386 |    7.809 | 
     | cacheController/U6/B                      |   v   | cacheController/n137            | NOR2XLTS    | 0.000 |   4.386 |    7.809 | 
     | cacheController/U6/Y                      |   ^   | cacheController/n138            | NOR2XLTS    | 3.201 |   7.586 |   11.009 | 
     | cacheController/U479/A1                   |   ^   | cacheController/n138            | AOI22X1TS   | 0.005 |   7.591 |   11.014 | 
     | cacheController/U479/Y                    |   v   | cacheController/n171            | AOI22X1TS   | 1.433 |   9.024 |   12.447 | 
     | cacheController/U480/C0                   |   v   | cacheController/n171            | OAI211XLTS  | 0.000 |   9.024 |   12.447 | 
     | cacheController/U480/Y                    |   ^   | cacheController/n1193           | OAI211XLTS  | 0.632 |   9.657 |   13.080 | 
     | cacheController/cacheAddressIn_B_reg[5]/D |   ^   | cacheController/n1193           | DFFNSRX1TS  | 0.000 |   9.657 |   13.080 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -3.423 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.414 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -3.037 | 
     | cacheController/cacheAddressIn_B_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -2.034 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin cacheController/cacheAddressIn_B_reg[1]/CKN 
Endpoint:   cacheController/cacheAddressIn_B_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                     (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.307
+ Phase Shift                  12.000
= Required Time                13.081
- Arrival Time                  9.656
= Slack Time                    3.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |               Net               |    Cell     | Delay | Arrival | Required | 
     |                                           |       |                                 |             |       |  Time   |   Time   | 
     |-------------------------------------------+-------+---------------------------------+-------------+-------+---------+----------| 
     | reset                                     |   v   | reset                           |             |       |   0.050 |    3.475 | 
     | FE_PHC267_reset/A                         |   v   | reset                           | DLY2X1TS    | 0.000 |   0.050 |    3.475 | 
     | FE_PHC267_reset/Y                         |   v   | FE_PHN267_reset                 | DLY2X1TS    | 0.527 |   0.577 |    4.002 | 
     | FE_PHC256_reset/A                         |   v   | FE_PHN267_reset                 | CLKBUFX2TS  | 0.000 |   0.577 |    4.002 | 
     | FE_PHC256_reset/Y                         |   v   | FE_PHN256_reset                 | CLKBUFX2TS  | 0.290 |   0.867 |    4.292 | 
     | FE_PHC231_reset/A                         |   v   | FE_PHN256_reset                 | CLKBUFX16TS | 0.000 |   0.867 |    4.292 | 
     | FE_PHC231_reset/Y                         |   v   | FE_PHN231_reset                 | CLKBUFX16TS | 0.488 |   1.355 |    4.780 | 
     | cacheController/U53/B                     |   v   | FE_PHN231_reset                 | OR2X1TS     | 0.148 |   1.503 |    4.928 | 
     | cacheController/U53/Y                     |   v   | cacheController/n254            | OR2X1TS     | 0.784 |   2.287 |    5.712 | 
     | cacheController/FE_DBTC173_n254/A         |   v   | cacheController/n254            | INVX2TS     | 0.001 |   2.288 |    5.713 | 
     | cacheController/FE_DBTC173_n254/Y         |   ^   | cacheController/FE_DBTN173_n254 | INVX2TS     | 1.321 |   3.609 |    7.034 | 
     | cacheController/U65/A                     |   ^   | cacheController/FE_DBTN173_n254 | NAND3XLTS   | 0.016 |   3.624 |    7.049 | 
     | cacheController/U65/Y                     |   v   | cacheController/n137            | NAND3XLTS   | 0.761 |   4.386 |    7.811 | 
     | cacheController/U6/B                      |   v   | cacheController/n137            | NOR2XLTS    | 0.000 |   4.386 |    7.811 | 
     | cacheController/U6/Y                      |   ^   | cacheController/n138            | NOR2XLTS    | 3.201 |   7.586 |   11.011 | 
     | cacheController/U452/A1                   |   ^   | cacheController/n138            | AOI22X1TS   | 0.005 |   7.591 |   11.016 | 
     | cacheController/U452/Y                    |   v   | cacheController/n150            | AOI22X1TS   | 1.477 |   9.068 |   12.493 | 
     | cacheController/U453/C0                   |   v   | cacheController/n150            | OAI211XLTS  | 0.000 |   9.068 |   12.493 | 
     | cacheController/U453/Y                    |   ^   | cacheController/n1189           | OAI211XLTS  | 0.588 |   9.656 |   13.081 | 
     | cacheController/cacheAddressIn_B_reg[1]/D |   ^   | cacheController/n1189           | DFFNSRX1TS  | 0.000 |   9.656 |   13.081 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                             |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                         |   ^   | clk        |             |       |   0.000 |   -3.425 | 
     | clk__L1_I0/A                                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.416 | 
     | clk__L1_I0/Y                                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -3.039 | 
     | cacheController/cacheAddressIn_B_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -2.037 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin cacheController/cacheDataIn_B_reg[1]/CKN 
Endpoint:   cacheController/cacheDataIn_B_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: reset                                  (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: typical
Other End Arrival Time          1.388
- Setup                         0.296
+ Phase Shift                  12.000
= Required Time                13.092
- Arrival Time                  9.626
= Slack Time                    3.466
     Clock Rise Edge                      0.000
     + Input Delay                        0.050
     = Beginpoint Arrival Time            0.050
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |               Net               |    Cell     | Delay | Arrival | Required | 
     |                                        |       |                                 |             |       |  Time   |   Time   | 
     |----------------------------------------+-------+---------------------------------+-------------+-------+---------+----------| 
     | reset                                  |   v   | reset                           |             |       |   0.050 |    3.516 | 
     | FE_PHC267_reset/A                      |   v   | reset                           | DLY2X1TS    | 0.000 |   0.050 |    3.516 | 
     | FE_PHC267_reset/Y                      |   v   | FE_PHN267_reset                 | DLY2X1TS    | 0.527 |   0.577 |    4.043 | 
     | FE_PHC256_reset/A                      |   v   | FE_PHN267_reset                 | CLKBUFX2TS  | 0.000 |   0.577 |    4.043 | 
     | FE_PHC256_reset/Y                      |   v   | FE_PHN256_reset                 | CLKBUFX2TS  | 0.290 |   0.867 |    4.333 | 
     | FE_PHC231_reset/A                      |   v   | FE_PHN256_reset                 | CLKBUFX16TS | 0.000 |   0.867 |    4.333 | 
     | FE_PHC231_reset/Y                      |   v   | FE_PHN231_reset                 | CLKBUFX16TS | 0.488 |   1.355 |    4.821 | 
     | cacheController/U53/B                  |   v   | FE_PHN231_reset                 | OR2X1TS     | 0.148 |   1.503 |    4.969 | 
     | cacheController/U53/Y                  |   v   | cacheController/n254            | OR2X1TS     | 0.784 |   2.287 |    5.753 | 
     | cacheController/FE_DBTC173_n254/A      |   v   | cacheController/n254            | INVX2TS     | 0.001 |   2.288 |    5.754 | 
     | cacheController/FE_DBTC173_n254/Y      |   ^   | cacheController/FE_DBTN173_n254 | INVX2TS     | 1.321 |   3.609 |    7.075 | 
     | cacheController/U65/A                  |   ^   | cacheController/FE_DBTN173_n254 | NAND3XLTS   | 0.016 |   3.624 |    7.091 | 
     | cacheController/U65/Y                  |   v   | cacheController/n137            | NAND3XLTS   | 0.761 |   4.386 |    7.852 | 
     | cacheController/U6/B                   |   v   | cacheController/n137            | NOR2XLTS    | 0.000 |   4.386 |    7.852 | 
     | cacheController/U6/Y                   |   ^   | cacheController/n138            | NOR2XLTS    | 3.201 |   7.586 |   11.053 | 
     | cacheController/U487/A1                |   ^   | cacheController/n138            | AOI22X1TS   | 0.001 |   7.588 |   11.054 | 
     | cacheController/U487/Y                 |   v   | cacheController/n179            | AOI22X1TS   | 1.511 |   9.099 |   12.565 | 
     | cacheController/U488/C0                |   v   | cacheController/n179            | OAI211XLTS  | 0.000 |   9.099 |   12.565 | 
     | cacheController/U488/Y                 |   ^   | cacheController/n1183           | OAI211XLTS  | 0.527 |   9.626 |   13.092 | 
     | cacheController/cacheDataIn_B_reg[1]/D |   ^   | cacheController/n1183           | DFFNSRX1TS  | 0.000 |   9.626 |   13.092 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                          |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |             |       |   0.000 |   -3.466 | 
     | clk__L1_I0/A                             |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |   -3.457 | 
     | clk__L1_I0/Y                             |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |   -3.080 | 
     | cacheController/cacheDataIn_B_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |   -2.078 | 
     +----------------------------------------------------------------------------------------------------------+ 

