[Device]
Family=
PartType=
PartName=
SpeedGrade=
Package=
OperatingCondition=
Status=

[IP]
VendorName=Lattice Semiconductor Corporation
CoreType=LPM
CoreStatus=Demo
CoreName=SDR
CoreRevision=2.0
ModuleName=
SourceFormat=
ParameterFileVersion=1.0
Date=03/25/2015
Time=14:29:35

[Parameters]
mode=Receive
trioddr=0
io_type=LVCMOS25
width=16
freq_in=200
bandwidth=400
interface=GIREG_RX.SCLK
negedge=DISABLED
del=Bypass
fdel=1
