
---------- Begin Simulation Statistics ----------
final_tick                               2542013969500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215260                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   215258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.50                       # Real time elapsed on the host
host_tick_rate                              615613971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197405                       # Number of instructions simulated
sim_ops                                       4197405                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012004                       # Number of seconds simulated
sim_ticks                                 12004124500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.706556                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  416842                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               892470                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93852                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            818245                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52771                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          280351                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227580                       # Number of indirect misses.
system.cpu.branchPred.lookups                  996548                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66055                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27109                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197405                       # Number of instructions committed
system.cpu.committedOps                       4197405                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.716545                       # CPI: cycles per instruction
system.cpu.discardedOps                        201847                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609227                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456988                       # DTB hits
system.cpu.dtb.data_misses                       7412                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407748                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       854108                       # DTB read hits
system.cpu.dtb.read_misses                       6599                       # DTB read misses
system.cpu.dtb.write_accesses                  201479                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602880                       # DTB write hits
system.cpu.dtb.write_misses                       813                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18027                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3437168                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1056295                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665368                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16812359                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174931                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1026486                       # ITB accesses
system.cpu.itb.fetch_acv                          577                       # ITB acv
system.cpu.itb.fetch_hits                     1019254                       # ITB hits
system.cpu.itb.fetch_misses                      7232                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11075835000     92.24%     92.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9039500      0.08%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18878500      0.16%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               904484000      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12008237000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8088251000     67.36%     67.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3919986000     32.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23994653                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542291     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839662     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592762     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197405                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7182294                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315213                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22810460                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22810460                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22810460                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22810460                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116976.717949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116976.717949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116976.717949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116976.717949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13049492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13049492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13049492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13049492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66920.471795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66920.471795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66920.471795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66920.471795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22460963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22460963                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116984.182292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116984.182292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12849995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12849995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66927.057292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66927.057292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280156                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539551929000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280156                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205010                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205010                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129351                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34934                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87646                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34203                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28978                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88236                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41009                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208937                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11252608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11252608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6703360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6703801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17967673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               63                       # Total snoops (count)
system.membus.snoopTraffic                       4032                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002742                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052293                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158203     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158638                       # Request fanout histogram
system.membus.reqLayer0.occupancy              345500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           828153035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376469500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          467856250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5643264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4478848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10122112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5643264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5643264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34934                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34934                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470110419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         373109093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843219512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470110419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470110419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186250651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186250651                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186250651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470110419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        373109093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1029470163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120293.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000141638750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409953                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112979                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158158                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122365                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158158                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122365                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2072                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5757                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2032135250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4802354000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13754.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32504.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81121                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158158                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122365                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82246                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.537315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.028001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.433384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34951     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24402     29.67%     72.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9931     12.07%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4626      5.62%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2474      3.01%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1527      1.86%     94.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          921      1.12%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          599      0.73%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82246                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.970397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.358837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.770838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1338     18.09%     18.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5564     75.21%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           310      4.19%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            81      1.09%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            26      0.35%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.18%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.257367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6580     88.94%     88.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.24%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              451      6.10%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              197      2.66%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      1.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9455680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7697408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10122112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7831360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    652.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12004119500                       # Total gap between requests
system.mem_ctrls.avgGap                      42791.93                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5009664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4446016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7697408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417328560.695950806141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370374032.691846907139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641230270.479117393494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88176                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122365                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2551572750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250781250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 294427479000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28937.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32162.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2406141.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315052500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167431605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561960840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310130640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5251786200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187027200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7740549225                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.824137                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    433165500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11170299000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272255340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144691965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           492938460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          317689200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5188240890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240539040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7603515135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.408553                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11030684500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              994460                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              130000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11996924500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1733220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1733220                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1733220                       # number of overall hits
system.cpu.icache.overall_hits::total         1733220                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88237                       # number of overall misses
system.cpu.icache.overall_misses::total         88237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5436758000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5436758000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5436758000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5436758000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1821457                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1821457                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1821457                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1821457                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61615.399436                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61615.399436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61615.399436                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61615.399436                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87646                       # number of writebacks
system.cpu.icache.writebacks::total             87646                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5348522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5348522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5348522000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5348522000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048443                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048443                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048443                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048443                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60615.410769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60615.410769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60615.410769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60615.410769                       # average overall mshr miss latency
system.cpu.icache.replacements                  87646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1733220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1733220                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5436758000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5436758000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1821457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1821457                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61615.399436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61615.399436                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5348522000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5348522000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048443                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60615.410769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60615.410769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1790486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87724                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.410446                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3731150                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3731150                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317497                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317497                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105742                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105742                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105742                       # number of overall misses
system.cpu.dcache.overall_misses::total        105742                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6784123000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6784123000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6784123000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6784123000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423239                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423239                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423239                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074297                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074297                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074297                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074297                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64157.316866                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64157.316866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64157.316866                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64157.316866                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34758                       # number of writebacks
system.cpu.dcache.writebacks::total             34758                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36651                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36651                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36651                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69091                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402590000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402590000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402590000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21577500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048545                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63721.613524                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63721.613524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63721.613524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63721.613524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103737.980769                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68958                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299426000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835717                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058988                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66929.549465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66929.549465                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9197                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2677100500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2677100500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21577500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66760.610973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66760.610973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199791.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531077                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484697000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484697000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096073                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61736.150235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61736.150235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725489500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725489500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049345                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59518.109068                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59518.109068                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10282                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63228000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63228000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081144                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081144                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69634.361233                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69634.361233                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62320000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081144                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081144                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68634.361233                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68634.361233                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542013969500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.714329                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379352                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68958                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.002784                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.714329                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979213                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979213                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          714                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2961088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2961088                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3220741914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227249                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   227249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1774.88                       # Real time elapsed on the host
host_tick_rate                              381130511                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   403340083                       # Number of instructions simulated
sim_ops                                     403340083                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.676460                       # Number of seconds simulated
sim_ticks                                676460450000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.630003                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                60883082                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             90023776                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             144412                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7963772                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          77015778                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3978444                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15070559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         11092115                       # Number of indirect misses.
system.cpu.branchPred.lookups               110110973                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9825911                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       490558                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   398403578                       # Number of instructions committed
system.cpu.committedOps                     398403578                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.395481                       # CPI: cycles per instruction
system.cpu.discardedOps                      12200129                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109087597                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    112950515                       # DTB hits
system.cpu.dtb.data_misses                    1145287                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 74440913                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     74772392                       # DTB read hits
system.cpu.dtb.read_misses                    1128568                       # DTB read misses
system.cpu.dtb.write_accesses                34646684                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38178123                       # DTB write hits
system.cpu.dtb.write_misses                     16719                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              368904                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          295377030                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          86143675                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39592682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       626608217                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.294509                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               211305083                       # ITB accesses
system.cpu.itb.fetch_acv                          266                       # ITB acv
system.cpu.itb.fetch_hits                   211303511                       # ITB hits
system.cpu.itb.fetch_misses                      1572                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24335      6.89%      6.94% # number of callpals executed
system.cpu.kern.callpal::rdps                    1566      0.44%      7.38% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.38% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.38% # number of callpals executed
system.cpu.kern.callpal::rti                     3709      1.05%      8.43% # number of callpals executed
system.cpu.kern.callpal::callsys                  189      0.05%      8.49% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.49% # number of callpals executed
system.cpu.kern.callpal::rdunique              323438     91.51%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 353441                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1430838                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10413     36.17%     36.17% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     693      2.41%     38.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17631     61.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28788                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10412     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      693      3.21%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10412     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21568                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             662207163000     97.90%     97.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                85552000      0.01%     97.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               842909000      0.12%     98.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13303612000      1.97%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         676439236000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590551                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749201                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3612                      
system.cpu.kern.mode_good::user                  3612                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3897                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3612                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.926867                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.962046                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51992334000      7.69%      7.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         624446722000     92.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1352771692                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30736554      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               240396435     60.34%     68.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                 224809      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                235223      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44459      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14825      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               77360890     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38060192      9.55%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45562      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45582      0.01%     97.18% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11239047      2.82%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                398403578                       # Class of committed instruction
system.cpu.quiesceCycles                       149208                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       726163475                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6604401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13208645                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3614721379                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3614721379                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3614721379                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3614721379                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117873.911792                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117873.911792                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117873.911792                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117873.911792                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            42                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2079686707                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2079686707                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2079686707                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2079686707                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67817.345171                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67817.345171                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67817.345171                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67817.345171                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8523467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8523467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115181.986486                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115181.986486                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4823467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4823467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65181.986486                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65181.986486                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3606197912                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3606197912                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117880.423379                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117880.423379                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2074863240                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2074863240                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67823.719927                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67823.719927                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6086531                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1041125                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3729844                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1833271                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq            488323                       # Transaction distribution
system.membus.trans_dist::ReadExResp           488323                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3729845                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2355483                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11189534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11189534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8531204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8536872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19787738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    477420096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    477420096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    246672832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    246681755                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               726059739                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6607089                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004701                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6606943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     146      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6607089                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5242500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33583633109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15400713500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19374439750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      238710080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      181998720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          420708800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    238710080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     238710080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66632000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66632000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3729845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2843730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6573575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1041125                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1041125                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         352881059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         269045618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             621926677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    352881059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        352881059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98500954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98500954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98500954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        352881059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        269045618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            720427632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4370862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2120600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2832160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000113942750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       258277                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       258277                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14509678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4117885                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6573575                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4770931                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6573575                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4770931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1620815                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                400069                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            253481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            336492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            366916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            292198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            495143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            194762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            192465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           604604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           284630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           296158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           225886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           420770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           452016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            114961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            362402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            279689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            110096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            153683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            619973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           456038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           296467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           265411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           129851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           437052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           536471                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  68391950250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24763800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            161256200250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13808.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32558.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       148                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3125925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3055385                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6573575                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4770931                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4760974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  185477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  89426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 244584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 264830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 261533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 260377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 263122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 276555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 261676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 261366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 261554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 259523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 258411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 258453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 258604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 258333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 258506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 258728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    514                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3142307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.895661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.783505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.513921                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1202917     38.28%     38.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1223181     38.93%     77.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       305680      9.73%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       156108      4.97%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       106867      3.40%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36363      1.16%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25334      0.81%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16350      0.52%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69507      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3142307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       258277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.176133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.235783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14754      5.71%      5.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          82919     32.10%     37.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         93321     36.13%     73.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38044     14.73%     88.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         21816      8.45%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4671      1.81%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           963      0.37%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           537      0.21%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           327      0.13%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           234      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           170      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           138      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          118      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           91      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           52      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           40      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           59      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           22      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        258277                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       258277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.923145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.874935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.310923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           162500     62.92%     62.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3775      1.46%     64.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57599     22.30%     86.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20144      7.80%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12979      5.03%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              908      0.35%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              173      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               21      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        258277                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              316976640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               103732160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               279734976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               420708800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            305339584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       468.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       413.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    621.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    451.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  676460445000                       # Total gap between requests
system.mem_ctrls.avgGap                      59628.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    135718400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    181258240                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    279734976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 200630206.836186796427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 267950979.247936815023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 413527466.387724518776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3729845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2843730                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4770931                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  67278825250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  93977375000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16359171387250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18037.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33047.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3428926.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11836806240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6291381360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19073410440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11955240720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53399308560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     291954087780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13907353440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       408417588540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        603.756788                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33603708000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22588540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 620275011000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10599751260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5633878635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16290002820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10861144380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53399308560.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288668408850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16674289920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       402126784425                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.457199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40805724500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22588540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 613073121250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32219                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32219                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8923                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967403                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1931000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4037000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159759379                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1542000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1578000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              142500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    678648745000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    210895805                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        210895805                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    210895805                       # number of overall hits
system.cpu.icache.overall_hits::total       210895805                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3729844                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3729844                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3729844                       # number of overall misses
system.cpu.icache.overall_misses::total       3729844                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 175891679000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 175891679000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 175891679000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 175891679000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    214625649                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    214625649                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    214625649                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    214625649                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017378                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017378                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017378                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017378                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47157.918401                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47157.918401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47157.918401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47157.918401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3729844                       # number of writebacks
system.cpu.icache.writebacks::total           3729844                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3729844                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3729844                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3729844                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3729844                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 172161834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 172161834000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 172161834000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 172161834000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017378                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017378                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017378                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017378                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46157.918133                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46157.918133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46157.918133                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46157.918133                       # average overall mshr miss latency
system.cpu.icache.replacements                3729844                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    210895805                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       210895805                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3729844                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3729844                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 175891679000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 175891679000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    214625649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    214625649                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017378                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47157.918401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47157.918401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3729844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3729844                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 172161834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 172161834000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017378                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46157.918133                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46157.918133                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           214667847                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3730356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             57.546209                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         432981143                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        432981143                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    106034961                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        106034961                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    106034961                       # number of overall hits
system.cpu.dcache.overall_hits::total       106034961                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3230692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3230692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3230692                       # number of overall misses
system.cpu.dcache.overall_misses::total       3230692                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 211579036500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 211579036500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 211579036500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 211579036500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    109265653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    109265653                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    109265653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    109265653                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029567                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029567                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029567                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029567                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65490.314923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65490.314923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65490.314923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65490.314923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1010533                       # number of writebacks
system.cpu.dcache.writebacks::total           1010533                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       395208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       395208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       395208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       395208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2835484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2835484                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2835484                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2835484                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2832                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2832                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 184220580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 184220580500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 184220580500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 184220580500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241328000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241328000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025950                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025950                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025950                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025950                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64969.712578                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64969.712578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64969.712578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64969.712578                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85214.689266                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85214.689266                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2843730                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     70466938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        70466938                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2353142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2353142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 157558144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 157558144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     72820080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     72820080                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66956.496676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66956.496676                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2347150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2347150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 154774326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 154774326000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241328000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241328000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032232                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65941.386788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65941.386788                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200272.199170                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200272.199170                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35568023                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35568023                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       877550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       877550                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54020892000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54020892000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36445573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36445573                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61558.762464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61558.762464                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       389216                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       389216                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       488334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       488334                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1627                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1627                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29446254500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29446254500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013399                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60299.414950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60299.414950                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1630253                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1630253                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8262                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8262                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    617787000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    617787000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1638515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1638515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74774.509804                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74774.509804                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8262                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8262                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    609525000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    609525000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005042                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73774.509804                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73774.509804                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1638222                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1638222                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1638222                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1638222                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 678727945000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112179218                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2844754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.433715                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          632                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         227928510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        227928510                       # Number of data accesses

---------- End Simulation Statistics   ----------
