

================================================================
== Vitis HLS Report for 'pooling_func_1'
================================================================
* Date:           Fri Jul 18 13:04:04 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.115 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     8194|     8194|  81.940 us|  81.940 us|  8193|  8193|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3  |     8192|     8192|         5|          4|          4|  2048|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    201|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    146|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      88|    347|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_1_fu_160_p2           |         +|   0|  0|  12|          12|           1|
    |add_ln155_fu_183_p2             |         +|   0|  0|   6|           4|           1|
    |add_ln157_1_fu_313_p2           |         +|   0|  0|  10|          10|           1|
    |add_ln157_fu_229_p2             |         +|   0|  0|   6|           4|           1|
    |add_ln158_fu_307_p2             |         +|   0|  0|   6|           6|           1|
    |and_ln155_fu_215_p2             |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   1|           1|           1|
    |icmp_ln155_fu_154_p2            |      icmp|   0|  0|  13|          12|          13|
    |icmp_ln157_fu_189_p2            |      icmp|   0|  0|  10|          10|           9|
    |icmp_ln158_fu_209_p2            |      icmp|   0|  0|   7|           6|           7|
    |icmp_ln164_1_fu_393_p2          |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln164_2_fu_405_p2          |      icmp|   0|  0|  16|          16|          16|
    |icmp_ln164_fu_379_p2            |      icmp|   0|  0|  16|          16|          16|
    |empty_fu_235_p2                 |        or|   0|  0|   1|           1|           1|
    |c_mid2_fu_241_p3                |    select|   0|  0|   6|           1|           1|
    |max_val_3_fu_398_p3             |    select|   0|  0|  16|           1|          16|
    |max_val_4_fu_411_p3             |    select|   0|  0|  16|           1|          16|
    |max_val_fu_385_p3               |    select|   0|  0|  16|           1|          16|
    |select_ln155_1_fu_221_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln155_fu_195_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln157_1_fu_319_p3        |    select|   0|  0|  10|           1|           1|
    |select_ln157_fu_249_p3          |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |xor_ln155_fu_203_p2             |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 201|         125|         148|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  21|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   12|         24|
    |c_fu_58                                 |   9|          2|    6|         12|
    |i_fu_70                                 |   9|          2|    4|          8|
    |indvar_flatten12_fu_74                  |   9|          2|   12|         24|
    |indvar_flatten_fu_66                    |   9|          2|   10|         20|
    |input_buf_address0_local                |  13|          3|   13|         39|
    |input_buf_address1_local                |  13|          3|   13|         39|
    |j_fu_62                                 |   9|          2|    4|          8|
    |pool1_out_blk_n                         |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 146|         33|   80|        189|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |c_fu_58                                    |   6|   0|    6|          0|
    |empty_47_reg_458                           |   3|   0|    3|          0|
    |empty_48_reg_464                           |   3|   0|    3|          0|
    |i_fu_70                                    |   4|   0|    4|          0|
    |icmp_ln155_reg_454                         |   1|   0|    1|          0|
    |indvar_flatten12_fu_74                     |  12|   0|   12|          0|
    |indvar_flatten_fu_66                       |  10|   0|   10|          0|
    |j_fu_62                                    |   4|   0|    4|          0|
    |max_val_4_reg_502                          |  16|   0|   16|          0|
    |max_val_reg_496                            |  16|   0|   16|          0|
    |trunc_ln160_reg_470                        |   5|   0|    5|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  88|   0|   88|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+----------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  pooling_func.1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  pooling_func.1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  pooling_func.1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  pooling_func.1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  pooling_func.1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  pooling_func.1|  return value|
|pool1_out_din             |  out|   16|     ap_fifo|       pool1_out|       pointer|
|pool1_out_full_n          |   in|    1|     ap_fifo|       pool1_out|       pointer|
|pool1_out_write           |  out|    1|     ap_fifo|       pool1_out|       pointer|
|pool1_out_num_data_valid  |   in|   32|     ap_fifo|       pool1_out|       pointer|
|pool1_out_fifo_cap        |   in|   32|     ap_fifo|       pool1_out|       pointer|
|input_buf_address0        |  out|   13|   ap_memory|       input_buf|         array|
|input_buf_ce0             |  out|    1|   ap_memory|       input_buf|         array|
|input_buf_q0              |   in|   16|   ap_memory|       input_buf|         array|
|input_buf_address1        |  out|   13|   ap_memory|       input_buf|         array|
|input_buf_ce1             |  out|    1|   ap_memory|       input_buf|         array|
|input_buf_q1              |   in|   16|   ap_memory|       input_buf|         array|
+--------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [cnn_layer.cpp:158]   --->   Operation 8 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn_layer.cpp:157]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cnn_layer.cpp:155]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %pool1_out, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.29ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (1.29ns)   --->   "%store_ln155 = store i4 0, i4 %i" [cnn_layer.cpp:155]   --->   Operation 15 'store' 'store_ln155' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 16 [1/1] (1.29ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln157 = store i4 0, i4 %j" [cnn_layer.cpp:157]   --->   Operation 17 'store' 'store_ln157' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln158 = store i6 0, i6 %c" [cnn_layer.cpp:158]   --->   Operation 18 'store' 'store_ln158' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln155 = br void %VITIS_LOOP_161_4" [cnn_layer.cpp:155]   --->   Operation 19 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i12 %indvar_flatten12" [cnn_layer.cpp:155]   --->   Operation 20 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.54ns)   --->   "%icmp_ln155 = icmp_eq  i12 %indvar_flatten12_load, i12 2048" [cnn_layer.cpp:155]   --->   Operation 21 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln155_1 = add i12 %indvar_flatten12_load, i12 1" [cnn_layer.cpp:155]   --->   Operation 22 'add' 'add_ln155_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %for.inc47, void %for.end49" [cnn_layer.cpp:155]   --->   Operation 23 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln155 = store i12 %add_ln155_1, i12 %indvar_flatten12" [cnn_layer.cpp:155]   --->   Operation 24 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_1 : Operation 81 [1/1] (1.29ns)   --->   "%ret_ln171 = ret" [cnn_layer.cpp:171]   --->   Operation 81 'ret' 'ret_ln171' <Predicate = (icmp_ln155)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 6.85>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_load = load i6 %c" [cnn_layer.cpp:158]   --->   Operation 25 'load' 'c_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [cnn_layer.cpp:155]   --->   Operation 26 'load' 'j_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [cnn_layer.cpp:157]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [cnn_layer.cpp:155]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%add_ln155 = add i4 %i_load, i4 1" [cnn_layer.cpp:155]   --->   Operation 29 'add' 'add_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.41ns)   --->   "%icmp_ln157 = icmp_eq  i10 %indvar_flatten_load, i10 256" [cnn_layer.cpp:157]   --->   Operation 30 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.83ns)   --->   "%select_ln155 = select i1 %icmp_ln157, i4 0, i4 %j_load" [cnn_layer.cpp:155]   --->   Operation 31 'select' 'select_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln155)   --->   "%xor_ln155 = xor i1 %icmp_ln157, i1 1" [cnn_layer.cpp:155]   --->   Operation 32 'xor' 'xor_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.28ns)   --->   "%icmp_ln158 = icmp_eq  i6 %c_load, i6 32" [cnn_layer.cpp:158]   --->   Operation 33 'icmp' 'icmp_ln158' <Predicate = (!icmp_ln155)> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln155 = and i1 %icmp_ln158, i1 %xor_ln155" [cnn_layer.cpp:155]   --->   Operation 34 'and' 'and_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.83ns)   --->   "%select_ln155_1 = select i1 %icmp_ln157, i4 %add_ln155, i4 %i_load" [cnn_layer.cpp:155]   --->   Operation 35 'select' 'select_ln155_1' <Predicate = (!icmp_ln155)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.99ns)   --->   "%add_ln157 = add i4 %select_ln155, i4 1" [cnn_layer.cpp:157]   --->   Operation 36 'add' 'add_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node c_mid2)   --->   "%empty = or i1 %and_ln155, i1 %icmp_ln157" [cnn_layer.cpp:155]   --->   Operation 37 'or' 'empty' <Predicate = (!icmp_ln155)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%c_mid2 = select i1 %empty, i6 0, i6 %c_load" [cnn_layer.cpp:155]   --->   Operation 38 'select' 'c_mid2' <Predicate = (!icmp_ln155)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.83ns)   --->   "%select_ln157 = select i1 %and_ln155, i4 %add_ln157, i4 %select_ln155" [cnn_layer.cpp:157]   --->   Operation 39 'select' 'select_ln157' <Predicate = (!icmp_ln155)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_47 = trunc i4 %select_ln155_1" [cnn_layer.cpp:155]   --->   Operation 40 'trunc' 'empty_47' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty_48 = trunc i4 %select_ln157" [cnn_layer.cpp:157]   --->   Operation 41 'trunc' 'empty_48' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i6 %c_mid2" [cnn_layer.cpp:160]   --->   Operation 42 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 0, i3 %empty_48, i1 0" [cnn_layer.cpp:160]   --->   Operation 43 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i13 %tmp_s" [cnn_layer.cpp:160]   --->   Operation 44 'zext' 'zext_ln160' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_buf_addr = getelementptr i16 %input_buf, i32 0, i32 %zext_ln160" [cnn_layer.cpp:160]   --->   Operation 45 'getelementptr' 'input_buf_addr' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 0, i3 %empty_48, i1 1" [cnn_layer.cpp:163]   --->   Operation 46 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i13 %tmp_1" [cnn_layer.cpp:163]   --->   Operation 47 'zext' 'zext_ln163' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_buf_addr_1 = getelementptr i16 %input_buf, i32 0, i32 %zext_ln163" [cnn_layer.cpp:163]   --->   Operation 48 'getelementptr' 'input_buf_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.77ns)   --->   "%max_val_5 = load i13 %input_buf_addr" [cnn_layer.cpp:160]   --->   Operation 49 'load' 'max_val_5' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 50 [2/2] (2.77ns)   --->   "%val = load i13 %input_buf_addr_1" [cnn_layer.cpp:163]   --->   Operation 50 'load' 'val' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 51 [1/1] (1.28ns)   --->   "%add_ln158 = add i6 %c_mid2, i6 1" [cnn_layer.cpp:158]   --->   Operation 51 'add' 'add_ln158' <Predicate = (!icmp_ln155)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.41ns)   --->   "%add_ln157_1 = add i10 %indvar_flatten_load, i10 1" [cnn_layer.cpp:157]   --->   Operation 52 'add' 'add_ln157_1' <Predicate = (!icmp_ln155)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.99ns)   --->   "%select_ln157_1 = select i1 %icmp_ln157, i10 1, i10 %add_ln157_1" [cnn_layer.cpp:157]   --->   Operation 53 'select' 'select_ln157_1' <Predicate = (!icmp_ln155)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln155 = store i4 %select_ln155_1, i4 %i" [cnn_layer.cpp:155]   --->   Operation 54 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_2 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln157 = store i10 %select_ln157_1, i10 %indvar_flatten" [cnn_layer.cpp:157]   --->   Operation 55 'store' 'store_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_2 : Operation 56 [1/1] (1.29ns)   --->   "%store_ln157 = store i4 %select_ln157, i4 %j" [cnn_layer.cpp:157]   --->   Operation 56 'store' 'store_ln157' <Predicate = (!icmp_ln155)> <Delay = 1.29>
ST_2 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln158 = store i6 %add_ln158, i6 %c" [cnn_layer.cpp:158]   --->   Operation 57 'store' 'store_ln158' <Predicate = (!icmp_ln155)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 1, i3 %empty_48, i1 0" [cnn_layer.cpp:163]   --->   Operation 58 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i13 %tmp_2" [cnn_layer.cpp:163]   --->   Operation 59 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%input_buf_addr_2 = getelementptr i16 %input_buf, i32 0, i32 %zext_ln163_1" [cnn_layer.cpp:163]   --->   Operation 60 'getelementptr' 'input_buf_addr_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1, i5 %trunc_ln160, i3 %empty_47, i1 1, i3 %empty_48, i1 1" [cnn_layer.cpp:163]   --->   Operation 61 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln163_2 = zext i13 %tmp_3" [cnn_layer.cpp:163]   --->   Operation 62 'zext' 'zext_ln163_2' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%input_buf_addr_3 = getelementptr i16 %input_buf, i32 0, i32 %zext_ln163_2" [cnn_layer.cpp:163]   --->   Operation 63 'getelementptr' 'input_buf_addr_3' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_3 : Operation 64 [1/2] ( I:2.77ns O:2.77ns )   --->   "%max_val_5 = load i13 %input_buf_addr" [cnn_layer.cpp:160]   --->   Operation 64 'load' 'max_val_5' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 65 [1/2] ( I:2.77ns O:2.77ns )   --->   "%val = load i13 %input_buf_addr_1" [cnn_layer.cpp:163]   --->   Operation 65 'load' 'val' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 66 [1/1] (1.54ns)   --->   "%icmp_ln164 = icmp_sgt  i16 %val, i16 %max_val_5" [cnn_layer.cpp:164]   --->   Operation 66 'icmp' 'icmp_ln164' <Predicate = (!icmp_ln155)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.62ns)   --->   "%max_val = select i1 %icmp_ln164, i16 %val, i16 %max_val_5" [cnn_layer.cpp:164]   --->   Operation 67 'select' 'max_val' <Predicate = (!icmp_ln155)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [2/2] (2.77ns)   --->   "%val_4 = load i13 %input_buf_addr_2" [cnn_layer.cpp:163]   --->   Operation 68 'load' 'val_4' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_3 : Operation 69 [2/2] (2.77ns)   --->   "%val_3 = load i13 %input_buf_addr_3" [cnn_layer.cpp:163]   --->   Operation 69 'load' 'val_3' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>

State 4 <SV = 3> <Delay = 7.11>
ST_4 : Operation 70 [1/2] ( I:2.77ns O:2.77ns )   --->   "%val_4 = load i13 %input_buf_addr_2" [cnn_layer.cpp:163]   --->   Operation 70 'load' 'val_4' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 71 [1/1] (1.54ns)   --->   "%icmp_ln164_1 = icmp_sgt  i16 %val_4, i16 %max_val" [cnn_layer.cpp:164]   --->   Operation 71 'icmp' 'icmp_ln164_1' <Predicate = (!icmp_ln155)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.62ns)   --->   "%max_val_3 = select i1 %icmp_ln164_1, i16 %val_4, i16 %max_val" [cnn_layer.cpp:164]   --->   Operation 72 'select' 'max_val_3' <Predicate = (!icmp_ln155)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/2] ( I:2.77ns O:2.77ns )   --->   "%val_3 = load i13 %input_buf_addr_3" [cnn_layer.cpp:163]   --->   Operation 73 'load' 'val_3' <Predicate = (!icmp_ln155)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 8192> <RAM>
ST_4 : Operation 74 [1/1] (1.54ns)   --->   "%icmp_ln164_2 = icmp_sgt  i16 %val_3, i16 %max_val_3" [cnn_layer.cpp:164]   --->   Operation 74 'icmp' 'icmp_ln164_2' <Predicate = (!icmp_ln155)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.62ns)   --->   "%max_val_4 = select i1 %icmp_ln164_2, i16 %val_3, i16 %max_val_3" [cnn_layer.cpp:164]   --->   Operation 75 'select' 'max_val_4' <Predicate = (!icmp_ln155)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 77 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln159 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_13" [cnn_layer.cpp:159]   --->   Operation 78 'specpipeline' 'specpipeline_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] ( I:3.41ns O:3.41ns )   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %pool1_out, i16 %max_val_4" [cnn_layer.cpp:167]   --->   Operation 79 'write' 'write_ln167' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2048> <FIFO>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln158 = br void %VITIS_LOOP_161_4" [cnn_layer.cpp:158]   --->   Operation 80 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ pool1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                     (alloca           ) [ 011000]
j                     (alloca           ) [ 011000]
indvar_flatten        (alloca           ) [ 011000]
i                     (alloca           ) [ 011000]
indvar_flatten12      (alloca           ) [ 010000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln155           (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln157           (store            ) [ 000000]
store_ln158           (store            ) [ 000000]
br_ln155              (br               ) [ 000000]
indvar_flatten12_load (load             ) [ 000000]
icmp_ln155            (icmp             ) [ 011110]
add_ln155_1           (add              ) [ 000000]
br_ln155              (br               ) [ 000000]
store_ln155           (store            ) [ 000000]
c_load                (load             ) [ 000000]
j_load                (load             ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
i_load                (load             ) [ 000000]
add_ln155             (add              ) [ 000000]
icmp_ln157            (icmp             ) [ 000000]
select_ln155          (select           ) [ 000000]
xor_ln155             (xor              ) [ 000000]
icmp_ln158            (icmp             ) [ 000000]
and_ln155             (and              ) [ 000000]
select_ln155_1        (select           ) [ 000000]
add_ln157             (add              ) [ 000000]
empty                 (or               ) [ 000000]
c_mid2                (select           ) [ 000000]
select_ln157          (select           ) [ 000000]
empty_47              (trunc            ) [ 000100]
empty_48              (trunc            ) [ 000100]
trunc_ln160           (trunc            ) [ 000100]
tmp_s                 (bitconcatenate   ) [ 000000]
zext_ln160            (zext             ) [ 000000]
input_buf_addr        (getelementptr    ) [ 000100]
tmp_1                 (bitconcatenate   ) [ 000000]
zext_ln163            (zext             ) [ 000000]
input_buf_addr_1      (getelementptr    ) [ 000100]
add_ln158             (add              ) [ 000000]
add_ln157_1           (add              ) [ 000000]
select_ln157_1        (select           ) [ 000000]
store_ln155           (store            ) [ 000000]
store_ln157           (store            ) [ 000000]
store_ln157           (store            ) [ 000000]
store_ln158           (store            ) [ 000000]
tmp_2                 (bitconcatenate   ) [ 000000]
zext_ln163_1          (zext             ) [ 000000]
input_buf_addr_2      (getelementptr    ) [ 000010]
tmp_3                 (bitconcatenate   ) [ 000000]
zext_ln163_2          (zext             ) [ 000000]
input_buf_addr_3      (getelementptr    ) [ 000010]
max_val_5             (load             ) [ 000000]
val                   (load             ) [ 000000]
icmp_ln164            (icmp             ) [ 000000]
max_val               (select           ) [ 000010]
val_4                 (load             ) [ 000000]
icmp_ln164_1          (icmp             ) [ 000000]
max_val_3             (select           ) [ 000000]
val_3                 (load             ) [ 000000]
icmp_ln164_2          (icmp             ) [ 000000]
max_val_4             (select           ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
specpipeline_ln159    (specpipeline     ) [ 000000]
write_ln167           (write            ) [ 000000]
br_ln158              (br               ) [ 000000]
ret_ln171             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_buf">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buf"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i3.i1.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="c_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten12_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln167_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="0" index="2" bw="16" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="input_buf_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="13" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_buf_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="13" slack="0"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr_1/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="13" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="0"/>
<pin id="104" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="105" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
<pin id="107" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_5/2 val/2 val_4/3 val_3/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_buf_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr_2/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_buf_addr_3_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="13" slack="0"/>
<pin id="121" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_buf_addr_3/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln155_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln157_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln158_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="6" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten12_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln155_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="12" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln155_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln155_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="c_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="1"/>
<pin id="173" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="1"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="indvar_flatten_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="1"/>
<pin id="179" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_load_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln155_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln157_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="0"/>
<pin id="191" dir="0" index="1" bw="10" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln155_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln155_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln158_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln155_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln155/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln155_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln155_1/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln157_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="empty_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_mid2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_mid2/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln157_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="0" index="2" bw="4" slack="0"/>
<pin id="253" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln157/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_47_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_48_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_48/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln160_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="0" index="1" bw="5" slack="0"/>
<pin id="272" dir="0" index="2" bw="3" slack="0"/>
<pin id="273" dir="0" index="3" bw="1" slack="0"/>
<pin id="274" dir="0" index="4" bw="3" slack="0"/>
<pin id="275" dir="0" index="5" bw="1" slack="0"/>
<pin id="276" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln160_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="13" slack="0"/>
<pin id="290" dir="0" index="1" bw="5" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="0" index="3" bw="1" slack="0"/>
<pin id="293" dir="0" index="4" bw="3" slack="0"/>
<pin id="294" dir="0" index="5" bw="1" slack="0"/>
<pin id="295" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln163_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="13" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln158_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln157_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln157_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln157_1/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln155_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="4" slack="1"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln155/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln157_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="1"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln157_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="1"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln158_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="6" slack="1"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="13" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="1"/>
<pin id="350" dir="0" index="2" bw="3" slack="1"/>
<pin id="351" dir="0" index="3" bw="1" slack="0"/>
<pin id="352" dir="0" index="4" bw="3" slack="1"/>
<pin id="353" dir="0" index="5" bw="1" slack="0"/>
<pin id="354" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln163_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="13" slack="0"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="1"/>
<pin id="366" dir="0" index="2" bw="3" slack="1"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="0" index="4" bw="3" slack="1"/>
<pin id="369" dir="0" index="5" bw="1" slack="0"/>
<pin id="370" dir="1" index="6" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln163_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163_2/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln164_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="16" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="max_val_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="0" index="2" bw="16" slack="0"/>
<pin id="389" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln164_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="16" slack="1"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164_1/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="max_val_3_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="16" slack="0"/>
<pin id="401" dir="0" index="2" bw="16" slack="1"/>
<pin id="402" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_3/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln164_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln164_2/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="max_val_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_4/4 "/>
</bind>
</comp>

<comp id="419" class="1005" name="c_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="0"/>
<pin id="421" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="426" class="1005" name="j_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="433" class="1005" name="indvar_flatten_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="440" class="1005" name="i_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="447" class="1005" name="indvar_flatten12_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="454" class="1005" name="icmp_ln155_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln155 "/>
</bind>
</comp>

<comp id="458" class="1005" name="empty_47_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="3" slack="1"/>
<pin id="460" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_47 "/>
</bind>
</comp>

<comp id="464" class="1005" name="empty_48_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="1"/>
<pin id="466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln160_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="1"/>
<pin id="472" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln160 "/>
</bind>
</comp>

<comp id="476" class="1005" name="input_buf_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="13" slack="1"/>
<pin id="478" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr "/>
</bind>
</comp>

<comp id="481" class="1005" name="input_buf_addr_1_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="13" slack="1"/>
<pin id="483" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr_1 "/>
</bind>
</comp>

<comp id="486" class="1005" name="input_buf_addr_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="1"/>
<pin id="488" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="input_buf_addr_3_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="13" slack="1"/>
<pin id="493" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_buf_addr_3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="max_val_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="1"/>
<pin id="498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="502" class="1005" name="max_val_4_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="max_val_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="108"><net_src comp="85" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="109"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="110" pin="3"/><net_sink comp="99" pin=2"/></net>

<net id="125"><net_src comp="117" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="177" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="174" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="189" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="171" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="203" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="189" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="183" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="180" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="195" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="215" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="189" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="171" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="254"><net_src comp="215" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="229" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="195" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="221" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="249" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="241" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="257" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="281"><net_src comp="261" pin="1"/><net_sink comp="269" pin=4"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="269" pin=5"/></net>

<net id="286"><net_src comp="269" pin="6"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="265" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="257" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="300"><net_src comp="261" pin="1"/><net_sink comp="288" pin=4"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="288" pin=5"/></net>

<net id="305"><net_src comp="288" pin="6"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="311"><net_src comp="241" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="177" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="189" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="42" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="313" pin="2"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="221" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="319" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="249" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="307" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="357"><net_src comp="38" pin="0"/><net_sink comp="347" pin=5"/></net>

<net id="361"><net_src comp="347" pin="6"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="363" pin=5"/></net>

<net id="377"><net_src comp="363" pin="6"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="383"><net_src comp="99" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="99" pin="7"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="99" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="99" pin="7"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="99" pin="7"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="99" pin="7"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="99" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="99" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="398" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="58" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="429"><net_src comp="62" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="436"><net_src comp="66" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="439"><net_src comp="433" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="443"><net_src comp="70" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="450"><net_src comp="74" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="453"><net_src comp="447" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="457"><net_src comp="154" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="257" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="467"><net_src comp="261" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="347" pin=4"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="473"><net_src comp="265" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="479"><net_src comp="85" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="484"><net_src comp="92" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="489"><net_src comp="110" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="494"><net_src comp="117" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="499"><net_src comp="385" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="505"><net_src comp="411" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool1_out | {5 }
 - Input state : 
	Port: pooling_func.1 : input_buf | {2 3 4 }
	Port: pooling_func.1 : pool1_out | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln155 : 1
		store_ln0 : 1
		store_ln157 : 1
		store_ln158 : 1
		indvar_flatten12_load : 1
		icmp_ln155 : 2
		add_ln155_1 : 2
		br_ln155 : 3
		store_ln155 : 3
	State 2
		add_ln155 : 1
		icmp_ln157 : 1
		select_ln155 : 2
		xor_ln155 : 2
		icmp_ln158 : 1
		and_ln155 : 2
		select_ln155_1 : 2
		add_ln157 : 3
		empty : 2
		c_mid2 : 2
		select_ln157 : 2
		empty_47 : 3
		empty_48 : 3
		trunc_ln160 : 3
		tmp_s : 4
		zext_ln160 : 5
		input_buf_addr : 6
		tmp_1 : 4
		zext_ln163 : 5
		input_buf_addr_1 : 6
		max_val_5 : 7
		val : 7
		add_ln158 : 3
		add_ln157_1 : 1
		select_ln157_1 : 2
		store_ln155 : 3
		store_ln157 : 3
		store_ln157 : 3
		store_ln158 : 4
	State 3
		zext_ln163_1 : 1
		input_buf_addr_2 : 2
		zext_ln163_2 : 1
		input_buf_addr_3 : 2
		icmp_ln164 : 1
		max_val : 2
		val_4 : 3
		val_3 : 3
	State 4
		icmp_ln164_1 : 1
		max_val_3 : 2
		icmp_ln164_2 : 3
		max_val_4 : 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln155_fu_154    |    0    |    12   |
|          |    icmp_ln157_fu_189    |    0    |    10   |
|   icmp   |    icmp_ln158_fu_209    |    0    |    6    |
|          |    icmp_ln164_fu_379    |    0    |    16   |
|          |   icmp_ln164_1_fu_393   |    0    |    16   |
|          |   icmp_ln164_2_fu_405   |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |   select_ln155_fu_195   |    0    |    4    |
|          |  select_ln155_1_fu_221  |    0    |    4    |
|          |      c_mid2_fu_241      |    0    |    6    |
|  select  |   select_ln157_fu_249   |    0    |    4    |
|          |  select_ln157_1_fu_319  |    0    |    10   |
|          |      max_val_fu_385     |    0    |    16   |
|          |     max_val_3_fu_398    |    0    |    16   |
|          |     max_val_4_fu_411    |    0    |    16   |
|----------|-------------------------|---------|---------|
|          |    add_ln155_1_fu_160   |    0    |    12   |
|          |     add_ln155_fu_183    |    0    |    6    |
|    add   |     add_ln157_fu_229    |    0    |    6    |
|          |     add_ln158_fu_307    |    0    |    6    |
|          |    add_ln157_1_fu_313   |    0    |    10   |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln155_fu_203    |    0    |    1    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln155_fu_215    |    0    |    1    |
|----------|-------------------------|---------|---------|
|    or    |       empty_fu_235      |    0    |    1    |
|----------|-------------------------|---------|---------|
|   write  | write_ln167_write_fu_78 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     empty_47_fu_257     |    0    |    0    |
|   trunc  |     empty_48_fu_261     |    0    |    0    |
|          |    trunc_ln160_fu_265   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_s_fu_269      |    0    |    0    |
|bitconcatenate|       tmp_1_fu_288      |    0    |    0    |
|          |       tmp_2_fu_347      |    0    |    0    |
|          |       tmp_3_fu_363      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln160_fu_283    |    0    |    0    |
|   zext   |    zext_ln163_fu_302    |    0    |    0    |
|          |   zext_ln163_1_fu_358   |    0    |    0    |
|          |   zext_ln163_2_fu_374   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   195   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        c_reg_419       |    6   |
|    empty_47_reg_458    |    3   |
|    empty_48_reg_464    |    3   |
|        i_reg_440       |    4   |
|   icmp_ln155_reg_454   |    1   |
|indvar_flatten12_reg_447|   12   |
| indvar_flatten_reg_433 |   10   |
|input_buf_addr_1_reg_481|   13   |
|input_buf_addr_2_reg_486|   13   |
|input_buf_addr_3_reg_491|   13   |
| input_buf_addr_reg_476 |   13   |
|        j_reg_426       |    4   |
|    max_val_4_reg_502   |   16   |
|     max_val_reg_496    |   16   |
|   trunc_ln160_reg_470  |    5   |
+------------------------+--------+
|          Total         |   132  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_99 |  p0  |   4  |  13  |   52   ||    0    ||    17   |
| grp_access_fu_99 |  p2  |   4  |   0  |    0   ||    0    ||    17   |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   52   || 2.70429 ||    0    ||    34   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   34   |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   132  |   229  |
+-----------+--------+--------+--------+
